Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Fri Apr 30 10:59:08 2021
| Host              : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file example_ibert_sfp_12_5g_timing_summary_routed.rpt -rpx example_ibert_sfp_12_5g_timing_summary_routed.rpx -warn_on_violation
| Design            : example_ibert_sfp_12_5g
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.560        0.000                      0                28987        0.030        0.000                      0                28987        0.323        0.000                       0                 16564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
gth_refclk0_0                                                                               {0.000 4.000}          8.000           125.000         
  USE_DIVIDER.clkfbout                                                                      {0.000 4.000}          8.000           125.000         
  USE_DIVIDER.dclk_mmcm                                                                     {0.000 5.000}          10.000          100.000         
  qpll0outclk_o                                                                             {0.000 0.080}          0.160           6250.000        
    rxoutclk_o                                                                              {0.000 1.600}          3.200           312.500         
      rxoutclk_o[0]                                                                         {0.000 1.600}          3.200           312.500         
      rxusrclk2_i[0]                                                                        {0.000 1.600}          3.200           312.500         
    rxoutclk_o_1                                                                            {0.000 1.600}          3.200           312.500         
      rxoutclk_o[1]                                                                         {0.000 1.600}          3.200           312.500         
      rxusrclk2_i__0[1]                                                                     {0.000 1.600}          3.200           312.500         
    rxoutclk_o_2                                                                            {0.000 1.600}          3.200           312.500         
      rxoutclk_o[2]                                                                         {0.000 1.600}          3.200           312.500         
      rxusrclk2_i[2]                                                                        {0.000 1.600}          3.200           312.500         
    rxoutclk_o_3                                                                            {0.000 1.600}          3.200           312.500         
      rxoutclk_o[3]                                                                         {0.000 1.600}          3.200           312.500         
      rxusrclk2_i__0[3]                                                                     {0.000 1.600}          3.200           312.500         
    txoutclk_o                                                                              {0.000 1.600}          3.200           312.500         
      txoutclk_o[0]                                                                         {0.000 1.600}          3.200           312.500         
      txusrclk2_i[0]                                                                        {0.000 1.600}          3.200           312.500         
    txoutclk_o_1                                                                            {0.000 1.600}          3.200           312.500         
      txoutclk_o[1]                                                                         {0.000 1.600}          3.200           312.500         
      txusrclk2_i__0[1]                                                                     {0.000 1.600}          3.200           312.500         
    txoutclk_o_2                                                                            {0.000 1.600}          3.200           312.500         
      txoutclk_o[2]                                                                         {0.000 1.600}          3.200           312.500         
      txusrclk2_i[2]                                                                        {0.000 1.600}          3.200           312.500         
    txoutclk_o_3                                                                            {0.000 1.600}          3.200           312.500         
      txoutclk_o[3]                                                                         {0.000 1.600}          3.200           312.500         
      txusrclk2_i__0[3]                                                                     {0.000 1.600}          3.200           312.500         
  qpll0outrefclk_o                                                                          {0.000 4.000}          8.000           125.000         
  refclkoutmonitor0_com                                                                     {0.000 4.000}          8.000           125.000         
gth_refclk1_0                                                                               {0.000 4.000}          8.000           125.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.452        0.000                      0                  983        0.042        0.000                      0                  983       15.832        0.000                       0                   504  
gth_refclk0_0                                                                                                                                                                                                                                 2.000        0.000                       0                     2  
  USE_DIVIDER.clkfbout                                                                                                                                                                                                                        6.929        0.000                       0                     2  
  USE_DIVIDER.dclk_mmcm                                                                           4.372        0.000                      0                19270        0.034        0.000                      0                19270        3.200        0.000                       0                 10924  
    rxoutclk_o                                                                                                                                                                                                                                1.821        0.000                       0                     2  
      rxoutclk_o[0]                                                                               1.871        0.000                      0                   57        0.079        0.000                      0                   57        0.327        0.000                       0                    23  
      rxusrclk2_i[0]                                                                              0.990        0.000                      0                 1028        0.037        0.000                      0                 1028        0.500        0.000                       0                   748  
    rxoutclk_o_1                                                                                                                                                                                                                              1.821        0.000                       0                     2  
      rxoutclk_o[1]                                                                               1.815        0.000                      0                   57        0.055        0.000                      0                   57        0.329        0.000                       0                    23  
      rxusrclk2_i__0[1]                                                                           0.836        0.000                      0                 1028        0.030        0.000                      0                 1028        0.500        0.000                       0                   748  
    rxoutclk_o_2                                                                                                                                                                                                                              1.821        0.000                       0                     2  
      rxoutclk_o[2]                                                                               1.857        0.000                      0                   57        0.073        0.000                      0                   57        0.346        0.000                       0                    23  
      rxusrclk2_i[2]                                                                              1.145        0.000                      0                 1028        0.035        0.000                      0                 1028        0.500        0.000                       0                   748  
    rxoutclk_o_3                                                                                                                                                                                                                              1.821        0.000                       0                     2  
      rxoutclk_o[3]                                                                               2.018        0.000                      0                   57        0.079        0.000                      0                   57        0.335        0.000                       0                    23  
      rxusrclk2_i__0[3]                                                                           0.862        0.000                      0                 1028        0.034        0.000                      0                 1028        0.500        0.000                       0                   748  
    txoutclk_o                                                                                                                                                                                                                                1.821        0.000                       0                     2  
      txoutclk_o[0]                                                                               2.061        0.000                      0                   57        0.058        0.000                      0                   57        0.326        0.000                       0                    23  
      txusrclk2_i[0]                                                                              0.560        0.000                      0                  636        0.035        0.000                      0                  636        0.409        0.000                       0                   408  
    txoutclk_o_1                                                                                                                                                                                                                              1.821        0.000                       0                     2  
      txoutclk_o[1]                                                                               1.932        0.000                      0                   57        0.057        0.000                      0                   57        0.323        0.000                       0                    23  
      txusrclk2_i__0[1]                                                                           1.242        0.000                      0                  636        0.045        0.000                      0                  636        0.414        0.000                       0                   408  
    txoutclk_o_2                                                                                                                                                                                                                              1.821        0.000                       0                     2  
      txoutclk_o[2]                                                                               1.973        0.000                      0                   57        0.073        0.000                      0                   57        0.343        0.000                       0                    23  
      txusrclk2_i[2]                                                                              0.602        0.000                      0                  636        0.044        0.000                      0                  636        0.397        0.000                       0                   408  
    txoutclk_o_3                                                                                                                                                                                                                              1.821        0.000                       0                     2  
      txoutclk_o[3]                                                                               2.028        0.000                      0                   57        0.044        0.000                      0                   57        0.327        0.000                       0                    23  
      txusrclk2_i__0[3]                                                                           0.962        0.000                      0                  636        0.041        0.000                      0                  636        0.406        0.000                       0                   408  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.203        0.000                      0                  227        0.047        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.213        0.000                      0                  227        0.038        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.233        0.000                      0                  227        0.037        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.339        0.000                      0                  227        0.049        0.000                      0                  227        1.332        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           USE_DIVIDER.dclk_mmcm                                                                       USE_DIVIDER.dclk_mmcm                                                                             7.985        0.000                      0                  462        0.095        0.000                      0                  462  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.407        0.000                      0                  100        0.136        0.000                      0                  100  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                      3.028        0.000                      0                   38        0.119        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.860        0.000                      0                   38        0.136        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.765        0.000                      0                   38        0.206        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                      3.000        0.000                      0                   38        0.157        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.695ns (21.994%)  route 2.465ns (78.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 36.602 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.309ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     6.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.290     7.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X80Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.358     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.649    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.525    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X81Y49         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 29.452    

Slack (MET) :             29.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.695ns (21.994%)  route 2.465ns (78.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 36.602 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.309ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     6.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.290     7.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X80Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.358     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.649    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.525    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X81Y49         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 29.452    

Slack (MET) :             29.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.695ns (21.994%)  route 2.465ns (78.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 36.602 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.309ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     6.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.290     7.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X80Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.358     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.649    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.525    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X81Y49         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 29.452    

Slack (MET) :             29.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.695ns (21.994%)  route 2.465ns (78.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 36.602 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.309ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     6.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.290     7.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X80Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.358     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.649    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.525    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X81Y49         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.082    37.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 29.454    

Slack (MET) :             29.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.695ns (21.994%)  route 2.465ns (78.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 36.602 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.309ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     6.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.290     7.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X80Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.358     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.649    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.525    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X81Y49         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082    37.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 29.454    

Slack (MET) :             29.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.695ns (21.994%)  route 2.465ns (78.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 36.602 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.309ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     6.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.290     7.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X80Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.358     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.649    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.525    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X81Y49         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082    37.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 29.454    

Slack (MET) :             29.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.580ns (19.502%)  route 2.394ns (80.498%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 36.591 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.309ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.577     7.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.638    36.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.525    37.116    
                         clock uncertainty           -0.035    37.081    
    SLICE_X80Y45         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 29.627    

Slack (MET) :             29.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.580ns (19.502%)  route 2.394ns (80.498%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 36.591 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.309ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.577     7.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.638    36.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.525    37.116    
                         clock uncertainty           -0.035    37.081    
    SLICE_X80Y45         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082    36.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 29.629    

Slack (MET) :             29.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.580ns (19.568%)  route 2.384ns (80.432%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 36.589 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.567     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.636    36.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.525    37.114    
                         clock uncertainty           -0.035    37.079    
    SLICE_X80Y45         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    36.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                 29.636    

Slack (MET) :             29.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.580ns (19.568%)  route 2.384ns (80.432%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 36.589 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X80Y48         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.567     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.636    36.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.525    37.114    
                         clock uncertainty           -0.035    37.079    
    SLICE_X80Y45         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083    36.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                 29.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.048ns (28.402%)  route 0.121ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.142ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.782     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X82Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y35         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     2.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.121     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X81Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.925     2.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X81Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.508     2.019    
    SLICE_X81Y35         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.062     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Net Delay (Source):      0.779ns (routing 0.127ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.142ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.779     1.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X77Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.034     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[4]
    SLICE_X77Y15         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     2.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[3]_i_1/O
                         net (fo=1, routed)           0.016     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_13
    SLICE_X77Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.938     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X77Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism             -0.545     1.995    
    SLICE_X77Y15         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      0.843ns (routing 0.127ns, distribution 0.716ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.142ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.843     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/Q
                         net (fo=1, routed)           0.069     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[7]
    SLICE_X87Y100        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1/O
                         net (fo=1, routed)           0.014     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1_n_0
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.998     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                         clock pessimism             -0.544     2.056    
    SLICE_X87Y100        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Net Delay (Source):      0.843ns (routing 0.127ns, distribution 0.716ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.142ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.843     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/Q
                         net (fo=1, routed)           0.031     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[31]
    SLICE_X87Y98         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1/O
                         net (fo=1, routed)           0.015     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1_n_0
    SLICE_X87Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.997     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                         clock pessimism             -0.579     2.020    
    SLICE_X87Y98         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Net Delay (Source):      0.845ns (routing 0.127ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.142ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.845     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/Q
                         net (fo=1, routed)           0.031     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[4]
    SLICE_X87Y100        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1/O
                         net (fo=1, routed)           0.015     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1_n_0
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.000     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C
                         clock pessimism             -0.580     2.022    
    SLICE_X87Y100        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.724ns (routing 0.127ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.142ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.724     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X74Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y29         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/Q
                         net (fo=1, routed)           0.031     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[5]
    SLICE_X74Y29         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]_i_1__0/O
                         net (fo=1, routed)           0.016     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]_i_1__0_n_0
    SLICE_X74Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.861     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X74Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                         clock pessimism             -0.562     1.901    
    SLICE_X74Y29         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Net Delay (Source):      0.850ns (routing 0.127ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.142ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.850     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X86Y62         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/Q
                         net (fo=2, routed)           0.035     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[9]
    SLICE_X86Y62         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.012     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1_n_0
    SLICE_X86Y62         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.007     2.609    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X86Y62         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism             -0.582     2.027    
    SLICE_X86Y62         FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.724ns (routing 0.127ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.142ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.724     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X74Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]/Q
                         net (fo=1, routed)           0.032     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[6]
    SLICE_X74Y29         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[5]_i_1__0/O
                         net (fo=1, routed)           0.015     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[5]_i_1__0_n_0
    SLICE_X74Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.861     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X74Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/C
                         clock pessimism             -0.562     1.901    
    SLICE_X74Y29         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Net Delay (Source):      0.859ns (routing 0.127ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.142ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.859     2.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/Q
                         net (fo=1, routed)           0.032     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[19]
    SLICE_X88Y98         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[18]_i_1/O
                         net (fo=1, routed)           0.015     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[18]_i_1_n_0
    SLICE_X88Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.016     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/C
                         clock pessimism             -0.582     2.036    
    SLICE_X88Y98         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Net Delay (Source):      0.842ns (routing 0.127ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.142ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.842     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/Q
                         net (fo=1, routed)           0.034     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[27]
    SLICE_X87Y98         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     2.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[26]_i_1/O
                         net (fo=1, routed)           0.012     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[26]_i_1_n_0
    SLICE_X87Y98         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.995     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y98         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/C
                         clock pessimism             -0.579     2.018    
    SLICE_X87Y98         FDSE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y5   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y35  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gth_refclk0_0
  To Clock:  gth_refclk0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gth_refclk0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gth_refclk0p_i[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG_GT/I          n/a            1.379         8.000       6.621      BUFG_GT_X0Y9     u_gth_sysclk_internal/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.clkfbout
  To Clock:  USE_DIVIDER.clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.909ns (16.218%)  route 4.696ns (83.782%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 14.227 - 10.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.002ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.261     4.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y42         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.279 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=435, routed)         3.232     7.511    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/s_daddr_o[1]
    SLICE_X98Y48         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     7.700 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_34/O
                         net (fo=1, routed)           0.332     8.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]_1
    SLICE_X93Y50         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     8.204 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_19/O
                         net (fo=1, routed)           0.367     8.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_19_n_341
    SLICE_X89Y51         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     8.686 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_7/O
                         net (fo=1, routed)           0.162     8.848    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X88Y51         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     9.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_3/O
                         net (fo=1, routed)           0.577     9.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_10
    SLICE_X87Y48         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     9.742 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_1/O
                         net (fo=1, routed)           0.026     9.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203_n_363
    SLICE_X87Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.235    14.227    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/s_dclk_o
    SLICE_X87Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/C
                         clock pessimism             -0.074    14.153    
                         clock uncertainty           -0.071    14.082    
    SLICE_X87Y48         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    14.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.789ns (14.514%)  route 4.647ns (85.486%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.002ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.261     4.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y42         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.277 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.412     7.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_22b/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X100Y44        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     7.826 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_22b/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_23/O
                         net (fo=1, routed)           0.170     7.996    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_22f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]_0
    SLICE_X100Y44        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     8.172 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_22f/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_10/O
                         net (fo=1, routed)           0.313     8.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]_1
    SLICE_X95Y46         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072     8.557 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_4/O
                         net (fo=1, routed)           0.064     8.621    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_4_n_341
    SLICE_X95Y46         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     8.736 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_2/O
                         net (fo=1, routed)           0.661     9.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_2_n_341
    SLICE_X86Y46         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     9.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_1/O
                         net (fo=1, routed)           0.027     9.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_238_n_344
    SLICE_X86Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.234    14.226    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/s_dclk_o
    SLICE_X86Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/C
                         clock pessimism             -0.073    14.152    
                         clock uncertainty           -0.071    14.081    
    SLICE_X86Y46         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 0.843ns (15.663%)  route 4.539ns (84.337%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 14.238 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.002ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.002ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.290     4.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.297     7.603    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22b/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X100Y30        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     7.740 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22b/I_EN_STAT_EQ1.U_STAT/regSlaveDo[0]_i_31/O
                         net (fo=1, routed)           0.154     7.894    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]_0
    SLICE_X100Y30        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     7.934 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22f/I_EN_STAT_EQ1.U_STAT/regSlaveDo[0]_i_18/O
                         net (fo=1, routed)           0.360     8.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]_1
    SLICE_X97Y33         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     8.483 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[0]_i_6/O
                         net (fo=1, routed)           0.396     8.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[0]_i_6_n_341
    SLICE_X97Y33         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     9.067 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[0]_i_3/O
                         net (fo=1, routed)           0.305     9.372    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_1
    SLICE_X91Y33         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     9.547 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[0]_i_1/O
                         net (fo=1, routed)           0.027     9.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203_n_354
    SLICE_X91Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.246    14.238    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X91Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[0]/C
                         clock pessimism             -0.074    14.164    
                         clock uncertainty           -0.071    14.093    
    SLICE_X91Y33         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[0]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.840ns (15.689%)  route 4.514ns (84.311%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.002ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.002ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.290     4.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.457     7.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X100Y32        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     7.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_33/O
                         net (fo=1, routed)           0.175     8.129    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]_0
    SLICE_X100Y32        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.191     8.320 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_18/O
                         net (fo=1, routed)           0.319     8.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_18_n_341
    SLICE_X95Y31         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     8.771 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_7/O
                         net (fo=1, routed)           0.305     9.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_daddr_r_reg[4]_3
    SLICE_X95Y31         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     9.248 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_3/O
                         net (fo=1, routed)           0.231     9.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_0
    SLICE_X91Y31         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     9.519 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_1/O
                         net (fo=1, routed)           0.027     9.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203_n_353
    SLICE_X91Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.241    14.233    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X91Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/C
                         clock pessimism             -0.074    14.159    
                         clock uncertainty           -0.071    14.088    
    SLICE_X91Y31         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    14.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.689ns (13.192%)  route 4.534ns (86.808%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.002ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.002ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.290     4.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.306 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=435, routed)         1.444     5.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X76Y30         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.926 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_6/O
                         net (fo=1, routed)           0.234     6.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_6_n_341
    SLICE_X76Y30         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     6.295 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_5/O
                         net (fo=2, routed)           0.146     6.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/p_6_in
    SLICE_X77Y30         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_2/O
                         net (fo=47, routed)          1.752     8.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/dwe
    SLICE_X90Y38         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     8.457 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_1/O
                         net (fo=16, routed)          0.958     9.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_1_n_341
    SLICE_X87Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.228    14.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X87Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism             -0.074    14.146    
                         clock uncertainty           -0.071    14.075    
    SLICE_X87Y38         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    14.027    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.833ns (15.747%)  route 4.457ns (84.253%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 14.235 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.002ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.002ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.290     4.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.108     7.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X93Y30         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     7.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_32/O
                         net (fo=1, routed)           0.309     7.895    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_32_n_341
    SLICE_X95Y31         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     7.966 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_19/O
                         net (fo=1, routed)           0.463     8.429    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_19_n_341
    SLICE_X88Y32         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     8.545 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_266/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_7/O
                         net (fo=1, routed)           0.205     8.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X88Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     8.922 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_3/O
                         net (fo=1, routed)           0.345     9.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_10
    SLICE_X91Y32         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     9.455 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_1/O
                         net (fo=1, routed)           0.027     9.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203_n_363
    SLICE_X91Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.243    14.235    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X91Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/C
                         clock pessimism             -0.074    14.161    
                         clock uncertainty           -0.071    14.090    
    SLICE_X91Y32         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    14.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.746ns (14.533%)  route 4.387ns (85.467%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 14.218 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.002ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.002ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.290     4.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.306 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=435, routed)         1.444     5.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X76Y30         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.926 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_6/O
                         net (fo=1, routed)           0.234     6.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_6_n_341
    SLICE_X76Y30         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     6.295 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_5/O
                         net (fo=2, routed)           0.146     6.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/p_6_in
    SLICE_X77Y30         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_2/O
                         net (fo=47, routed)          1.501     8.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/dwe
    SLICE_X92Y40         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     8.263 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_1__2/O
                         net (fo=16, routed)          1.062     9.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_1__2_n_341
    SLICE_X86Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.226    14.218    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X86Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism             -0.074    14.144    
                         clock uncertainty           -0.071    14.073    
    SLICE_X86Y38         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    14.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_241/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.745ns (14.608%)  route 4.355ns (85.392%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 14.218 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.002ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.002ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.290     4.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.306 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=435, routed)         1.444     5.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X76Y30         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.926 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_6/O
                         net (fo=1, routed)           0.234     6.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_6_n_341
    SLICE_X76Y30         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     6.295 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_5/O
                         net (fo=2, routed)           0.146     6.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/p_6_in
    SLICE_X77Y30         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_2/O
                         net (fo=47, routed)          1.154     7.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_241/I_EN_CTL_EQ1.U_CTL/dwe
    SLICE_X90Y37         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     7.915 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_241/I_EN_CTL_EQ1.U_CTL/xsdb_reg[4]_i_1__2/O
                         net (fo=16, routed)          1.377     9.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_241/I_EN_CTL_EQ1.U_CTL/xsdb_reg[4]_i_1__2_n_341
    SLICE_X87Y38         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_241/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.226    14.218    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_241/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X87Y38         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_241/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                         clock pessimism             -0.074    14.144    
                         clock uncertainty           -0.071    14.073    
    SLICE_X87Y38         FDSE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    14.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_241/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.746ns (14.636%)  route 4.351ns (85.364%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 14.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.002ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.002ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.290     4.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.306 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=435, routed)         1.444     5.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X76Y30         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.926 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_6/O
                         net (fo=1, routed)           0.234     6.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_6_n_341
    SLICE_X76Y30         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     6.295 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_5/O
                         net (fo=2, routed)           0.146     6.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/p_6_in
    SLICE_X77Y30         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_268/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_2/O
                         net (fo=47, routed)          1.501     8.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/dwe
    SLICE_X92Y40         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     8.263 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_1__2/O
                         net (fo=16, routed)          1.026     9.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg[0]_i_1__2_n_341
    SLICE_X86Y39         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.229    14.221    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X86Y39         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism             -0.074    14.147    
                         clock uncertainty           -0.071    14.076    
    SLICE_X86Y39         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    14.028    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.800ns (15.343%)  route 4.414ns (84.657%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 14.235 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.002ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.002ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.290     4.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.393     7.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21f/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X99Y33         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     7.829 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21f/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_27/O
                         net (fo=1, routed)           0.000     7.829    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21b/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0
    SLICE_X99Y33         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     7.896 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21b/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[2]_i_17/O
                         net (fo=1, routed)           0.445     8.341    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_25d/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]
    SLICE_X95Y38         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132     8.473 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_25d/I_EN_CTL_EQ1.U_CTL/regSlaveDo[2]_i_6/O
                         net (fo=1, routed)           0.146     8.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X95Y37         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     8.804 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_2/O
                         net (fo=1, routed)           0.403     9.207    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_2_n_341
    SLICE_X92Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     9.379 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_1/O
                         net (fo=1, routed)           0.027     9.406    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_238_n_344
    SLICE_X92Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.243    14.235    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X92Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/C
                         clock pessimism             -0.074    14.161    
                         clock uncertainty           -0.071    14.090    
    SLICE_X92Y30         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    14.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  4.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.063ns (40.127%)  route 0.094ns (59.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Net Delay (Source):      0.609ns (routing 0.002ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.002ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.609     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X80Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y15         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.228 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=14, routed)          0.078     2.306    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/out[0]
    SLICE_X81Y15         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.015     2.321 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/sm_reset_tx_timer_clr_i_1/O
                         net (fo=1, routed)           0.016     2.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_341
    SLICE_X81Y15         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.701     2.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X81Y15         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
                         clock pessimism              0.133     2.247    
    SLICE_X81Y15         FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.548ns (routing 0.002ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.651ns (routing 0.002ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.548     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X62Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[10]/Q
                         net (fo=2, routed)           0.137     2.304    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[31]
    SLICE_X65Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.651     2.064    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[10]/C
                         clock pessimism              0.148     2.213    
    SLICE_X65Y22         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.548ns (routing 0.002ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.548     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X66Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y23         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     2.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DI_O_reg[3]/Q
                         net (fo=2, routed)           0.135     2.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[24]
    SLICE_X65Y21         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.649     2.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X65Y21         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[3]/C
                         clock pessimism              0.148     2.211    
    SLICE_X65Y21         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_249/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.692ns (routing 0.002ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.562     2.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/s_dclk_o
    SLICE_X74Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.182 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/Q
                         net (fo=1, routed)           0.164     2.346    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_249/I_EN_STAT_EQ1.U_STAT/rxusrclk_freq_cnt_i[15]
    SLICE_X78Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_249/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.692     2.105    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_249/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X78Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_249/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/C
                         clock pessimism              0.149     2.254    
    SLICE_X78Y52         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     2.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_249/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/arb_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (50.000%)  route 0.094ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.538ns (routing 0.002ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.002ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.538     2.109    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X63Y27         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/arb_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.158 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/arb_state_reg[0]/Q
                         net (fo=11, routed)          0.080     2.238    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/arb_state_reg_n_341_[0]
    SLICE_X64Y27         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.045     2.283 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O[0]_i_1/O
                         net (fo=1, routed)           0.014     2.297    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O[0]_i_1_n_341
    SLICE_X64Y27         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.643     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X64Y27         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[0]/C
                         clock pessimism              0.148     2.205    
    SLICE_X64Y27         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.548ns (routing 0.002ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.548     2.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X75Y29         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y29         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[6]/Q
                         net (fo=1, routed)           0.131     2.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1[6]
    SLICE_X74Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.644     2.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X74Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[6]/C
                         clock pessimism              0.148     2.206    
    SLICE_X74Y28         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.079ns (42.021%)  route 0.109ns (57.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Net Delay (Source):      0.608ns (routing 0.002ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.002ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.608     2.179    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X81Y9          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.228 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/Q
                         net (fo=7, routed)           0.093     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[2]
    SLICE_X82Y9          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     2.351 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_1/O
                         net (fo=1, routed)           0.016     2.367    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/p_0_in__0[6]
    SLICE_X82Y9          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.727     2.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X82Y9          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/C
                         clock pessimism              0.133     2.273    
    SLICE_X82Y9          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Net Delay (Source):      0.620ns (routing 0.002ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.002ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.620     2.191    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/s_dclk_i
    SLICE_X83Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.239 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[4]/Q
                         net (fo=1, routed)           0.129     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/rxword_count_i[4]
    SLICE_X84Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.727     2.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X84Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
                         clock pessimism              0.133     2.274    
    SLICE_X84Y54         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/arb_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.064ns (32.821%)  route 0.131ns (67.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.536     2.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X63Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/arb_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.156 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/arb_state_reg[1]/Q
                         net (fo=13, routed)          0.115     2.271    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/arb_state_reg_n_341_[1]
    SLICE_X64Y27         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     2.286 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O[1]_i_1/O
                         net (fo=1, routed)           0.016     2.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O[1]_i_1_n_341
    SLICE_X64Y27         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.645     2.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X64Y27         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[1]/C
                         clock pessimism              0.148     2.207    
    SLICE_X64Y27         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DRDY_USR_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/freq_cnt_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_24f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.558     2.129    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/s_dclk_o
    SLICE_X74Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/freq_cnt_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y19         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.177 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/freq_cnt_o_reg[1]/Q
                         net (fo=1, routed)           0.093     2.270    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_24f/I_EN_STAT_EQ1.U_STAT/txusrclk2_freq_cnt_i[1]
    SLICE_X74Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_24f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.652     2.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_24f/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X74Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_24f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
                         clock pessimism              0.109     2.174    
    SLICE_X74Y18         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.230    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_24f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE3_COMMON_X0Y0   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y4         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y4         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X6Y8         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         10.000      8.039      RAMB36_X6Y8         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y5         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[15].RAMB36_I1/CLKARDCLK
Low Pulse Width   Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y0   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Low Pulse Width   Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y0   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y0   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y0   u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o
  To Clock:  rxoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y15  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y14  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[0]
  To Clock:  rxoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.305ns (25.523%)  route 0.890ns (74.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.503 - 3.200 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.109ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.106     1.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.218     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y6          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.672     2.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.974     4.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.149     4.652    
                         clock uncertainty           -0.035     4.617    
    SLICE_X72Y3          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     4.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.569    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.305ns (27.015%)  route 0.824ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 4.514 - 3.200 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.109ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.106     1.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.218     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y6          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.606     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.985     4.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.149     4.663    
                         clock uncertainty           -0.035     4.627    
    SLICE_X72Y4          FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     4.580    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.580    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.305ns (27.015%)  route 0.824ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 4.514 - 3.200 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.109ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.106     1.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.218     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y6          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.606     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.985     4.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.149     4.663    
                         clock uncertainty           -0.035     4.627    
    SLICE_X72Y4          FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     4.580    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.580    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.305ns (27.015%)  route 0.824ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 4.514 - 3.200 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.109ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.106     1.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.218     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y6          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.606     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.985     4.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.149     4.663    
                         clock uncertainty           -0.035     4.627    
    SLICE_X72Y4          FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     4.580    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.580    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.305ns (27.015%)  route 0.824ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 4.514 - 3.200 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.109ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.106     1.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.218     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y6          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.606     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.985     4.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.149     4.663    
                         clock uncertainty           -0.035     4.627    
    SLICE_X72Y4          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     4.580    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.580    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.632ns (53.559%)  route 0.548ns (46.441%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 4.507 - 3.200 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.109ns, distribution 1.030ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.093ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.139     1.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     1.650 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.483     2.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[3]
    SLICE_X72Y4          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.344     2.477 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.504    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X72Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     2.678 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.978     4.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.148     4.655    
                         clock uncertainty           -0.035     4.619    
    SLICE_X72Y5          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.596ns (51.962%)  route 0.551ns (48.038%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 4.508 - 3.200 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.109ns, distribution 1.030ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.093ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.139     1.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     1.650 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.483     2.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[3]
    SLICE_X72Y4          CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.344     2.477 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.504    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X72Y5          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     2.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.979     4.508    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.148     4.656    
                         clock uncertainty           -0.035     4.620    
    SLICE_X72Y5          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.305ns (28.425%)  route 0.768ns (71.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 4.507 - 3.200 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.109ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.093ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.106     1.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.218     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y6          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.550     2.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.978     4.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.149     4.656    
                         clock uncertainty           -0.035     4.620    
    SLICE_X72Y5          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     4.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.305ns (28.425%)  route 0.768ns (71.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 4.507 - 3.200 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.109ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.093ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.106     1.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.218     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y6          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.550     2.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.978     4.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.149     4.656    
                         clock uncertainty           -0.035     4.620    
    SLICE_X72Y5          FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     4.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[0] rise@3.200ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.305ns (28.425%)  route 0.768ns (71.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 4.507 - 3.200 ) 
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.106ns (routing 0.109ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.093ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.106     1.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.218     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X73Y6          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     2.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.550     2.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.978     4.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.149     4.656    
                         clock uncertainty           -0.035     4.620    
    SLICE_X72Y5          FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     4.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                  1.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.505ns (routing 0.059ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.075ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.505     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y3          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.672 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.039     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X72Y3          LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     0.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     0.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X72Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.595     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.132     0.628    
    SLICE_X72Y3          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.508ns (routing 0.059ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.075ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.508     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y5          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[9]
    SLICE_X72Y5          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.756 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.603     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.137     0.631    
    SLICE_X72Y5          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.511ns (routing 0.059ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.075ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.511     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.678 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X73Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.610     0.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.141     0.634    
    SLICE_X73Y4          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.507ns (routing 0.059ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.601ns (routing 0.075ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.507     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y5          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[13]
    SLICE_X72Y5          CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.759 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.601     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.137     0.629    
    SLICE_X72Y5          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.511ns (routing 0.059ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.609ns (routing 0.075ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.511     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.678 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[5]
    SLICE_X72Y4          CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.763 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.609     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.141     0.633    
    SLICE_X72Y4          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.512ns (routing 0.059ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.512     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[2]
    SLICE_X72Y4          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.141     0.635    
    SLICE_X72Y4          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.508ns (routing 0.059ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.075ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.508     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y5          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[10]
    SLICE_X72Y5          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.760 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.603     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.137     0.631    
    SLICE_X72Y5          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.512ns (routing 0.059ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.512     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[4]
    SLICE_X72Y4          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.765 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.141     0.635    
    SLICE_X72Y4          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.508ns (routing 0.059ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.075ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.508     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y5          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[12]
    SLICE_X72Y5          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.761 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.603     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.137     0.631    
    SLICE_X72Y5          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.507ns (routing 0.059ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.601ns (routing 0.075ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.507     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y5          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[14]
    SLICE_X72Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y15        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.601     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.137     0.629    
    SLICE_X72Y5          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Slow    FDSE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y6         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y6         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y6         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.189       0.327      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.120       0.399      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[0]
  To Clock:  rxusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.744ns (32.632%)  route 1.536ns (67.368%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 4.515 - 3.200 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.109ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.093ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.957     1.354    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.471 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/Q
                         net (fo=4, routed)           1.289     2.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[9]
    SLICE_X70Y3          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     2.831 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5_n_341
    SLICE_X70Y3          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.155 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.027     3.182    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X70Y4          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     3.296 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=1, routed)           0.193     3.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X71Y4          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.118     3.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.027     3.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X71Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.986     4.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.086     4.601    
                         clock uncertainty           -0.035     4.565    
    SLICE_X71Y4          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.624    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.615ns (32.385%)  route 1.284ns (67.615%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 4.531 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.093ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.418     2.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X67Y7          LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     2.889 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[27]_i_4/O
                         net (fo=2, routed)           0.320     3.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[27]
    SLICE_X66Y4          LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.191     3.400 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[27]_i_1__3/O
                         net (fo=1, routed)           0.026     3.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[27]
    SLICE_X66Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.002     4.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[27]/C
                         clock pessimism              0.083     4.614    
                         clock uncertainty           -0.035     4.579    
    SLICE_X66Y4          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.613ns (32.554%)  route 1.270ns (67.446%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 4.531 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.093ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     2.276 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_7/O
                         net (fo=80, routed)          0.340     2.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]
    SLICE_X62Y5          LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.208     2.824 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[8]_i_3__0/O
                         net (fo=1, routed)           0.387     3.211    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[8]_0
    SLICE_X66Y3          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.176     3.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[8]_i_1__6/O
                         net (fo=1, routed)           0.023     3.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[8]
    SLICE_X66Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.002     4.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[8]/C
                         clock pessimism              0.083     4.614    
                         clock uncertainty           -0.035     4.579    
    SLICE_X66Y3          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.510ns (27.070%)  route 1.374ns (72.930%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 4.537 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.093ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.516     2.810    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[2]
    SLICE_X64Y1          LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     3.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[37]_i_2__0/O
                         net (fo=1, routed)           0.308     3.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[37]_i_2__0_n_341
    SLICE_X67Y4          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.072     3.381 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[37]_i_1__1/O
                         net (fo=1, routed)           0.030     3.411    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[37]
    SLICE_X67Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.008     4.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X67Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[37]/C
                         clock pessimism              0.083     4.620    
                         clock uncertainty           -0.035     4.585    
    SLICE_X67Y4          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                          4.644    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.615ns (33.154%)  route 1.240ns (66.846%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.546 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.093ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.342     2.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[2]
    SLICE_X63Y1          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     2.809 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[0]_i_2__0/O
                         net (fo=1, routed)           0.343     3.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[0]_i_2__0_n_341
    SLICE_X64Y4          LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.195     3.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[0]_i_1__6/O
                         net (fo=1, routed)           0.035     3.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[0]
    SLICE_X64Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.017     4.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X64Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[0]/C
                         clock pessimism              0.083     4.629    
                         clock uncertainty           -0.035     4.594    
    SLICE_X64Y4          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.543ns (29.288%)  route 1.311ns (70.712%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 4.550 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.093ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.413     2.707    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X66Y7          LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     2.884 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[23]_i_4/O
                         net (fo=2, routed)           0.352     3.236    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[23]
    SLICE_X62Y4          LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.119     3.355 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[3]_i_1__6/O
                         net (fo=1, routed)           0.026     3.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[3]
    SLICE_X62Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.021     4.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X62Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[3]/C
                         clock pessimism              0.083     4.633    
                         clock uncertainty           -0.035     4.598    
    SLICE_X62Y4          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          4.656    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.539ns (29.246%)  route 1.304ns (70.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 4.550 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.093ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.413     2.707    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X66Y7          LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     2.884 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[23]_i_4/O
                         net (fo=2, routed)           0.348     3.232    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[23]
    SLICE_X62Y2          LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     3.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[23]_i_1__4/O
                         net (fo=1, routed)           0.023     3.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[23]
    SLICE_X62Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.021     4.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X62Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[23]/C
                         clock pessimism              0.083     4.633    
                         clock uncertainty           -0.035     4.598    
    SLICE_X62Y2          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.499ns (27.448%)  route 1.319ns (72.552%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 4.531 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.093ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.502     2.796    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[2]
    SLICE_X64Y0          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.137     2.933 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[19]_i_2__0/O
                         net (fo=1, routed)           0.274     3.207    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[19]_i_2__0_n_341
    SLICE_X66Y2          LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115     3.322 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[19]_i_1__4/O
                         net (fo=1, routed)           0.023     3.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[19]
    SLICE_X66Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.002     4.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[19]/C
                         clock pessimism              0.083     4.614    
                         clock uncertainty           -0.035     4.579    
    SLICE_X66Y2          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.382ns (21.047%)  route 1.433ns (78.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 4.531 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.093ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.421     2.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X67Y5          LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     2.808 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[34]_i_4/O
                         net (fo=2, routed)           0.466     3.274    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[14]
    SLICE_X66Y2          LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.042     3.316 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[14]_i_1__5/O
                         net (fo=1, routed)           0.026     3.342    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[14]
    SLICE_X66Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.002     4.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/C
                         clock pessimism              0.083     4.614    
                         clock uncertainty           -0.035     4.579    
    SLICE_X66Y2          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[0] rise@3.200ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.494ns (26.995%)  route 1.336ns (73.005%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.546 - 3.200 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.130ns (routing 0.109ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.093ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.130     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X71Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y6          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.520     2.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X63Y7          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.418     2.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X67Y7          LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     2.889 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[27]_i_4/O
                         net (fo=2, routed)           0.371     3.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[27]
    SLICE_X65Y4          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     3.330 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[7]_i_1__6/O
                         net (fo=1, routed)           0.027     3.357    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[7]
    SLICE_X65Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.017     4.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X65Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[7]/C
                         clock pessimism              0.083     4.629    
                         clock uncertainty           -0.035     4.594    
    SLICE_X65Y4          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  1.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.540ns (routing 0.059ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.075ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.540     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X63Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.707 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[10]/Q
                         net (fo=12, routed)          0.080     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in10_in
    SLICE_X65Y6          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     0.818 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[19]_i_1__6/O
                         net (fo=1, routed)           0.016     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_0_out[19]
    SLICE_X65Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.640     0.805    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X65Y6          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[19]/C
                         clock pessimism             -0.064     0.741    
    SLICE_X65Y6          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.103ns (53.368%)  route 0.090ns (46.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.528ns (routing 0.059ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.075ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.528     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X66Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y4          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.694 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[0]/Q
                         net (fo=22, routed)          0.079     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg_n_341_[0]
    SLICE_X65Y4          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.055     0.828 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[35]_i_1__0/O
                         net (fo=1, routed)           0.011     0.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/i_4
    SLICE_X65Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.643     0.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X65Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[35]/C
                         clock pessimism             -0.064     0.744    
    SLICE_X65Y4          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     0.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.063ns (33.333%)  route 0.126ns (66.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.075ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[28]/Q
                         net (fo=1, routed)           0.110     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[28]
    SLICE_X68Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.813 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[28]_i_1/O
                         net (fo=1, routed)           0.016     0.829    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[28]_i_1_n_341
    SLICE_X68Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.633     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[28]/C
                         clock pessimism             -0.064     0.734    
    SLICE_X68Y2          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.094ns (48.705%)  route 0.099ns (51.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.530ns (routing 0.059ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.075ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.530     0.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X64Y8          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.697 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[2]/Q
                         net (fo=8, routed)           0.083     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_0_in21_in
    SLICE_X63Y8          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.045     0.825 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[11]_i_1__7/O
                         net (fo=1, routed)           0.016     0.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/i_28
    SLICE_X63Y8          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.643     0.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X63Y8          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[11]/C
                         clock pessimism             -0.064     0.744    
    SLICE_X63Y8          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.540ns (routing 0.059ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.075ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.540     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X63Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.706 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/Q
                         net (fo=5, routed)           0.074     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in16_in
    SLICE_X63Y2          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[8]_i_1__3/O
                         net (fo=1, routed)           0.014     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[8]_i_1__3_n_341
    SLICE_X63Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.645     0.810    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X63Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/C
                         clock pessimism             -0.099     0.711    
    SLICE_X63Y2          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.094ns (50.538%)  route 0.092ns (49.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.541ns (routing 0.059ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.075ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.541     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X63Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.708 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/Q
                         net (fo=5, routed)           0.080     0.788    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in17_in
    SLICE_X64Y1          LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.045     0.833 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[9]_i_1__3/O
                         net (fo=1, routed)           0.012     0.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[9]_i_1__3_n_341
    SLICE_X64Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.645     0.810    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X64Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[9]/C
                         clock pessimism             -0.064     0.746    
    SLICE_X64Y1          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.101ns (51.795%)  route 0.094ns (48.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.635ns (routing 0.075ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[22]/Q
                         net (fo=1, routed)           0.079     0.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[22]
    SLICE_X68Y4          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.053     0.820 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[22]_i_1/O
                         net (fo=1, routed)           0.015     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[22]_i_1_n_341
    SLICE_X68Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.635     0.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[22]/C
                         clock pessimism             -0.064     0.736    
    SLICE_X68Y4          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.542ns (routing 0.059ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.075ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.542     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/rx_clk_i
    SLICE_X62Y8          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.708 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[0]/Q
                         net (fo=21, routed)          0.074     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg_n_341_[0]
    SLICE_X62Y7          LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.016     0.798 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs[5]_i_1__5/O
                         net (fo=1, routed)           0.015     0.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs[5]_i_1__5_n_341
    SLICE_X62Y7          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.648     0.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/rx_clk_i
    SLICE_X62Y7          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[5]/C
                         clock pessimism             -0.099     0.714    
    SLICE_X62Y7          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.540ns (routing 0.059ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.075ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.540     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X63Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.706 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/Q
                         net (fo=6, routed)           0.075     0.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in9_in
    SLICE_X63Y4          LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     0.796 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[4]_i_1__7/O
                         net (fo=1, routed)           0.014     0.810    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[4]_i_1__7_n_341
    SLICE_X63Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.644     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X63Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]/C
                         clock pessimism             -0.099     0.710    
    SLICE_X63Y4          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.063ns (32.308%)  route 0.132ns (67.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.531ns (routing 0.059ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.075ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.531     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X67Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y3          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.697 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[19]/Q
                         net (fo=2, routed)           0.118     0.815    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/seed_r1_reg[22][19]
    SLICE_X64Y3          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.015     0.830 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[19]_i_1__1/O
                         net (fo=1, routed)           0.014     0.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[19]_i_1__1_n_341
    SLICE_X64Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.642     0.807    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X64Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/C
                         clock pessimism             -0.064     0.743    
    SLICE_X64Y3          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         3.200       0.757      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         3.200       1.950      DSP48E2_X12Y4       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         3.200       1.950      DSP48E2_X14Y4       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X69Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.106       0.776      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.167       0.838      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_1
  To Clock:  rxoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y13  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y12  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[1]
  To Clock:  rxoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.639ns (48.483%)  route 0.679ns (51.517%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 4.490 - 3.200 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.109ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.093ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.131     1.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.643 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.614     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     2.808 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.846    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.961     4.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.147     4.637    
                         clock uncertainty           -0.035     4.602    
    SLICE_X69Y23         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.661    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.603ns (46.926%)  route 0.682ns (53.074%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 4.492 - 3.200 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.109ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.131     1.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.643 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.614     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     2.772 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.963     4.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.147     4.639    
                         clock uncertainty           -0.035     4.604    
    SLICE_X69Y23         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.663    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.606ns (47.233%)  route 0.677ns (52.767%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 4.490 - 3.200 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.109ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.093ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.131     1.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.643 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.614     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     2.775 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.036     2.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.961     4.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.147     4.637    
                         clock uncertainty           -0.035     4.602    
    SLICE_X69Y23         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.601ns (46.916%)  route 0.680ns (53.084%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 4.490 - 3.200 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.109ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.093ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.131     1.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.643 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.614     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     2.770 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     2.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[15]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.961     4.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.147     4.637    
                         clock uncertainty           -0.035     4.602    
    SLICE_X69Y23         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     4.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.598ns (46.719%)  route 0.682ns (53.281%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 4.492 - 3.200 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.109ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.131     1.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.643 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.614     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.767 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     2.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.963     4.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.147     4.639    
                         clock uncertainty           -0.035     4.604    
    SLICE_X69Y23         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.564ns (45.411%)  route 0.678ns (54.589%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 4.492 - 3.200 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.109ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.131     1.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.643 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.614     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     2.733 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.037     2.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.963     4.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.147     4.639    
                         clock uncertainty           -0.035     4.604    
    SLICE_X69Y23         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.663    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.554ns (44.750%)  route 0.684ns (55.250%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 4.492 - 3.200 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.131ns (routing 0.109ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.131     1.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.643 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.614     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     2.723 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.043     2.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.963     4.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.147     4.639    
                         clock uncertainty           -0.035     4.604    
    SLICE_X69Y23         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.663    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.290ns (25.986%)  route 0.826ns (74.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.503 - 3.200 ) 
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.109ns, distribution 1.020ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.129     1.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.315     1.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X70Y22         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     2.131 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.511     2.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.974     4.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.163     4.666    
                         clock uncertainty           -0.035     4.631    
    SLICE_X69Y22         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     4.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.290ns (25.986%)  route 0.826ns (74.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.503 - 3.200 ) 
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.109ns, distribution 1.020ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.129     1.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.315     1.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X70Y22         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     2.131 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.511     2.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.974     4.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.163     4.666    
                         clock uncertainty           -0.035     4.631    
    SLICE_X69Y22         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     4.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[1] rise@3.200ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.290ns (25.986%)  route 0.826ns (74.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.503 - 3.200 ) 
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.109ns, distribution 1.020ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.129     1.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.315     1.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X70Y22         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     2.131 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.511     2.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.974     4.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.163     4.666    
                         clock uncertainty           -0.035     4.631    
    SLICE_X69Y22         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     4.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.584    
                         arrival time                          -2.642    
  -------------------------------------------------------------------
                         slack                                  1.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.498ns (routing 0.059ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.598ns (routing 0.075ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.498     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.036     0.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X70Y22         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.715 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     0.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.598     0.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.143     0.620    
    SLICE_X70Y22         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.075ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[9]
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.740 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.583     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.133     0.615    
    SLICE_X69Y23         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.500ns (routing 0.059ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.601ns (routing 0.075ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.500     0.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.601     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X70Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.143     0.623    
    SLICE_X70Y22         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.491ns (routing 0.059ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.581ns (routing 0.075ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.491     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[13]
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.581     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.133     0.613    
    SLICE_X69Y23         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.500ns (routing 0.059ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.598ns (routing 0.075ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.500     0.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[5]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.752 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.598     0.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.141     0.622    
    SLICE_X69Y22         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.075ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[10]
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.583     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.133     0.615    
    SLICE_X69Y23         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.501ns (routing 0.059ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.600ns (routing 0.075ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.501     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.668 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[2]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.753 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.600     0.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.141     0.624    
    SLICE_X69Y22         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.075ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[12]
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.745 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.583     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.133     0.615    
    SLICE_X69Y23         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.501ns (routing 0.059ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.600ns (routing 0.075ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.501     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.668 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[4]
    SLICE_X69Y22         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.754 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.600     0.765    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.141     0.624    
    SLICE_X69Y22         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.491ns (routing 0.059ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.581ns (routing 0.075ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.491     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[14]
    SLICE_X69Y23         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.748 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y13        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.581     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X69Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.133     0.613    
    SLICE_X69Y23         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X70Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X69Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X70Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X70Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X70Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X70Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.187       0.329      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.119       0.400      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i__0[1]
  To Clock:  rxusrclk2_i__0[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.805ns (32.844%)  route 1.646ns (67.156%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 4.486 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.109ns, distribution 0.802ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.093ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.911     1.308    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X98Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.425 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/Q
                         net (fo=3, routed)           1.394     2.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[8]
    SLICE_X69Y14         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.115     2.934 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_6_n_341
    SLICE_X69Y14         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.344     3.278 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.027     3.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X69Y15         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.114     3.419 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=1, routed)           0.198     3.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X68Y15         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     3.732 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.027     3.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X68Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.957     4.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.085     4.571    
                         clock uncertainty           -0.035     4.536    
    SLICE_X68Y15         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.595    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.095ns (46.735%)  route 1.248ns (53.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 4.323 - 3.200 ) 
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.109ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.093ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.794     1.191    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[13])
                                                      1.095     2.286 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[13]
                         net (fo=1, routed)           1.248     3.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[15]
    SLICE_X83Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.794     4.323    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X83Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/C
                         clock pessimism              0.092     4.415    
                         clock uncertainty           -0.035     4.380    
    SLICE_X83Y19         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]
  -------------------------------------------------------------------
                         required time                          4.438    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.100ns (47.660%)  route 1.208ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 4.321 - 3.200 ) 
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.109ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.794     1.191    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[26])
                                                      1.100     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[26]
                         net (fo=1, routed)           1.208     3.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[32]
    SLICE_X83Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.792     4.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X83Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/C
                         clock pessimism              0.092     4.413    
                         clock uncertainty           -0.035     4.378    
    SLICE_X83Y19         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.437    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.098ns (48.887%)  route 1.148ns (51.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 4.321 - 3.200 ) 
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.109ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.794     1.191    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[29])
                                                      1.098     2.289 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[29]
                         net (fo=1, routed)           1.148     3.437    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[35]
    SLICE_X83Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.792     4.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X83Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/C
                         clock pessimism              0.092     4.413    
                         clock uncertainty           -0.035     4.378    
    SLICE_X83Y19         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.077ns (48.557%)  route 1.141ns (51.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 4.323 - 3.200 ) 
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.109ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.093ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.794     1.191    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      1.077     2.268 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[0]
                         net (fo=1, routed)           1.141     3.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[0]
    SLICE_X83Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.794     4.323    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X83Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/C
                         clock pessimism              0.092     4.415    
                         clock uncertainty           -0.035     4.380    
    SLICE_X83Y19         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.501ns (24.133%)  route 1.575ns (75.867%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 4.513 - 3.200 ) 
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.117ns (routing 0.109ns, distribution 1.008ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.117     1.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X69Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y18         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.630 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.703     2.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X64Y11         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.094     2.427 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.359     2.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X64Y9          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     2.940 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[32]_i_4/O
                         net (fo=2, routed)           0.486     3.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[12]
    SLICE_X61Y12         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     3.563 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[32]_i_1__2/O
                         net (fo=1, routed)           0.027     3.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[32]
    SLICE_X61Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.984     4.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X61Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[32]/C
                         clock pessimism              0.082     4.595    
                         clock uncertainty           -0.035     4.560    
    SLICE_X61Y12         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     4.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                          4.620    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.516ns (25.122%)  route 1.538ns (74.878%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 4.513 - 3.200 ) 
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.117ns (routing 0.109ns, distribution 1.008ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.117     1.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X69Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y18         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.630 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.703     2.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X64Y11         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.094     2.427 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.304     2.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X65Y9          LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     2.922 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[34]_i_4/O
                         net (fo=2, routed)           0.508     3.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[14]
    SLICE_X61Y13         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     3.545 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[14]_i_1__5/O
                         net (fo=1, routed)           0.023     3.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[14]
    SLICE_X61Y13         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.984     4.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X61Y13         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]/C
                         clock pessimism              0.082     4.595    
                         clock uncertainty           -0.035     4.560    
    SLICE_X61Y13         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.619    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.458ns (22.385%)  route 1.588ns (77.615%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 4.516 - 3.200 ) 
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.117ns (routing 0.109ns, distribution 1.008ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.093ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.117     1.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X69Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y18         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.630 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.705     2.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X64Y11         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     2.430 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=60, routed)          0.564     2.994    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[4]_2
    SLICE_X60Y14         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     3.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[39]_i_2__0/O
                         net (fo=1, routed)           0.293     3.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[39]_i_2__0_n_341
    SLICE_X62Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074     3.534 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[39]_i_1__6/O
                         net (fo=1, routed)           0.026     3.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[39]
    SLICE_X62Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.987     4.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X62Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/C
                         clock pessimism              0.082     4.598    
                         clock uncertainty           -0.035     4.563    
    SLICE_X62Y14         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.621    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                          4.621    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.582ns (29.027%)  route 1.423ns (70.973%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 4.497 - 3.200 ) 
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.117ns (routing 0.109ns, distribution 1.008ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.093ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.117     1.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X69Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y18         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.630 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.703     2.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X64Y11         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.094     2.427 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.380     2.807    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X64Y9          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     2.984 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[20]_i_4/O
                         net (fo=2, routed)           0.302     3.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[20]
    SLICE_X66Y11         LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.195     3.481 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[0]_i_1__6/O
                         net (fo=1, routed)           0.038     3.519    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[0]
    SLICE_X66Y11         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.968     4.497    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y11         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[0]/C
                         clock pessimism              0.083     4.580    
                         clock uncertainty           -0.035     4.544    
    SLICE_X66Y11         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     4.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          4.605    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[1] rise@3.200ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.471ns (23.421%)  route 1.540ns (76.579%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 4.512 - 3.200 ) 
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.117ns (routing 0.109ns, distribution 1.008ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.117     1.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X69Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y18         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.630 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.703     2.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X64Y11         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.094     2.427 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.305     2.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[2]
    SLICE_X65Y9          LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190     2.922 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[38]_i_4__0/O
                         net (fo=2, routed)           0.509     3.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[18]
    SLICE_X61Y14         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.071     3.502 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[38]_i_1__1/O
                         net (fo=1, routed)           0.023     3.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[38]
    SLICE_X61Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.983     4.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X61Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[38]/C
                         clock pessimism              0.082     4.594    
                         clock uncertainty           -0.035     4.559    
    SLICE_X61Y14         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                          4.618    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  1.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.063ns (37.500%)  route 0.105ns (62.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.512ns (routing 0.059ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.075ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.512     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X63Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.678 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[6]/Q
                         net (fo=21, routed)          0.089     0.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/p_3_in
    SLICE_X65Y12         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.782 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_1__6/O
                         net (fo=1, routed)           0.016     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs[3]_i_1__6_n_341
    SLICE_X65Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.610     0.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X65Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[3]/C
                         clock pessimism             -0.063     0.712    
    SLICE_X65Y12         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.080ns (47.337%)  route 0.089ns (52.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.513ns (routing 0.059ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.608ns (routing 0.075ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.513     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X60Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[12]/Q
                         net (fo=6, routed)           0.074     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in12_in
    SLICE_X61Y15         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.031     0.785 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[16]_i_1__1/O
                         net (fo=1, routed)           0.015     0.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[16]_i_1__1_n_341
    SLICE_X61Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.608     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X61Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
                         clock pessimism             -0.063     0.710    
    SLICE_X61Y15         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.513ns (routing 0.059ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.513     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X63Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[21]/Q
                         net (fo=5, routed)           0.079     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in9_in
    SLICE_X64Y14         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.031     0.790 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_2__0/O
                         net (fo=1, routed)           0.015     0.805    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_2__0_n_341
    SLICE_X64Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X64Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/C
                         clock pessimism             -0.063     0.713    
    SLICE_X64Y14         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.064ns (33.333%)  route 0.128ns (66.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.497ns (routing 0.059ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.612ns (routing 0.075ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.497     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y15         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/Q
                         net (fo=5, routed)           0.116     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/seed_r1_reg[30][8]
    SLICE_X63Y15         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[8]_i_1__4/O
                         net (fo=1, routed)           0.012     0.807    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[8]_i_1__4_n_341
    SLICE_X63Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.612     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X63Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[8]/C
                         clock pessimism             -0.063     0.714    
    SLICE_X63Y15         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.512ns (routing 0.059ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.608ns (routing 0.075ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.512     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X62Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/Q
                         net (fo=6, routed)           0.081     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in1_in
    SLICE_X64Y15         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030     0.790 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[13]_i_1__9/O
                         net (fo=1, routed)           0.014     0.804    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/i_26
    SLICE_X64Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.608     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X64Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]/C
                         clock pessimism             -0.063     0.710    
    SLICE_X64Y15         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.064ns (33.333%)  route 0.128ns (66.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.497ns (routing 0.059ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.497     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y16         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y16         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[37]/Q
                         net (fo=1, routed)           0.116     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[37]
    SLICE_X63Y16         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[37]_i_1/O
                         net (fo=1, routed)           0.012     0.807    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[37]_i_1_n_341
    SLICE_X63Y16         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X63Y16         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[37]/C
                         clock pessimism             -0.063     0.713    
    SLICE_X63Y16         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.064ns (32.990%)  route 0.130ns (67.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.499ns (routing 0.059ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.612ns (routing 0.075ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.499     0.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y14         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[25]/Q
                         net (fo=1, routed)           0.114     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[25]
    SLICE_X64Y12         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[25]_i_1/O
                         net (fo=1, routed)           0.016     0.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[25]_i_1_n_341
    SLICE_X64Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.612     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X64Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[25]/C
                         clock pessimism             -0.063     0.714    
    SLICE_X64Y12         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.101ns (52.604%)  route 0.091ns (47.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.499ns (routing 0.059ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.609ns (routing 0.075ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.499     0.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y14         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[18]/Q
                         net (fo=1, routed)           0.077     0.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[18]
    SLICE_X65Y14         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.053     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[18]_i_1/O
                         net (fo=1, routed)           0.014     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[18]_i_1_n_341
    SLICE_X65Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.609     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X65Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[18]/C
                         clock pessimism             -0.063     0.711    
    SLICE_X65Y14         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.641ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.400ns (routing 0.059ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.075ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.400     0.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X77Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y17         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.567 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[22]/Q
                         net (fo=1, routed)           0.106     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[22]
    SLICE_X78Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.476     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X78Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[17]/C
                         clock pessimism             -0.068     0.573    
    SLICE_X78Y17         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.510ns (routing 0.059ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.615ns (routing 0.075ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.510     0.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X63Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.677 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[8]/Q
                         net (fo=4, routed)           0.037     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in20_in
    SLICE_X63Y15         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     0.759 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[19]_i_1__8/O
                         net (fo=1, routed)           0.015     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/i_20
    SLICE_X63Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y12        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.615     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X63Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[19]/C
                         clock pessimism             -0.108     0.672    
    SLICE_X63Y15         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i__0[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         3.200       0.757      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         3.200       1.950      DSP48E2_X12Y12      u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         3.200       1.950      DSP48E2_X13Y10      u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X66Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X66Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X66Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[34]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X66Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[35]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X66Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X66Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X66Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[38]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X66Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X67Y14        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.103       0.779      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.165       0.840      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_2
  To Clock:  rxoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y20  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[2]
  To Clock:  rxoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.253ns (20.755%)  route 0.966ns (79.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 4.473 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.093ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.487     2.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.944     4.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.147     4.620    
                         clock uncertainty           -0.035     4.584    
    SLICE_X72Y44         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     4.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.537    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.253ns (20.755%)  route 0.966ns (79.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 4.473 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.093ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.487     2.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.944     4.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.147     4.620    
                         clock uncertainty           -0.035     4.584    
    SLICE_X72Y44         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     4.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.537    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.253ns (20.755%)  route 0.966ns (79.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 4.473 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.093ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.487     2.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.944     4.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.147     4.620    
                         clock uncertainty           -0.035     4.584    
    SLICE_X72Y44         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     4.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.537    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.253ns (20.755%)  route 0.966ns (79.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 4.473 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.093ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.487     2.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.944     4.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.147     4.620    
                         clock uncertainty           -0.035     4.584    
    SLICE_X72Y44         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     4.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.537    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.253ns (21.605%)  route 0.918ns (78.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 4.471 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.093ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.439     2.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.942     4.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.147     4.618    
                         clock uncertainty           -0.035     4.582    
    SLICE_X73Y44         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     4.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.534    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.253ns (21.587%)  route 0.919ns (78.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 4.475 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.093ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.440     2.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.946     4.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.147     4.622    
                         clock uncertainty           -0.035     4.586    
    SLICE_X72Y44         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     4.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.253ns (21.587%)  route 0.919ns (78.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 4.475 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.093ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.440     2.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.946     4.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.147     4.622    
                         clock uncertainty           -0.035     4.586    
    SLICE_X72Y44         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     4.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.253ns (21.587%)  route 0.919ns (78.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 4.475 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.093ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.440     2.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.946     4.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.147     4.622    
                         clock uncertainty           -0.035     4.586    
    SLICE_X72Y44         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     4.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.253ns (21.587%)  route 0.919ns (78.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 4.475 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.093ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.440     2.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.946     4.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.147     4.622    
                         clock uncertainty           -0.035     4.586    
    SLICE_X72Y44         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     4.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[2] rise@3.200ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.253ns (22.193%)  route 0.887ns (77.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 4.469 - 3.200 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.109ns, distribution 0.955ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.093ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     1.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.479     2.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X72Y46         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.193 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.408     2.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     4.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.147     4.616    
                         clock uncertainty           -0.035     4.580    
    SLICE_X72Y45         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     4.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.533    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  1.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.481ns (routing 0.059ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.075ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.481     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.648 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.036     0.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X73Y44         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     0.722 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.011     0.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X73Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.575     0.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.136     0.604    
    SLICE_X73Y44         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.479ns (routing 0.059ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.567ns (routing 0.075ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.479     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[9]
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.727 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.567     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.130     0.602    
    SLICE_X72Y45         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.481ns (routing 0.059ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.572ns (routing 0.075ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.481     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.648 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[5]
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.733 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.572     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.134     0.603    
    SLICE_X72Y44         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.478ns (routing 0.059ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.075ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.478     0.596    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.645 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[13]
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.730 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.565     0.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.130     0.600    
    SLICE_X72Y45         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.482ns (routing 0.059ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.075ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.482     0.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.649 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[2]
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.734 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.747    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.574     0.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.134     0.605    
    SLICE_X72Y44         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.479ns (routing 0.059ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.567ns (routing 0.075ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.479     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[10]
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.731 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.567     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.130     0.602    
    SLICE_X72Y45         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.482ns (routing 0.059ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.075ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.482     0.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.649 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[4]
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.574     0.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.134     0.605    
    SLICE_X72Y44         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.479ns (routing 0.059ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.567ns (routing 0.075ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.479     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[12]
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.732 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.567     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.130     0.602    
    SLICE_X72Y45         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.481ns (routing 0.059ns, distribution 0.422ns)
  Clock Net Delay (Destination): 0.572ns (routing 0.075ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.481     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.648 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     0.705    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[6]
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.738 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[6]
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.572     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.134     0.603    
    SLICE_X72Y44         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.478ns (routing 0.059ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.075ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.478     0.596    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.645 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[14]
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y16        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.565     0.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.130     0.600    
    SLICE_X72Y45         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[2]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y46        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Fast    FDSE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y46        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y46        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y46        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y46        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y46        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y46        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.170       0.346      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.110       0.409      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[2]
  To Clock:  rxusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.713ns (35.757%)  route 1.281ns (64.243%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 4.325 - 3.200 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.109ns, distribution 0.797ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.093ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.906     1.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X93Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y36         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.417 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/Q
                         net (fo=4, routed)           0.951     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[9]
    SLICE_X82Y37         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     2.486 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5_n_341
    SLICE_X82Y37         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     2.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.027     2.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X82Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.114     2.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=1, routed)           0.276     3.227    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X81Y37         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043     3.270 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.027     3.297    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X81Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.796     4.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X81Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.092     4.417    
                         clock uncertainty           -0.035     4.382    
    SLICE_X81Y37         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     4.442    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.571ns (29.524%)  route 1.363ns (70.476%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 4.493 - 3.200 ) 
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.091ns (routing 0.109ns, distribution 0.982ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.091     1.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y39         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.601 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.348     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X67Y35         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     2.143 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.575     2.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[2]
    SLICE_X63Y31         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     2.850 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[25]_i_2__0/O
                         net (fo=1, routed)           0.410     3.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[25]_i_2__0_n_341
    SLICE_X66Y38         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     3.392 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[25]_i_1__3/O
                         net (fo=1, routed)           0.030     3.422    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[25]
    SLICE_X66Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.964     4.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[25]/C
                         clock pessimism              0.083     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X66Y38         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                          4.600    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.713ns (37.546%)  route 1.186ns (62.454%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 4.505 - 3.200 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.109ns, distribution 1.015ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.093ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.124     1.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y38         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.635 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.381     2.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X67Y34         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     2.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=60, routed)          0.462     2.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[4]
    SLICE_X64Y36         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.212     2.900 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[35]_i_4/O
                         net (fo=2, routed)           0.316     3.216    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[15]
    SLICE_X64Y35         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     3.393 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[15]_i_1__5/O
                         net (fo=1, routed)           0.027     3.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[15]
    SLICE_X64Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.976     4.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X64Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[15]/C
                         clock pessimism              0.082     4.587    
                         clock uncertainty           -0.035     4.552    
    SLICE_X64Y35         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.655ns (34.150%)  route 1.263ns (65.850%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 4.493 - 3.200 ) 
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.091ns (routing 0.109ns, distribution 0.982ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.091     1.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y39         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.601 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.348     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X67Y35         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     2.126 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_7/O
                         net (fo=80, routed)          0.625     2.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]
    SLICE_X63Y38         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     2.925 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[16]_i_3/O
                         net (fo=1, routed)           0.263     3.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[16]_0
    SLICE_X66Y38         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.379 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[16]_i_1__5/O
                         net (fo=1, routed)           0.027     3.406    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[16]
    SLICE_X66Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.964     4.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/C
                         clock pessimism              0.083     4.576    
                         clock uncertainty           -0.035     4.541    
    SLICE_X66Y38         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          4.600    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.568ns (29.692%)  route 1.345ns (70.308%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4.504 - 3.200 ) 
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.091ns (routing 0.109ns, distribution 0.982ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.093ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.091     1.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y39         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.601 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.348     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X67Y35         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     2.126 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_7/O
                         net (fo=80, routed)          0.625     2.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]
    SLICE_X63Y38         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.205     2.956 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[22]_i_3__0/O
                         net (fo=1, routed)           0.345     3.301    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[22]_0
    SLICE_X64Y35         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073     3.374 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[22]_i_1__5/O
                         net (fo=1, routed)           0.027     3.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[22]
    SLICE_X64Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.975     4.504    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X64Y35         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/C
                         clock pessimism              0.083     4.587    
                         clock uncertainty           -0.035     4.551    
    SLICE_X64Y35         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     4.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                          4.611    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.574ns (30.419%)  route 1.313ns (69.581%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 4.488 - 3.200 ) 
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.091ns (routing 0.109ns, distribution 0.982ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.093ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.091     1.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y39         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.601 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.348     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X67Y35         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.177     2.126 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_7/O
                         net (fo=80, routed)          0.573     2.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]
    SLICE_X62Y38         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.210     2.909 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[24]_i_3__0/O
                         net (fo=1, routed)           0.366     3.275    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[24]_0
    SLICE_X66Y34         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.074     3.349 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[24]_i_1__4/O
                         net (fo=1, routed)           0.026     3.375    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[24]
    SLICE_X66Y34         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.959     4.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y34         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]/C
                         clock pessimism              0.083     4.571    
                         clock uncertainty           -0.035     4.536    
    SLICE_X66Y34         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[24]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 1.098ns (54.790%)  route 0.906ns (45.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 4.310 - 3.200 ) 
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.802ns (routing 0.109ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.093ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.802     1.199    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[10])
                                                      1.098     2.297 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[10]
                         net (fo=1, routed)           0.906     3.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[12]
    SLICE_X89Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.781     4.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X89Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/C
                         clock pessimism              0.092     4.402    
                         clock uncertainty           -0.035     4.367    
    SLICE_X89Y37         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.426    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.603ns (33.389%)  route 1.203ns (66.611%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 4.509 - 3.200 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.109ns, distribution 1.015ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.093ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.124     1.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y38         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.635 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.381     2.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X67Y34         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     2.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=60, routed)          0.508     2.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[4]
    SLICE_X63Y36         LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.147     2.881 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[39]_i_6__0/O
                         net (fo=2, routed)           0.288     3.169    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[19]
    SLICE_X65Y37         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     3.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[39]_i_1__6/O
                         net (fo=1, routed)           0.026     3.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[39]
    SLICE_X65Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.980     4.509    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X65Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/C
                         clock pessimism              0.082     4.591    
                         clock uncertainty           -0.035     4.556    
    SLICE_X65Y37         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                          4.614    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.624ns (34.305%)  route 1.195ns (65.695%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 4.492 - 3.200 ) 
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.091ns (routing 0.109ns, distribution 0.982ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.091     1.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y39         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.601 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.348     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X67Y35         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     2.143 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.503     2.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[2]
    SLICE_X63Y33         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     2.831 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[34]_i_2__0/O
                         net (fo=1, routed)           0.321     3.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[34]_i_2__0_n_341
    SLICE_X66Y37         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     3.284 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[34]_i_1__0/O
                         net (fo=1, routed)           0.023     3.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[34]
    SLICE_X66Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.963     4.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[34]/C
                         clock pessimism              0.083     4.575    
                         clock uncertainty           -0.035     4.540    
    SLICE_X66Y37         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[34]
  -------------------------------------------------------------------
                         required time                          4.599    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i[2] rise@3.200ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.652ns (36.629%)  route 1.128ns (63.371%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 4.491 - 3.200 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.124ns (routing 0.109ns, distribution 1.015ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.093ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.124     1.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y38         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.635 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.381     2.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X67Y34         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     2.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=60, routed)          0.435     2.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[4]
    SLICE_X64Y36         LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.135     2.796 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[37]_i_4/O
                         net (fo=2, routed)           0.286     3.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[17]
    SLICE_X66Y37         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     3.275 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[17]_i_1__4/O
                         net (fo=1, routed)           0.026     3.301    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[17]
    SLICE_X66Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.962     4.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[17]/C
                         clock pessimism              0.083     4.574    
                         clock uncertainty           -0.035     4.538    
    SLICE_X66Y37         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     4.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          4.598    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.106ns (20.784%)  route 0.404ns (79.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.788ns (routing 0.093ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.109ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.788     1.117    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X82Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     1.223 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[2]/Q
                         net (fo=2, routed)           0.404     1.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[2]
    SLICE_X75Y36         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.051     1.448    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X75Y36         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[2]_srl3/CLK
                         clock pessimism             -0.084     1.364    
    SLICE_X75Y36         SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.228     1.592    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.106ns (20.663%)  route 0.407ns (79.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.791ns (routing 0.093ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.109ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.791     1.120    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X81Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.106     1.226 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[36]/Q
                         net (fo=2, routed)           0.407     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[36]
    SLICE_X75Y39         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.054     1.451    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X75Y39         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/CLK
                         clock pessimism             -0.084     1.367    
    SLICE_X75Y39         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.228     1.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.103ns (25.061%)  route 0.308ns (74.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.791ns (routing 0.093ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.109ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.791     1.120    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X81Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.103     1.223 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[29]/Q
                         net (fo=2, routed)           0.308     1.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[29]
    SLICE_X76Y38         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.941     1.338    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X76Y38         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[29]_srl3/CLK
                         clock pessimism             -0.092     1.246    
    SLICE_X76Y38         SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.244     1.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[29]_srl3
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.735%)  route 0.095ns (50.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.496ns (routing 0.059ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.075ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.496     0.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X66Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y36         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[1]/Q
                         net (fo=21, routed)          0.081     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/p_1_in
    SLICE_X65Y36         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.045     0.789 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[29]_i_1__2/O
                         net (fo=1, routed)           0.014     0.803    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/p_0_out[29]
    SLICE_X65Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.604     0.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X65Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[29]/C
                         clock pessimism             -0.064     0.705    
    SLICE_X65Y36         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.064ns (37.647%)  route 0.106ns (62.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.499ns (routing 0.059ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.075ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.499     0.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X67Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/prbs_reg[5]/Q
                         net (fo=23, routed)          0.090     0.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/p_2_in
    SLICE_X66Y36         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     0.771 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[0]_i_1__5/O
                         net (fo=1, routed)           0.016     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/i_39
    SLICE_X66Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.586     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X66Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[0]/C
                         clock pessimism             -0.064     0.687    
    SLICE_X66Y36         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.502ns (routing 0.059ns, distribution 0.443ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.075ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.502     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X64Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.668 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[5]/Q
                         net (fo=5, routed)           0.075     0.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in17_in
    SLICE_X64Y34         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.015     0.758 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_2__0/O
                         net (fo=1, routed)           0.014     0.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[22]_i_2__0_n_341
    SLICE_X64Y34         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.603     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X64Y34         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/C
                         clock pessimism             -0.097     0.671    
    SLICE_X64Y34         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.103ns (19.808%)  route 0.417ns (80.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.788ns (routing 0.093ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.109ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.788     1.117    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X82Y36         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[1]/Q
                         net (fo=2, routed)           0.417     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[1]
    SLICE_X75Y36         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.051     1.448    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X75Y36         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
                         clock pessimism             -0.084     1.364    
    SLICE_X75Y36         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.228     1.592    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.093ns (49.733%)  route 0.094ns (50.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.501ns (routing 0.059ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.601ns (routing 0.075ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.501     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X65Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[27]/Q
                         net (fo=6, routed)           0.082     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in8_in
    SLICE_X63Y32         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     0.794 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[5]_i_1__8/O
                         net (fo=1, routed)           0.012     0.806    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[5]_i_1__8_n_341
    SLICE_X63Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.601     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X63Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[5]/C
                         clock pessimism             -0.064     0.702    
    SLICE_X63Y32         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.064ns (33.684%)  route 0.126ns (66.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.497ns (routing 0.059ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.075ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.497     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[20]/Q
                         net (fo=1, routed)           0.110     0.774    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_expected[20]
    SLICE_X68Y37         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     0.789 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[20]_i_1/O
                         net (fo=1, routed)           0.016     0.805    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[20]_i_1_n_341
    SLICE_X68Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.599     0.764    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[20]/C
                         clock pessimism             -0.064     0.700    
    SLICE_X68Y37         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.063ns (40.909%)  route 0.091ns (59.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.509ns (routing 0.059ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.608ns (routing 0.075ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.509     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X63Y38         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[4]/Q
                         net (fo=11, routed)          0.077     0.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_0_in
    SLICE_X63Y37         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     0.767 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[14]_i_2__0/O
                         net (fo=1, routed)           0.014     0.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[14]_i_2__0_n_341
    SLICE_X63Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.608     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X63Y37         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[14]/C
                         clock pessimism             -0.097     0.676    
    SLICE_X63Y37         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[2]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         3.200       0.757      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         3.200       1.950      DSP48E2_X14Y16      u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         3.200       1.950      DSP48E2_X15Y16      u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X75Y36        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X76Y38        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.112       0.770      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.179       0.826      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_3
  To Clock:  rxoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[3]
  To Clock:  rxoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.294ns (29.138%)  route 0.715ns (70.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.494 - 3.200 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.109ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.093ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.134     1.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.648 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.295     1.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X72Y52         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     2.120 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.420     2.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.965     4.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.146     4.640    
                         clock uncertainty           -0.035     4.605    
    SLICE_X73Y53         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     4.558    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.558    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.294ns (29.138%)  route 0.715ns (70.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.494 - 3.200 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.109ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.093ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.134     1.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.648 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.295     1.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X72Y52         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     2.120 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.420     2.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.965     4.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.146     4.640    
                         clock uncertainty           -0.035     4.605    
    SLICE_X73Y53         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     4.558    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.558    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.294ns (29.138%)  route 0.715ns (70.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.494 - 3.200 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.109ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.093ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.134     1.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.648 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.295     1.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X72Y52         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     2.120 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.420     2.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.965     4.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.146     4.640    
                         clock uncertainty           -0.035     4.605    
    SLICE_X73Y53         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     4.558    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.558    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.639ns (58.624%)  route 0.451ns (41.376%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.494 - 3.200 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.109ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.093ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.135     1.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.647 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.386     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.383 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.584 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.965     4.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.147     4.641    
                         clock uncertainty           -0.035     4.605    
    SLICE_X73Y53         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.603ns (57.048%)  route 0.454ns (42.952%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.496 - 3.200 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.109ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.093ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.135     1.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.647 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.386     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.383 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     2.548 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.967     4.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.146     4.642    
                         clock uncertainty           -0.035     4.607    
    SLICE_X73Y53         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.606ns (57.495%)  route 0.448ns (42.505%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.494 - 3.200 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.109ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.093ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.135     1.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.647 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.386     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.383 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     2.551 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.035     2.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.965     4.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.147     4.641    
                         clock uncertainty           -0.035     4.605    
    SLICE_X73Y53         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.665    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.601ns (57.075%)  route 0.452ns (42.925%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 4.494 - 3.200 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.109ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.093ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.135     1.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.647 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.386     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.383 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     2.546 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     2.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[15]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.965     4.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.147     4.641    
                         clock uncertainty           -0.035     4.605    
    SLICE_X73Y53         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.665    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.598ns (56.844%)  route 0.454ns (43.156%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.496 - 3.200 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.109ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.093ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.135     1.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.647 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.386     2.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     2.383 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.543 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     2.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.967     4.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.146     4.642    
                         clock uncertainty           -0.035     4.607    
    SLICE_X73Y53         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.665    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.294ns (31.613%)  route 0.636ns (68.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.496 - 3.200 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.109ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.093ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.134     1.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.648 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.295     1.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X72Y52         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     2.120 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.341     2.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.967     4.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.146     4.642    
                         clock uncertainty           -0.035     4.607    
    SLICE_X73Y53         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     4.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.560    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_o[3] rise@3.200ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.294ns (31.613%)  route 0.636ns (68.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.496 - 3.200 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.109ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.093ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.134     1.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.648 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.295     1.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X72Y52         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     2.120 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.341     2.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.967     4.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.146     4.642    
                         clock uncertainty           -0.035     4.607    
    SLICE_X73Y53         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     4.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.560    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  2.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.509ns (routing 0.059ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.509     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.676 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.039     0.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X72Y52         LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     0.755 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     0.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X72Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X72Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.144     0.632    
    SLICE_X72Y52         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.500ns (routing 0.059ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.075ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.500     0.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.051     0.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[9]
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.750 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.595     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.137     0.623    
    SLICE_X73Y53         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.506ns (routing 0.059ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.075ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.506     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.673 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     0.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[5]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.756 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.607     0.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.144     0.628    
    SLICE_X73Y52         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.498ns (routing 0.059ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.075ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.498     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     0.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[13]
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.748 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.592     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.137     0.620    
    SLICE_X73Y53         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.500ns (routing 0.059ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.075ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.500     0.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[10]
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.749 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.595     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.137     0.623    
    SLICE_X73Y53         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.508ns (routing 0.059ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.075ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.508     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[2]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.757 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.610     0.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.144     0.631    
    SLICE_X73Y52         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.500ns (routing 0.059ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.075ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.500     0.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     0.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[12]
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.749 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.763    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.595     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.137     0.623    
    SLICE_X73Y53         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.508ns (routing 0.059ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.075ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.508     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[4]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.757 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.771    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.610     0.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.144     0.631    
    SLICE_X73Y52         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.506ns (routing 0.059ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.075ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.506     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.673 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.053     0.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[6]
    SLICE_X73Y52         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.759 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[6]
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.607     0.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.144     0.628    
    SLICE_X73Y52         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.498ns (routing 0.059ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.075ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.498     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.053     0.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[14]
    SLICE_X73Y53         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y19        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.592     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.137     0.620    
    SLICE_X73Y53         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[3]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y52        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y52        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y52        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y52        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y52        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y52        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y52        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y53        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.181       0.335      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.116       0.403      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i__0[3]
  To Clock:  rxusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 1.158ns (48.574%)  route 1.226ns (51.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 4.350 - 3.200 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.109ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.824     1.221    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      1.158     2.379 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[6]
                         net (fo=1, routed)           1.226     3.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[6]
    SLICE_X82Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.821     4.350    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X82Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
                         clock pessimism              0.093     4.443    
                         clock uncertainty           -0.035     4.408    
    SLICE_X82Y51         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.467    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.894ns (41.523%)  route 1.259ns (58.477%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.942ns (routing 0.109ns, distribution 0.833ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.942     1.339    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.457 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/Q
                         net (fo=3, routed)           1.008     2.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[4]
    SLICE_X80Y52         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     2.652 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_7/O
                         net (fo=1, routed)           0.000     2.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_7_n_341
    SLICE_X80Y52         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     2.995 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.027     3.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X80Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     3.136 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=1, routed)           0.197     3.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X80Y51         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.132     3.465 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.027     3.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X80Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.811     4.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X80Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.093     4.433    
                         clock uncertainty           -0.035     4.398    
    SLICE_X80Y51         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.457    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.708ns (36.252%)  route 1.245ns (63.748%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 4.536 - 3.200 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.128ns (routing 0.109ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.093ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.128     1.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.479     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X65Y51         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.206     2.327 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=60, routed)          0.344     2.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/pat_id_r1_reg[4]
    SLICE_X66Y50         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.212     2.883 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/data_o[36]_i_4/O
                         net (fo=2, routed)           0.393     3.276    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/div10.data_o_reg[16]
    SLICE_X63Y49         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     3.449 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[16]_i_1__5/O
                         net (fo=1, routed)           0.029     3.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[16]
    SLICE_X63Y49         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.007     4.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X63Y49         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/C
                         clock pessimism              0.083     4.619    
                         clock uncertainty           -0.035     4.584    
    SLICE_X63Y49         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          4.643    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.631ns (32.779%)  route 1.294ns (67.221%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 4.527 - 3.200 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.144ns (routing 0.109ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.093ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.144     1.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X70Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.657 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.378     2.035    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X65Y51         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.228 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.547     2.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[2]
    SLICE_X62Y45         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     2.909 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[13]_i_2__0/O
                         net (fo=1, routed)           0.342     3.251    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[13]_i_2__0_n_341
    SLICE_X65Y47         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     3.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[13]_i_1__5/O
                         net (fo=1, routed)           0.027     3.466    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[13]
    SLICE_X65Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.998     4.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X65Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[13]/C
                         clock pessimism              0.083     4.610    
                         clock uncertainty           -0.035     4.575    
    SLICE_X65Y47         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          4.634    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.571ns (30.005%)  route 1.332ns (69.995%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 4.537 - 3.200 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.128ns (routing 0.109ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.093ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.128     1.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.479     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X65Y51         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.206     2.327 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=60, routed)          0.519     2.846    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[4]_2
    SLICE_X63Y43         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     2.978 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[2]_i_2__0/O
                         net (fo=1, routed)           0.308     3.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[2]_i_2__0_n_341
    SLICE_X63Y50         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.402 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[2]_i_1__6/O
                         net (fo=1, routed)           0.026     3.428    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[2]
    SLICE_X63Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.008     4.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X63Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[2]/C
                         clock pessimism              0.083     4.620    
                         clock uncertainty           -0.035     4.585    
    SLICE_X63Y50         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          4.643    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.585ns (30.887%)  route 1.309ns (69.113%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 4.534 - 3.200 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.128ns (routing 0.109ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.093ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.128     1.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.479     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X65Y51         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.206     2.327 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=60, routed)          0.518     2.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[4]_2
    SLICE_X63Y43         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.131     2.976 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[7]_i_2__0/O
                         net (fo=1, routed)           0.289     3.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[7]_i_2__0_n_341
    SLICE_X63Y48         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.396 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[7]_i_1__6/O
                         net (fo=1, routed)           0.023     3.419    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[7]
    SLICE_X63Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.005     4.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X63Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[7]/C
                         clock pessimism              0.083     4.617    
                         clock uncertainty           -0.035     4.582    
    SLICE_X63Y48         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                          4.642    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.614ns (32.905%)  route 1.252ns (67.095%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.532 - 3.200 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.128ns (routing 0.109ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.093ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.128     1.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     1.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=15, routed)          0.479     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[2]
    SLICE_X65Y51         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.206     2.327 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=60, routed)          0.486     2.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[4]_2
    SLICE_X64Y44         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.115     2.928 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[15]_i_2__0/O
                         net (fo=1, routed)           0.257     3.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[15]_i_2__0_n_341
    SLICE_X64Y48         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.361 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[15]_i_1__5/O
                         net (fo=1, routed)           0.030     3.391    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[15]
    SLICE_X64Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.003     4.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X64Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[15]/C
                         clock pessimism              0.083     4.615    
                         clock uncertainty           -0.035     4.580    
    SLICE_X64Y48         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                          4.639    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.636ns (35.255%)  route 1.168ns (64.745%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 4.532 - 3.200 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.144ns (routing 0.109ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.093ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.144     1.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X70Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     1.657 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=15, routed)          0.378     2.035    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X65Y51         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     2.228 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_8/O
                         net (fo=60, routed)          0.468     2.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/pat_id_r1_reg[2]
    SLICE_X64Y45         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     2.888 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[12]_i_2__0/O
                         net (fo=1, routed)           0.295     3.183    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[12]_i_2__0_n_341
    SLICE_X64Y50         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     3.318 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[12]_i_1__5/O
                         net (fo=1, routed)           0.027     3.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[12]
    SLICE_X64Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.003     4.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X64Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[12]/C
                         clock pessimism              0.083     4.615    
                         clock uncertainty           -0.035     4.580    
    SLICE_X64Y50         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          4.639    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.229ns (13.647%)  route 1.449ns (86.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 4.513 - 3.200 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.144ns (routing 0.109ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.144     1.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X70Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.655 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=15, routed)          0.802     2.457    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/Q[3]
    SLICE_X65Y49         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     2.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_1/O
                         net (fo=31, routed)          0.647     3.219    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_341
    SLICE_X66Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.984     4.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X66Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/C
                         clock pessimism              0.083     4.596    
                         clock uncertainty           -0.035     4.561    
    SLICE_X66Y44         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     4.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                          4.514    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxusrclk2_i__0[3] rise@3.200ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.229ns (13.647%)  route 1.449ns (86.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 4.513 - 3.200 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.144ns (routing 0.109ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.144     1.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X70Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.655 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=15, routed)          0.802     2.457    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/Q[3]
    SLICE_X65Y49         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     2.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_1/O
                         net (fo=31, routed)          0.647     3.219    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_1_n_341
    SLICE_X66Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.984     4.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X66Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[22]/C
                         clock pessimism              0.083     4.596    
                         clock uncertainty           -0.035     4.561    
    SLICE_X66Y44         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     4.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                          4.514    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  1.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/seed_r_reg/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.525ns (routing 0.059ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.075ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.525     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/rx_clk_i
    SLICE_X65Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/seed_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/seed_r_reg/Q
                         net (fo=3, routed)           0.110     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/D[0]
    SLICE_X66Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.611     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/rx_clk_i
    SLICE_X66Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/data_o_reg[21]/C
                         clock pessimism             -0.064     0.712    
    SLICE_X66Y50         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.531ns (routing 0.059ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.628ns (routing 0.075ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.531     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X63Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.697 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[11]/Q
                         net (fo=12, routed)          0.082     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in12_in
    SLICE_X64Y50         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.031     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[9]_i_1__2/O
                         net (fo=1, routed)           0.012     0.822    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[9]_i_1__2_n_341
    SLICE_X64Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.628     0.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X64Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[9]/C
                         clock pessimism             -0.064     0.729    
    SLICE_X64Y50         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.104ns (18.407%)  route 0.461ns (81.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.811ns (routing 0.093ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.109ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.811     1.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X80Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     1.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[12]/Q
                         net (fo=2, routed)           0.461     1.705    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[12]
    SLICE_X71Y51         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         1.110     1.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y51         SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
                         clock pessimism             -0.085     1.422    
    SLICE_X71Y51         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.516ns (routing 0.059ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.615ns (routing 0.075ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.516     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y54         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[36]/Q
                         net (fo=1, routed)           0.070     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[36]
    SLICE_X69Y53         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.015     0.768 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[36]_i_1/O
                         net (fo=1, routed)           0.012     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[36]_i_1_n_341
    SLICE_X69Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.615     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[36]/C
                         clock pessimism             -0.097     0.683    
    SLICE_X69Y53         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/ones_cnt_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.516ns (routing 0.059ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.615ns (routing 0.075ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.516     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X70Y52         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_reg[2]/Q
                         net (fo=2, routed)           0.097     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count[2]
    SLICE_X70Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/ones_cnt_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.615     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X70Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/ones_cnt_o_reg[2]/C
                         clock pessimism             -0.097     0.683    
    SLICE_X70Y53         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/ones_cnt_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X78Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[31]/Q
                         net (fo=1, routed)           0.099     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[31]
    SLICE_X77Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X77Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/C
                         clock pessimism             -0.069     0.588    
    SLICE_X77Y53         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.094ns (50.267%)  route 0.093ns (49.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.525ns (routing 0.059ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.630ns (routing 0.075ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.525     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X64Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.692 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[11]/Q
                         net (fo=4, routed)           0.081     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in23_in
    SLICE_X63Y44         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.045     0.818 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[20]_i_1__2/O
                         net (fo=1, routed)           0.012     0.830    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[20]_i_1__2_n_341
    SLICE_X63Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.630     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X63Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[20]/C
                         clock pessimism             -0.064     0.731    
    SLICE_X63Y44         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.093ns (49.733%)  route 0.094ns (50.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.524ns (routing 0.059ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.629ns (routing 0.075ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.524     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X65Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[24]/Q
                         net (fo=6, routed)           0.082     0.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in2_in
    SLICE_X63Y43         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.817 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[31]_i_1__5/O
                         net (fo=1, routed)           0.012     0.829    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/i_8
    SLICE_X63Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.629     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X63Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[31]/C
                         clock pessimism             -0.064     0.730    
    SLICE_X63Y43         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.095ns (49.223%)  route 0.098ns (50.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.524ns (routing 0.059ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.075ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.524     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X64Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.691 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[18]/Q
                         net (fo=2, routed)           0.082     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/seed_r1_reg[22][18]
    SLICE_X62Y44         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.046     0.819 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[18]_i_1__1/O
                         net (fo=1, routed)           0.016     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[18]_i_1__1_n_341
    SLICE_X62Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.634     0.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X62Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/C
                         clock pessimism             -0.064     0.735    
    SLICE_X62Y44         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.101ns (66.447%)  route 0.051ns (33.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.534ns (routing 0.059ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.075ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.534     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X62Y51         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.701 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[6]/Q
                         net (fo=12, routed)          0.035     0.736    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in2_in
    SLICE_X62Y50         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.052     0.788 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[37]_i_1__3/O
                         net (fo=1, routed)           0.016     0.804    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/i_2
    SLICE_X62Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=758, routed)         0.637     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X62Y50         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[37]/C
                         clock pessimism             -0.098     0.704    
    SLICE_X62Y50         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i__0[3]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         3.200       0.757      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         3.200       1.950      DSP48E2_X14Y22      u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         3.200       1.950      DSP48E2_X15Y22      u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         3.200       2.084      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         1.600       1.042      SLICE_X71Y51        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.110       0.772      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.172       0.833      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o
  To Clock:  txoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y22  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y21  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[0]
  To Clock:  txoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.639ns (57.933%)  route 0.464ns (42.067%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 4.354 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.093ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.466 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.399     1.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     2.416 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.825     4.354    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.137     4.491    
                         clock uncertainty           -0.035     4.456    
    SLICE_X79Y2          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.515    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.603ns (56.355%)  route 0.467ns (43.645%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 4.355 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.093ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.466 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.399     1.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     2.380 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.421    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.826     4.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.137     4.492    
                         clock uncertainty           -0.035     4.457    
    SLICE_X79Y2          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.516    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.606ns (56.742%)  route 0.462ns (43.258%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 4.354 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.093ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.466 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.399     1.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     2.383 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.036     2.419    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.825     4.354    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.137     4.491    
                         clock uncertainty           -0.035     4.456    
    SLICE_X79Y2          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.516    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.598ns (56.150%)  route 0.467ns (43.850%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 4.355 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.093ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.466 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.399     1.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.375 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     2.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.826     4.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.137     4.492    
                         clock uncertainty           -0.035     4.457    
    SLICE_X79Y2          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.515    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.601ns (56.379%)  route 0.465ns (43.621%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 4.354 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.093ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.466 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.399     1.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     2.417    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[15]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.825     4.354    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.137     4.491    
                         clock uncertainty           -0.035     4.456    
    SLICE_X79Y2          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     4.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.516    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.564ns (54.917%)  route 0.463ns (45.083%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 4.355 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.093ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.466 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.399     1.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     2.341 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.037     2.378    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.826     4.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.137     4.492    
                         clock uncertainty           -0.035     4.457    
    SLICE_X79Y2          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.516    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.554ns (54.154%)  route 0.469ns (45.846%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 4.355 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.093ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.466 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.399     1.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.215 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     2.331 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.043     2.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[11]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.826     4.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.137     4.492    
                         clock uncertainty           -0.035     4.457    
    SLICE_X79Y2          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.516    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.191ns (21.929%)  route 0.680ns (78.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 4.348 - 3.200 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y3          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.455 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.303     1.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X79Y3          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.073     1.831 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.377     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.819     4.348    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.138     4.486    
                         clock uncertainty           -0.035     4.451    
    SLICE_X79Y1          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     4.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.404    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.191ns (21.929%)  route 0.680ns (78.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 4.348 - 3.200 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y3          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.455 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.303     1.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X79Y3          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.073     1.831 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.377     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.819     4.348    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.138     4.486    
                         clock uncertainty           -0.035     4.451    
    SLICE_X79Y1          FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     4.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.404    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[0] rise@3.200ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.191ns (21.929%)  route 0.680ns (78.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 4.348 - 3.200 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y3          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.455 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.303     1.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X79Y3          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.073     1.831 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.377     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.819     4.348    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.138     4.486    
                         clock uncertainty           -0.035     4.451    
    SLICE_X79Y1          FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     4.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.404    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                  2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.419     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y3          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.586 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.038     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X79Y3          LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.016     0.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X79Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.501     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.124     0.542    
    SLICE_X79Y3          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.427ns (routing 0.059ns, distribution 0.368ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.075ns, distribution 0.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.427     0.545    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.594 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[9]
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.518     0.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.133     0.550    
    SLICE_X79Y2          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.606    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.426ns (routing 0.059ns, distribution 0.367ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.426     0.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.593 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[13]
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.678 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.516     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.133     0.548    
    SLICE_X79Y2          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.423ns (routing 0.059ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.075ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.423     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.590 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[5]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.508     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.128     0.545    
    SLICE_X79Y1          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.427ns (routing 0.059ns, distribution 0.368ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.075ns, distribution 0.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.427     0.545    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.594 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[10]
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.518     0.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.133     0.550    
    SLICE_X79Y2          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.606    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.424ns (routing 0.059ns, distribution 0.365ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.424     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.591 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[2]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.676 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.128     0.547    
    SLICE_X79Y1          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.603    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.427ns (routing 0.059ns, distribution 0.368ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.075ns, distribution 0.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.427     0.545    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.594 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[12]
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.518     0.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.133     0.550    
    SLICE_X79Y2          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.606    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.424ns (routing 0.059ns, distribution 0.365ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.424     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.591 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[4]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.677 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.128     0.547    
    SLICE_X79Y1          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.603    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.426ns (routing 0.059ns, distribution 0.367ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.426     0.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.593 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[14]
    SLICE_X79Y2          CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.683 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.516     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y2          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.133     0.548    
    SLICE_X79Y2          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.423ns (routing 0.059ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.075ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.423     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y1          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.590 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[6]
    SLICE_X79Y1          CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[6]
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y22        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.508     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X79Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.128     0.545    
    SLICE_X79Y1          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X79Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.190       0.326      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.126       0.394      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[0]
  To Clock:  txusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.491ns (19.038%)  route 2.088ns (80.962%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.343 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.696     2.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y0          LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     2.320 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.738     3.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]_0
    SLICE_X84Y2          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.072     3.130 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2/O
                         net (fo=1, routed)           0.627     3.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2_n_341
    SLICE_X90Y1          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.872 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.027     3.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X90Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.814     4.343    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y1          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism              0.092     4.435    
                         clock uncertainty           -0.035     4.400    
    SLICE_X90Y1          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.459    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.459    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.461ns (18.323%)  route 2.055ns (81.677%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 4.349 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.696     2.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y0          LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     2.320 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.695     3.015    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]_0
    SLICE_X85Y3          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     3.131 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2/O
                         net (fo=1, routed)           0.637     3.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2_n_341
    SLICE_X90Y5          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     3.809 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_1/O
                         net (fo=1, routed)           0.027     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[34]
    SLICE_X90Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.820     4.349    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
                         clock pessimism              0.092     4.441    
                         clock uncertainty           -0.035     4.406    
    SLICE_X90Y5          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]
  -------------------------------------------------------------------
                         required time                          4.465    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.506ns (20.135%)  route 2.007ns (79.865%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 4.349 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.696     2.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y0          LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     2.320 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.712     3.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]_0
    SLICE_X85Y5          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.132     3.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2/O
                         net (fo=1, routed)           0.570     3.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2_n_341
    SLICE_X90Y4          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     3.804 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.029     3.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.820     4.349    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism              0.092     4.441    
                         clock uncertainty           -0.035     4.406    
    SLICE_X90Y4          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                          4.465    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.506ns (20.411%)  route 1.973ns (79.589%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 4.345 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.696     2.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y0          LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     2.320 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.711     3.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]_0
    SLICE_X85Y5          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     3.162 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2/O
                         net (fo=1, routed)           0.539     3.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2_n_341
    SLICE_X89Y4          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.772 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_1/O
                         net (fo=1, routed)           0.027     3.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[38]
    SLICE_X89Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.816     4.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/C
                         clock pessimism              0.092     4.437    
                         clock uncertainty           -0.035     4.402    
    SLICE_X89Y4          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.405ns (16.653%)  route 2.027ns (83.347%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 4.345 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.633     2.067    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X89Y4          LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.772     2.989    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X85Y4          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     3.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_2/O
                         net (fo=1, routed)           0.593     3.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_2_n_341
    SLICE_X89Y5          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     3.723 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_1/O
                         net (fo=1, routed)           0.029     3.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[31]
    SLICE_X89Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.816     4.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
                         clock pessimism              0.092     4.437    
                         clock uncertainty           -0.035     4.402    
    SLICE_X89Y5          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.407ns (16.832%)  route 2.011ns (83.168%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 4.333 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.633     2.067    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X89Y4          LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.846     3.063    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X85Y0          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.135 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[24]_i_2/O
                         net (fo=1, routed)           0.509     3.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[24]_i_2_n_341
    SLICE_X88Y0          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.715 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[24]_i_1/O
                         net (fo=1, routed)           0.023     3.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[24]
    SLICE_X88Y0          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.804     4.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y0          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/C
                         clock pessimism              0.092     4.425    
                         clock uncertainty           -0.035     4.390    
    SLICE_X88Y0          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.459ns (19.318%)  route 1.917ns (80.682%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 4.349 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.696     2.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y0          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     2.302 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_4/O
                         net (fo=10, routed)          0.615     2.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_0
    SLICE_X85Y2          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     3.049 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2/O
                         net (fo=1, routed)           0.579     3.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2_n_341
    SLICE_X90Y4          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     3.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.027     3.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.820     4.349    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism              0.092     4.441    
                         clock uncertainty           -0.035     4.406    
    SLICE_X90Y4          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                          4.465    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.535ns (22.718%)  route 1.820ns (77.282%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 4.335 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.093ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.696     2.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y0          LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     2.320 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.713     3.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]_0
    SLICE_X84Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     3.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_2/O
                         net (fo=1, routed)           0.382     3.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_2_n_341
    SLICE_X86Y3          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_1/O
                         net (fo=1, routed)           0.029     3.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[18]
    SLICE_X86Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.806     4.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
                         clock pessimism              0.137     4.472    
                         clock uncertainty           -0.035     4.437    
    SLICE_X86Y3          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                          4.496    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.563ns (24.393%)  route 1.745ns (75.607%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 4.345 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.696     2.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X88Y0          LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.190     2.320 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.501     2.821    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[4]_0
    SLICE_X86Y0          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     3.010 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2/O
                         net (fo=1, routed)           0.519     3.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2_n_341
    SLICE_X89Y3          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     3.599 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_1/O
                         net (fo=1, routed)           0.029     3.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[12]
    SLICE_X89Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.816     4.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
                         clock pessimism              0.092     4.437    
                         clock uncertainty           -0.035     4.402    
    SLICE_X89Y3          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.461    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[0] rise@3.200ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.489ns (21.772%)  route 1.757ns (78.228%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 4.333 - 3.200 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.109ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.923     1.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.633     2.067    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X89Y4          LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     2.217 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.775     2.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X85Y2          LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.177 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2/O
                         net (fo=1, routed)           0.322     3.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2_n_341
    SLICE_X86Y3          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.539 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_1/O
                         net (fo=1, routed)           0.027     3.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[26]
    SLICE_X86Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.804     4.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
                         clock pessimism              0.137     4.470    
                         clock uncertainty           -0.035     4.435    
    SLICE_X86Y3          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                          4.495    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  0.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.412     0.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X88Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y3          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/Q
                         net (fo=41, routed)          0.080     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2
    SLICE_X90Y3          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.030     0.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[5]_i_1/O
                         net (fo=1, routed)           0.012     0.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[5]_i_1_n_341
    SLICE_X90Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X90Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[5]/C
                         clock pessimism             -0.069     0.609    
    SLICE_X90Y3          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X85Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.589 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[37]/Q
                         net (fo=1, routed)           0.035     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[28]
    SLICE_X85Y3          LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     0.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_1/O
                         net (fo=1, routed)           0.015     0.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[37]
    SLICE_X85Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.516     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X85Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                         clock pessimism             -0.100     0.581    
    SLICE_X85Y3          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.419     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y4          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[32]/Q
                         net (fo=1, routed)           0.034     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[6]
    SLICE_X90Y4          LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.016     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism             -0.100     0.578    
    SLICE_X90Y4          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.063ns (57.798%)  route 0.046ns (42.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.075ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.412     0.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y3          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/Q
                         net (fo=1, routed)           0.032     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[26]
    SLICE_X86Y3          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     0.625 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[26]_i_1/O
                         net (fo=1, routed)           0.014     0.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[26]_i_1_n_341
    SLICE_X86Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.495     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X86Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]/C
                         clock pessimism             -0.126     0.534    
    SLICE_X86Y3          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X90Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y3          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[11]/Q
                         net (fo=4, routed)           0.037     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_in10_in
    SLICE_X90Y3          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     0.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[15]_i_1/O
                         net (fo=2, routed)           0.015     0.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/i_15
    SLICE_X90Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X90Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[24]/C
                         clock pessimism             -0.099     0.579    
    SLICE_X90Y3          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.424ns (routing 0.059ns, distribution 0.365ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.424     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X85Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y4          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.591 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/Q
                         net (fo=1, routed)           0.032     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[35]
    SLICE_X85Y4          LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     0.638 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1/O
                         net (fo=1, routed)           0.016     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1_n_341
    SLICE_X85Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.516     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X85Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/C
                         clock pessimism             -0.134     0.547    
    SLICE_X85Y4          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.603    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/txusrclk2_i
    SLICE_X77Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.037     0.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X77Y5          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.629 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.012     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/p_0_in__10[0]
    SLICE_X77Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.489     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/txusrclk2_i
    SLICE_X77Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.122     0.532    
    SLICE_X77Y5          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.412     0.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X88Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y5          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.579 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/Q
                         net (fo=41, routed)          0.076     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/forward_i
    SLICE_X88Y4          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.015     0.670 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[30]_i_1/O
                         net (fo=1, routed)           0.012     0.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[30]_i_1_n_341
    SLICE_X88Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.496     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X88Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[30]/C
                         clock pessimism             -0.088     0.573    
    SLICE_X88Y4          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.100ns (66.225%)  route 0.051ns (33.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.419     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y4          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.585 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[36]/Q
                         net (fo=1, routed)           0.035     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[8]
    SLICE_X90Y4          LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.052     0.672 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.016     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism             -0.100     0.578    
    SLICE_X90Y4          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.408ns (routing 0.059ns, distribution 0.349ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.075ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.408     0.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/Q
                         net (fo=18, routed)          0.036     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg_n_341_[0]
    SLICE_X86Y5          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.625 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.016     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs[0]_i_1_n_341
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.487     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X86Y5          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
                         clock pessimism             -0.122     0.530    
    SLICE_X86Y5          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         3.200       0.757      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y10        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X88Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X86Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X89Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X89Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X88Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X86Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y1         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X85Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X88Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X86Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X88Y3         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X88Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X88Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y2         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X88Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X88Y4         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X87Y5         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.166       0.409      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.105       0.809      GTHE3_CHANNEL_X0Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_1
  To Clock:  txoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y23  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[1]
  To Clock:  txoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.667ns (53.877%)  route 0.571ns (46.123%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 4.498 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.093ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.631 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.516 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.717 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.969     4.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.166     4.664    
                         clock uncertainty           -0.035     4.628    
    SLICE_X73Y23         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.631ns (52.365%)  route 0.574ns (47.635%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 4.500 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.093ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.631 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.516 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     2.681 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.971     4.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.165     4.665    
                         clock uncertainty           -0.035     4.630    
    SLICE_X73Y23         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.689    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.634ns (52.745%)  route 0.568ns (47.255%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 4.498 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.093ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.631 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.516 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     2.684 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.035     2.719    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.969     4.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.166     4.664    
                         clock uncertainty           -0.035     4.628    
    SLICE_X73Y23         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.688    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.629ns (52.373%)  route 0.572ns (47.627%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 4.498 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.093ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.631 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.516 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     2.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     2.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[15]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.969     4.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.166     4.664    
                         clock uncertainty           -0.035     4.628    
    SLICE_X73Y23         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.688    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.626ns (52.167%)  route 0.574ns (47.833%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 4.500 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.093ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.631 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.516 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.676 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     2.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.971     4.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.165     4.665    
                         clock uncertainty           -0.035     4.630    
    SLICE_X73Y23         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.688    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.592ns (50.947%)  route 0.570ns (49.053%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 4.500 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.093ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.631 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.516 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.037     2.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.971     4.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.165     4.665    
                         clock uncertainty           -0.035     4.630    
    SLICE_X73Y23         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.689    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.582ns (50.259%)  route 0.576ns (49.741%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 4.500 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.093ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.631 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.516 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     2.632 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.043     2.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[11]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.971     4.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.165     4.665    
                         clock uncertainty           -0.035     4.630    
    SLICE_X73Y23         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.689    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.293ns (29.418%)  route 0.703ns (70.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 4.493 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.633 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.414     2.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X72Y23         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.224 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.289     2.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.964     4.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.148     4.641    
                         clock uncertainty           -0.035     4.606    
    SLICE_X73Y22         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     4.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.559    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.293ns (29.418%)  route 0.703ns (70.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 4.493 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.633 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.414     2.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X72Y23         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.224 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.289     2.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.964     4.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.148     4.641    
                         clock uncertainty           -0.035     4.606    
    SLICE_X73Y22         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     4.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.559    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[1] rise@3.200ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.293ns (29.418%)  route 0.703ns (70.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 4.493 - 3.200 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.109ns, distribution 1.011ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.120     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.633 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.414     2.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X72Y23         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.224 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.289     2.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.964     4.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.148     4.641    
                         clock uncertainty           -0.035     4.606    
    SLICE_X73Y22         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     4.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.559    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  2.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.498ns (routing 0.059ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.075ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.498     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.665 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.040     0.705    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X72Y23         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.016     0.721 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.012     0.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.595     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.140     0.620    
    SLICE_X72Y23         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.126ns (67.380%)  route 0.061ns (32.620%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.493ns (routing 0.059ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.596ns (routing 0.075ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.493     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.051     0.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[8]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     0.754 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.000     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034     0.788 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.596     0.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.098     0.663    
    SLICE_X73Y23         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.719    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.496ns (routing 0.059ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.593ns (routing 0.075ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.496     0.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y23         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[13]
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.593     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.140     0.618    
    SLICE_X73Y23         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.493ns (routing 0.059ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.075ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.493     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[5]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.586     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.136     0.615    
    SLICE_X73Y22         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.495ns (routing 0.059ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.075ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.495     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.662 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[2]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.589     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.136     0.618    
    SLICE_X73Y22         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.498ns (routing 0.059ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.596ns (routing 0.075ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.498     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y23         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[10]
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.747 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.596     0.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.140     0.621    
    SLICE_X73Y23         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.495ns (routing 0.059ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.075ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.495     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.662 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[4]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.589     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.136     0.618    
    SLICE_X73Y22         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.498ns (routing 0.059ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.596ns (routing 0.075ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.498     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     0.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[12]
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.747 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.596     0.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.140     0.621    
    SLICE_X73Y23         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.496ns (routing 0.059ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.593ns (routing 0.075ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.496     0.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y23         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.053     0.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[14]
    SLICE_X73Y23         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.749 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.593     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y23         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.140     0.618    
    SLICE_X73Y23         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.493ns (routing 0.059ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.075ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.493     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.053     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[6]
    SLICE_X73Y22         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[6]
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.586     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.136     0.615    
    SLICE_X73Y22         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X72Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X73Y22        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDSE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X72Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X73Y23        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.193       0.323      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.125       0.395      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i__0[1]
  To Clock:  txusrclk2_i__0[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.526ns (27.905%)  route 1.359ns (72.095%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 4.322 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.093ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.538     2.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X86Y15         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     2.829 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_2/O
                         net (fo=1, routed)           0.208     3.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_2_n_341
    SLICE_X87Y15         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.169 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_1/O
                         net (fo=1, routed)           0.027     3.196    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[19]
    SLICE_X87Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.793     4.322    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/C
                         clock pessimism              0.092     4.414    
                         clock uncertainty           -0.035     4.379    
    SLICE_X87Y15         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                          4.438    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.566ns (30.512%)  route 1.289ns (69.488%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 4.328 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.451     2.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X86Y17         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.726 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[4]_i_2/O
                         net (fo=1, routed)           0.225     2.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[4]_i_2_n_341
    SLICE_X86Y14         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     3.139 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[4]_i_1/O
                         net (fo=1, routed)           0.027     3.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[4]
    SLICE_X86Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.799     4.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X86Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/C
                         clock pessimism              0.092     4.420    
                         clock uncertainty           -0.035     4.385    
    SLICE_X86Y14         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.444    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.432ns (23.815%)  route 1.382ns (76.185%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 4.326 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.797ns (routing 0.093ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     2.143 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.627     2.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]_0
    SLICE_X87Y16         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.115     2.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[8]_i_2/O
                         net (fo=1, routed)           0.143     3.028    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[8]_i_2_n_341
    SLICE_X87Y14         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.099 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[8]_i_1/O
                         net (fo=1, routed)           0.026     3.125    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[8]
    SLICE_X87Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.797     4.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/C
                         clock pessimism              0.092     4.418    
                         clock uncertainty           -0.035     4.383    
    SLICE_X87Y14         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.465ns (25.805%)  route 1.337ns (74.195%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 4.324 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.795ns (routing 0.093ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.536     2.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X87Y16         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     2.828 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2/O
                         net (fo=1, routed)           0.188     3.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2_n_341
    SLICE_X87Y17         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.086 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_1/O
                         net (fo=1, routed)           0.027     3.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[21]
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.795     4.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/C
                         clock pessimism              0.092     4.416    
                         clock uncertainty           -0.035     4.381    
    SLICE_X87Y17         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                          4.441    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.343ns (18.888%)  route 1.473ns (81.112%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 4.344 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.420     2.580    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X83Y22         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     2.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2/O
                         net (fo=1, routed)           0.438     3.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2_n_341
    SLICE_X84Y14         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.098 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.029     3.127    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X84Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.815     4.344    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X84Y14         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism              0.092     4.436    
                         clock uncertainty           -0.035     4.401    
    SLICE_X84Y14         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.494ns (27.613%)  route 1.295ns (72.387%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 4.330 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.375     2.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X86Y15         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.650 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_2/O
                         net (fo=1, routed)           0.308     2.958    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_2_n_341
    SLICE_X87Y12         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.074 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_1/O
                         net (fo=1, routed)           0.026     3.100    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[11]
    SLICE_X87Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.801     4.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                         clock pessimism              0.092     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X87Y12         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                          4.445    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.614ns (34.321%)  route 1.175ns (65.679%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 4.339 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.339     2.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X82Y19         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     2.675 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2/O
                         net (fo=1, routed)           0.223     2.898    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2_n_341
    SLICE_X85Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.073 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.027     3.100    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X85Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.810     4.339    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X85Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism              0.092     4.431    
                         clock uncertainty           -0.035     4.396    
    SLICE_X85Y19         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.455    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.532ns (30.244%)  route 1.227ns (69.756%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 4.327 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.093ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.237     2.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X82Y15         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.534 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2/O
                         net (fo=1, routed)           0.377     2.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2_n_341
    SLICE_X87Y17         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.043 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_1/O
                         net (fo=1, routed)           0.027     3.070    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[16]
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.798     4.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                         clock pessimism              0.092     4.419    
                         clock uncertainty           -0.035     4.384    
    SLICE_X87Y17         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.532ns (30.663%)  route 1.203ns (69.337%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 4.330 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.297     2.457    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X82Y13         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     2.594 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.294     2.888    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X87Y13         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.020 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.026     3.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X87Y13         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.801     4.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y13         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.092     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X87Y13         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          4.445    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[1] rise@3.200ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.578ns (33.314%)  route 1.157ns (66.686%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 4.342 - 3.200 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.109ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.093ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y22         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=46, routed)          0.586     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X83Y15         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.160 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.415     2.575    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X84Y16         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     2.760 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2/O
                         net (fo=1, routed)           0.127     2.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2_n_341
    SLICE_X84Y16         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.017 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_1/O
                         net (fo=1, routed)           0.029     3.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[12]
    SLICE_X84Y16         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.813     4.342    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X84Y16         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
                         clock pessimism              0.092     4.434    
                         clock uncertainty           -0.035     4.399    
    SLICE_X84Y16         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.078ns (47.853%)  route 0.085ns (52.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.418ns (routing 0.059ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.418     0.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y18         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.584 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/Q
                         net (fo=1, routed)           0.070     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[31]
    SLICE_X84Y18         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.030     0.684 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[31]_i_1/O
                         net (fo=1, routed)           0.015     0.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[31]_i_1_n_341
    SLICE_X84Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.501     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X84Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[31]/C
                         clock pessimism             -0.068     0.598    
    SLICE_X84Y18         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.416ns (routing 0.059ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.075ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.416     0.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X83Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y18         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.583 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[30]/Q
                         net (fo=1, routed)           0.035     0.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_0[5]
    SLICE_X83Y18         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_1/O
                         net (fo=1, routed)           0.015     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[30]
    SLICE_X83Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.509     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X83Y18         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
                         clock pessimism             -0.099     0.575    
    SLICE_X83Y18         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.094ns (66.197%)  route 0.048ns (33.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.414ns (routing 0.059ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.075ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.414     0.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X85Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y19         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/Q
                         net (fo=1, routed)           0.034     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_0[6]
    SLICE_X85Y19         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.045     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.014     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X85Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.502     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X85Y19         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism             -0.097     0.570    
    SLICE_X85Y19         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X86Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y17         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/Q
                         net (fo=5, routed)           0.035     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg_n_341_[0]
    SLICE_X86Y17         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     0.623 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.012     0.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs[0]_i_1_n_341
    SLICE_X86Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.489     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X86Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]/C
                         clock pessimism             -0.125     0.529    
    SLICE_X86Y17         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X83Y13         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[13]/Q
                         net (fo=2, routed)           0.033     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_in25_in
    SLICE_X83Y13         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     0.634 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[25]_i_1/O
                         net (fo=2, routed)           0.014     0.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/i_25
    SLICE_X83Y13         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X83Y13         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[25]/C
                         clock pessimism             -0.133     0.542    
    SLICE_X83Y13         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     0.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.649ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.405ns (routing 0.059ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.075ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.405     0.523    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/Q
                         net (fo=1, routed)           0.032     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[16]
    SLICE_X87Y17         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     0.619 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[16]_i_1/O
                         net (fo=1, routed)           0.016     0.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[16]_i_1_n_341
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.484     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
                         clock pessimism             -0.121     0.528    
    SLICE_X87Y17         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.649ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.075ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X86Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y17         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[16]/Q
                         net (fo=1, routed)           0.071     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_0[3]
    SLICE_X87Y17         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     0.673 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_1/O
                         net (fo=1, routed)           0.016     0.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[16]
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.484     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                         clock pessimism             -0.068     0.581    
    SLICE_X87Y17         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.402ns (routing 0.059ns, distribution 0.343ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.075ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.402     0.520    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X87Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[19]/Q
                         net (fo=1, routed)           0.033     0.602    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[14]
    SLICE_X87Y15         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.617 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_1/O
                         net (fo=1, routed)           0.016     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[19]
    SLICE_X87Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.478     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y15         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/C
                         clock pessimism             -0.118     0.525    
    SLICE_X87Y15         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X86Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y12         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[16]/Q
                         net (fo=5, routed)           0.076     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_in3_in
    SLICE_X87Y12         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     0.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o[6]_i_1__3/O
                         net (fo=1, routed)           0.014     0.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_out[6]
    SLICE_X87Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.486     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X87Y12         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[6]/C
                         clock pessimism             -0.068     0.583    
    SLICE_X87Y12         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.404ns (routing 0.059ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.404     0.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X86Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y17         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.571 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/prbs_reg[4]/Q
                         net (fo=7, routed)           0.036     0.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/p_0_in
    SLICE_X86Y17         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     0.652 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o[10]_i_1__2/O
                         net (fo=1, routed)           0.016     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/i_29
    SLICE_X86Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y17        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.489     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X86Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[10]/C
                         clock pessimism             -0.098     0.556    
    SLICE_X86Y17         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i__0[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         3.200       0.757      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X86Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X84Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X86Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X85Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X87Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X84Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X85Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X85Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X84Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X85Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X87Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X84Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X84Y16        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X85Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X85Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X84Y17        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X87Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X86Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X84Y19        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X87Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X84Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X84Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X83Y17        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X87Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X87Y18        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.161       0.414      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.100       0.814      GTHE3_CHANNEL_X0Y1  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_2
  To Clock:  txoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y4  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[2]
  To Clock:  txoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.639ns (53.473%)  route 0.556ns (46.527%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 4.339 - 3.200 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.935ns (routing 0.109ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.935     1.332    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.447 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.491     1.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X76Y43         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.288 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X76Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     2.489 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.810     4.339    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.137     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X76Y44         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.500    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.309ns (29.014%)  route 0.756ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 4.333 - 3.200 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.924     1.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.327     1.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X76Y46         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     1.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.429     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.804     4.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.137     4.470    
                         clock uncertainty           -0.035     4.435    
    SLICE_X76Y43         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     4.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.388    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.309ns (29.014%)  route 0.756ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 4.333 - 3.200 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.924     1.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.327     1.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X76Y46         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     1.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.429     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.804     4.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.137     4.470    
                         clock uncertainty           -0.035     4.435    
    SLICE_X76Y43         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     4.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.388    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.309ns (29.014%)  route 0.756ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 4.333 - 3.200 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.924     1.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.327     1.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X76Y46         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     1.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.429     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.804     4.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.137     4.470    
                         clock uncertainty           -0.035     4.435    
    SLICE_X76Y43         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     4.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.388    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.309ns (29.014%)  route 0.756ns (70.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 4.333 - 3.200 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.093ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.924     1.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.327     1.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X76Y46         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     1.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.429     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.804     4.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.137     4.470    
                         clock uncertainty           -0.035     4.435    
    SLICE_X76Y43         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     4.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.388    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.309ns (29.096%)  route 0.753ns (70.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 4.334 - 3.200 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.924     1.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.327     1.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X76Y46         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     1.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.426     2.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.805     4.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.137     4.471    
                         clock uncertainty           -0.035     4.436    
    SLICE_X76Y43         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.389    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.309ns (29.096%)  route 0.753ns (70.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 4.334 - 3.200 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.924     1.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.327     1.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X76Y46         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     1.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.426     2.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.805     4.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.137     4.471    
                         clock uncertainty           -0.035     4.436    
    SLICE_X76Y43         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.389    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.309ns (29.096%)  route 0.753ns (70.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 4.334 - 3.200 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.924     1.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.327     1.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X76Y46         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     1.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.426     2.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.805     4.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.137     4.471    
                         clock uncertainty           -0.035     4.436    
    SLICE_X76Y43         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.389    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.309ns (29.096%)  route 0.753ns (70.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 4.334 - 3.200 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.109ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.924     1.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.439 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.327     1.766    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X76Y46         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     1.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.426     2.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.805     4.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.137     4.471    
                         clock uncertainty           -0.035     4.436    
    SLICE_X76Y43         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.389    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[2] rise@3.200ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.603ns (51.893%)  route 0.559ns (48.107%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.935ns (routing 0.109ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.935     1.332    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.447 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.491     1.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[1]
    SLICE_X76Y43         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     2.288 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X76Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     2.453 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.811     4.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.137     4.477    
                         clock uncertainty           -0.035     4.442    
    SLICE_X76Y44         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.501    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  2.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.087ns (65.414%)  route 0.046ns (34.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.075ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.412     0.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X77Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y44         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.578 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.034     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X77Y44         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.039     0.651 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.012     0.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X77Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.499     0.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X77Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.130     0.534    
    SLICE_X77Y44         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.075ns, distribution 0.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.415     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y44         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[9]
    SLICE_X76Y44         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.503     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.130     0.538    
    SLICE_X76Y44         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.414ns (routing 0.059ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.414     0.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[13]
    SLICE_X76Y44         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.501     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.130     0.536    
    SLICE_X76Y44         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.592    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.409ns (routing 0.059ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.409     0.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.576 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[5]
    SLICE_X76Y43         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.661 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.126     0.531    
    SLICE_X76Y43         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.075ns, distribution 0.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.415     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y44         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[10]
    SLICE_X76Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.503     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.130     0.538    
    SLICE_X76Y44         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[2]
    SLICE_X76Y43         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.662 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.126     0.533    
    SLICE_X76Y43         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.075ns, distribution 0.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.415     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[12]
    SLICE_X76Y44         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.668 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.503     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.130     0.538    
    SLICE_X76Y44         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[4]
    SLICE_X76Y43         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.126     0.533    
    SLICE_X76Y43         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.414ns (routing 0.059ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.414     0.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y44         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[14]
    SLICE_X76Y44         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.671 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.501     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y44         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.130     0.536    
    SLICE_X76Y44         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.592    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.409ns (routing 0.059ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.409     0.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.576 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[6]
    SLICE_X76Y43         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[6]
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y4         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.126     0.531    
    SLICE_X76Y43         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[2]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X77Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X76Y43        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X76Y43        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X77Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X77Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y44        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.173       0.343      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.110       0.410      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[2]
  To Clock:  txusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.451ns (17.876%)  route 2.072ns (82.124%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 4.314 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.093ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.629     2.976    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X91Y25         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     3.091 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2/O
                         net (fo=1, routed)           0.638     3.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2_n_341
    SLICE_X87Y30         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     3.799 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_1/O
                         net (fo=1, routed)           0.029     3.828    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[6]
    SLICE_X87Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.785     4.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                         clock pessimism              0.092     4.406    
                         clock uncertainty           -0.035     4.371    
    SLICE_X87Y30         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          4.430    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.521ns (20.480%)  route 2.023ns (79.520%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 4.320 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.093ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.722     3.069    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X91Y26         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     3.254 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2/O
                         net (fo=1, routed)           0.496     3.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2_n_341
    SLICE_X88Y31         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     3.820 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_1/O
                         net (fo=1, routed)           0.029     3.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[34]
    SLICE_X88Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.791     4.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
                         clock pessimism              0.139     4.459    
                         clock uncertainty           -0.035     4.423    
    SLICE_X88Y31         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]
  -------------------------------------------------------------------
                         required time                          4.482    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.513ns (20.677%)  route 1.968ns (79.323%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 4.324 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.795ns (routing 0.093ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.785     3.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X91Y27         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     3.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2/O
                         net (fo=1, routed)           0.380     3.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2_n_341
    SLICE_X89Y30         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.759 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.027     3.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X89Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.795     4.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism              0.092     4.416    
                         clock uncertainty           -0.035     4.381    
    SLICE_X89Y30         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                          4.441    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.421ns (17.454%)  route 1.991ns (82.546%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 4.316 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.093ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.730     3.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X90Y28         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     3.192 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_2/O
                         net (fo=1, routed)           0.456     3.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_2_n_341
    SLICE_X87Y29         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_1/O
                         net (fo=1, routed)           0.029     3.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[30]
    SLICE_X87Y29         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.787     4.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y29         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
                         clock pessimism              0.092     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X87Y29         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.432    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                          4.432    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.568ns (23.946%)  route 1.804ns (76.054%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 4.321 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.708     3.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X91Y26         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     3.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2/O
                         net (fo=1, routed)           0.291     3.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2_n_341
    SLICE_X88Y28         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.648 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.029     3.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X88Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.792     4.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism              0.092     4.413    
                         clock uncertainty           -0.035     4.378    
    SLICE_X88Y28         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.437    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.531ns (22.548%)  route 1.824ns (77.452%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 4.332 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.635     2.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X91Y25         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     3.114 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2/O
                         net (fo=1, routed)           0.378     3.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2_n_341
    SLICE_X90Y31         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.625 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.035     3.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X90Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.803     4.332    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism              0.092     4.424    
                         clock uncertainty           -0.035     4.389    
    SLICE_X90Y31         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.452    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          4.452    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.378ns (16.230%)  route 1.951ns (83.770%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 4.318 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.093ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.727     3.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X90Y26         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.145 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2/O
                         net (fo=1, routed)           0.421     3.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2_n_341
    SLICE_X91Y30         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     3.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_1/O
                         net (fo=1, routed)           0.027     3.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[20]
    SLICE_X91Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.789     4.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/C
                         clock pessimism              0.092     4.410    
                         clock uncertainty           -0.035     4.375    
    SLICE_X91Y30         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.434    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          4.434    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.378ns (16.265%)  route 1.946ns (83.735%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 4.318 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.093ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.721     3.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X90Y26         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.140 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2/O
                         net (fo=1, routed)           0.420     3.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2_n_341
    SLICE_X91Y30         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.600 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.029     3.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X91Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.789     4.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism              0.092     4.410    
                         clock uncertainty           -0.035     4.375    
    SLICE_X91Y30         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.434    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                          4.434    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.571ns (24.794%)  route 1.732ns (75.206%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 4.330 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.734     3.081    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X90Y28         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     3.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2/O
                         net (fo=1, routed)           0.193     3.406    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_2_n_341
    SLICE_X90Y30         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     3.579 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.029     3.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X90Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.801     4.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism              0.092     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X90Y30         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.446    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.446    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i[2] rise@3.200ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.555ns (25.011%)  route 1.664ns (74.989%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 4.328 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y32         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y32         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.422 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=46, routed)          0.776     2.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X87Y25         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.657     3.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X88Y28         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     3.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_2/O
                         net (fo=1, routed)           0.208     3.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_2_n_341
    SLICE_X89Y29         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     3.501 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_1/O
                         net (fo=1, routed)           0.023     3.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[39]
    SLICE_X89Y29         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.799     4.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y29         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/C
                         clock pessimism              0.092     4.420    
                         clock uncertainty           -0.035     4.385    
    SLICE_X89Y29         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     4.444    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.064ns (39.506%)  route 0.098ns (60.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.641ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.393ns (routing 0.059ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.075ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.393     0.511    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y29         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.560 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/Q
                         net (fo=1, routed)           0.083     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[11]
    SLICE_X88Y30         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[11]_i_1/O
                         net (fo=1, routed)           0.015     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[11]_i_1_n_341
    SLICE_X88Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.476     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X88Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
                         clock pessimism             -0.068     0.573    
    SLICE_X88Y30         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.400ns (routing 0.059ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.400     0.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X90Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.567 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/Q
                         net (fo=1, routed)           0.034     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[2]
    SLICE_X90Y30         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.045     0.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.016     0.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X90Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism             -0.098     0.559    
    SLICE_X90Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.093ns (65.493%)  route 0.049ns (34.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.400ns (routing 0.059ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.400     0.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X89Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y30         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.566 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[37]/Q
                         net (fo=1, routed)           0.033     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[28]
    SLICE_X89Y30         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.045     0.644 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_1/O
                         net (fo=1, routed)           0.016     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[37]
    SLICE_X89Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.489     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                         clock pessimism             -0.098     0.556    
    SLICE_X89Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.094ns (65.734%)  route 0.049ns (34.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.400ns (routing 0.059ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.400     0.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X89Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y30         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.567 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[33]/Q
                         net (fo=1, routed)           0.033     0.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[26]
    SLICE_X89Y30         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     0.645 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.016     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X89Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.489     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism             -0.098     0.556    
    SLICE_X89Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.638ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.393ns (routing 0.059ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.075ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.393     0.511    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X87Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.560 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[6]/Q
                         net (fo=1, routed)           0.032     0.592    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[6]
    SLICE_X87Y30         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     0.607 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_1/O
                         net (fo=1, routed)           0.016     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[6]
    SLICE_X87Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.473     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X87Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                         clock pessimism             -0.122     0.516    
    SLICE_X87Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.403     0.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X89Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[25]/Q
                         net (fo=1, routed)           0.033     0.603    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[20]
    SLICE_X89Y31         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.618 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_1/O
                         net (fo=1, routed)           0.016     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[25]
    SLICE_X89Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.491     0.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/C
                         clock pessimism             -0.130     0.526    
    SLICE_X89Y31         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.404ns (routing 0.059ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.404     0.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y31         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.571 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/Q
                         net (fo=1, routed)           0.034     0.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[0]
    SLICE_X90Y31         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.620 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[0]_i_1/O
                         net (fo=1, routed)           0.015     0.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[0]_i_1_n_341
    SLICE_X90Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X90Y31         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
                         clock pessimism             -0.132     0.527    
    SLICE_X90Y31         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.583    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.642ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.075ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.395     0.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X88Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y28         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.562 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/Q
                         net (fo=18, routed)          0.035     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg_n_341_[0]
    SLICE_X88Y28         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.612 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.015     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs[0]_i_1_n_341
    SLICE_X88Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.477     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X88Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]/C
                         clock pessimism             -0.124     0.518    
    SLICE_X88Y28         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.094ns (64.828%)  route 0.051ns (35.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.402ns (routing 0.059ns, distribution 0.343ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.402     0.520    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X90Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[35]/Q
                         net (fo=1, routed)           0.035     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[27]
    SLICE_X90Y30         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.045     0.649 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.016     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X90Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.489     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y30         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism             -0.098     0.556    
    SLICE_X90Y30         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.094ns (64.828%)  route 0.051ns (35.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.403     0.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X90Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y28         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[2]/Q
                         net (fo=1, routed)           0.035     0.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[2]
    SLICE_X90Y28         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.045     0.650 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_1/O
                         net (fo=1, routed)           0.016     0.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[2]
    SLICE_X90Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.490     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y28         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                         clock pessimism             -0.098     0.557    
    SLICE_X90Y28         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[2]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         3.200       0.757      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X92Y29        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X92Y29        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y31        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X89Y32        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X88Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X87Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X91Y29        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X91Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y31        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y31        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y31        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y31        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X87Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X87Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y32        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y32        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X88Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X91Y29        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y31        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y31        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X91Y29        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y28        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X91Y30        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.178       0.397      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.115       0.799      GTHE3_CHANNEL_X0Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_3
  To Clock:  txoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y7  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         3.200       1.821      BUFG_GT_X0Y6  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[3]
  To Clock:  txoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.670ns (61.808%)  route 0.414ns (38.192%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.503 - 3.200 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.109ns, distribution 0.995ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.104     1.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     1.618 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.349     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X74Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.346 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X74Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.547 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.974     4.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.086     4.589    
                         clock uncertainty           -0.035     4.554    
    SLICE_X74Y56         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.613    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.634ns (60.324%)  route 0.417ns (39.677%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 4.505 - 3.200 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.109ns, distribution 0.995ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.093ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.104     1.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     1.618 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.349     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X74Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.346 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X74Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     2.511 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.976     4.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.086     4.591    
                         clock uncertainty           -0.035     4.556    
    SLICE_X74Y56         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.615    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.637ns (60.782%)  route 0.411ns (39.218%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.503 - 3.200 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.109ns, distribution 0.995ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.104     1.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     1.618 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.349     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X74Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.346 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X74Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     2.514 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.035     2.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.974     4.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.086     4.589    
                         clock uncertainty           -0.035     4.554    
    SLICE_X74Y56         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.614    
                         arrival time                          -2.549    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.632ns (60.363%)  route 0.415ns (39.637%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.503 - 3.200 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.109ns, distribution 0.995ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.104     1.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     1.618 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.349     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X74Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.346 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X74Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     2.509 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     2.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[15]
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.974     4.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.086     4.589    
                         clock uncertainty           -0.035     4.554    
    SLICE_X74Y56         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.614    
                         arrival time                          -2.548    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.629ns (60.134%)  route 0.417ns (39.866%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 4.505 - 3.200 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.109ns, distribution 0.995ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.093ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.104     1.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     1.618 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.349     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X74Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.346 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X74Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.506 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     2.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.976     4.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y56         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.086     4.591    
                         clock uncertainty           -0.035     4.556    
    SLICE_X74Y56         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.614    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.305ns (28.059%)  route 0.782ns (71.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 4.505 - 3.200 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.093ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y56         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y56         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.451 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.327     1.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X76Y56         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     1.969 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.455     2.424    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.976     4.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.087     4.592    
                         clock uncertainty           -0.035     4.556    
    SLICE_X74Y55         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     4.509    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.305ns (28.059%)  route 0.782ns (71.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 4.505 - 3.200 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.093ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y56         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y56         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.451 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.327     1.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X76Y56         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     1.969 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.455     2.424    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.976     4.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.087     4.592    
                         clock uncertainty           -0.035     4.556    
    SLICE_X74Y55         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     4.509    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.305ns (28.059%)  route 0.782ns (71.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 4.505 - 3.200 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.093ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y56         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y56         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.451 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.327     1.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X76Y56         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     1.969 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.455     2.424    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.976     4.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.087     4.592    
                         clock uncertainty           -0.035     4.556    
    SLICE_X74Y55         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     4.509    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.305ns (28.059%)  route 0.782ns (71.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 4.505 - 3.200 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.093ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y56         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y56         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.451 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.327     1.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X76Y56         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     1.969 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.455     2.424    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.976     4.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.087     4.592    
                         clock uncertainty           -0.035     4.556    
    SLICE_X74Y55         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     4.509    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_o[3] rise@3.200ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.305ns (28.163%)  route 0.778ns (71.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.503 - 3.200 ) 
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.109ns, distribution 0.831ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.940     1.337    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y56         FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y56         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.451 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.327     1.778    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X76Y56         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     1.969 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.451     2.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.974     4.503    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.087     4.590    
                         clock uncertainty           -0.035     4.554    
    SLICE_X74Y55         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     4.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  2.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.075ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.147     0.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.587     0.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.066     0.686    
    SLICE_X75Y55         FDRE (Hold_DFF2_SLICEM_C_R)
                                                      0.005     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.594ns (routing 0.075ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.185     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.594     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.066     0.693    
    SLICE_X74Y55         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.594ns (routing 0.075ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.185     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.594     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.066     0.693    
    SLICE_X74Y55         FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.594ns (routing 0.075ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.185     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.594     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.066     0.693    
    SLICE_X74Y55         FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.594ns (routing 0.075ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.185     0.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.594     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.066     0.693    
    SLICE_X74Y55         FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.048ns (20.084%)  route 0.191ns (79.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.597ns (routing 0.075ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.191     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.597     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.066     0.696    
    SLICE_X74Y55         FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.005     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.048ns (20.084%)  route 0.191ns (79.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.597ns (routing 0.075ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.191     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.597     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.066     0.696    
    SLICE_X74Y55         FDRE (Hold_BFF_SLICEL_C_R)
                                                      0.005     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.048ns (20.084%)  route 0.191ns (79.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.597ns (routing 0.075ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.191     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.597     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.066     0.696    
    SLICE_X74Y55         FDRE (Hold_CFF_SLICEL_C_R)
                                                      0.005     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.048ns (20.084%)  route 0.191ns (79.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.597ns (routing 0.075ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X76Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.191     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.597     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.066     0.696    
    SLICE_X74Y55         FDRE (Hold_DFF_SLICEL_C_R)
                                                      0.005     0.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.497ns (routing 0.059ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.075ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.497     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.039     0.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg__0[0]
    SLICE_X75Y55         LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.012     0.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y7         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.587     0.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y55         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.132     0.620    
    SLICE_X75Y55         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[3]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X75Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X74Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.200       2.650      SLICE_X74Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X74Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
Low Pulse Width   Slow    FDSE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    FDSE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y56        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y54        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X76Y54        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X75Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.600       1.325      SLICE_X75Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.189       0.327      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.127       0.393      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i__0[3]
  To Clock:  txusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.512ns (23.737%)  route 1.645ns (76.263%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 4.350 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.465 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=46, routed)          0.719     2.184    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X93Y41         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.091     2.275 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.457     2.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X89Y41         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     2.906 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2/O
                         net (fo=1, routed)           0.434     3.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2_n_341
    SLICE_X93Y46         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.473 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.035     3.508    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X93Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.821     4.350    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism              0.092     4.442    
                         clock uncertainty           -0.035     4.407    
    SLICE_X93Y46         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     4.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          4.470    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.586ns (27.681%)  route 1.531ns (72.319%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 4.341 - 3.200 ) 
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.927ns (routing 0.109ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.927     1.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X88Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     1.441 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=46, routed)          0.628     2.069    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X93Y41         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.150     2.219 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.652     2.871    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/pat_id_r1_reg[1]_1
    SLICE_X88Y45         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     3.058 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_2/O
                         net (fo=1, routed)           0.224     3.282    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_2_n_341
    SLICE_X89Y47         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.414 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_1/O
                         net (fo=1, routed)           0.027     3.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[30]
    SLICE_X89Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.812     4.341    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
                         clock pessimism              0.092     4.433    
                         clock uncertainty           -0.035     4.398    
    SLICE_X89Y47         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.419ns (20.212%)  route 1.654ns (79.788%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 4.332 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.109ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.954     1.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.465 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=46, routed)          0.719     2.184    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X93Y41         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.091     2.275 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.549     2.824    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/pat_id_r1_reg[1]
    SLICE_X89Y43         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     2.998 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2/O
                         net (fo=1, routed)           0.359     3.357    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2_n_341
    SLICE_X92Y47         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_1/O
                         net (fo=1, routed)           0.027     3.424    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[25]
    SLICE_X92Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.803     4.332    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/C
                         clock pessimism              0.092     4.424    
                         clock uncertainty           -0.035     4.389    
    SLICE_X92Y47         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.303ns (15.491%)  route 1.653ns (84.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 4.345 - 3.200 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.109ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.922     1.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=46, routed)          0.878     2.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[0]
    SLICE_X87Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.775     3.275    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0_n_341
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.816     4.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[10]/C
                         clock pessimism              0.092     4.437    
                         clock uncertainty           -0.035     4.402    
    SLICE_X92Y45         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     4.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                          4.318    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.303ns (15.491%)  route 1.653ns (84.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 4.345 - 3.200 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.109ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.922     1.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=46, routed)          0.878     2.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[0]
    SLICE_X87Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.775     3.275    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0_n_341
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.816     4.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[26]/C
                         clock pessimism              0.092     4.437    
                         clock uncertainty           -0.035     4.402    
    SLICE_X92Y45         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     4.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                          4.318    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.303ns (15.491%)  route 1.653ns (84.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 4.345 - 3.200 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.109ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.922     1.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=46, routed)          0.878     2.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[0]
    SLICE_X87Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.775     3.275    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0_n_341
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.816     4.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[1]/C
                         clock pessimism              0.092     4.437    
                         clock uncertainty           -0.035     4.402    
    SLICE_X92Y45         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     4.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.320    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.303ns (15.570%)  route 1.643ns (84.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.343 - 3.200 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.109ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.922     1.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=46, routed)          0.878     2.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[0]
    SLICE_X87Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.765     3.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0_n_341
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.814     4.343    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[11]/C
                         clock pessimism              0.092     4.435    
                         clock uncertainty           -0.035     4.400    
    SLICE_X92Y45         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     4.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          4.317    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.303ns (15.570%)  route 1.643ns (84.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.343 - 3.200 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.109ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.922     1.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=46, routed)          0.878     2.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[0]
    SLICE_X87Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.765     3.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0_n_341
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.814     4.343    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[17]/C
                         clock pessimism              0.092     4.435    
                         clock uncertainty           -0.035     4.400    
    SLICE_X92Y45         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     4.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[17]
  -------------------------------------------------------------------
                         required time                          4.317    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.303ns (15.570%)  route 1.643ns (84.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.343 - 3.200 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.109ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.922     1.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=46, routed)          0.878     2.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[0]
    SLICE_X87Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.765     3.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0_n_341
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.814     4.343    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]/C
                         clock pessimism              0.092     4.435    
                         clock uncertainty           -0.035     4.400    
    SLICE_X92Y45         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     4.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                          4.317    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txusrclk2_i__0[3] rise@3.200ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.303ns (15.570%)  route 1.643ns (84.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.343 - 3.200 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.922ns (routing 0.109ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.922     1.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y54         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=46, routed)          0.878     2.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[0]
    SLICE_X87Y45         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0/O
                         net (fo=31, routed)          0.765     3.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_1__0_n_341
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     3.200 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.814     4.343    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X92Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[21]/C
                         clock pessimism              0.092     4.435    
                         clock uncertainty           -0.035     4.400    
    SLICE_X92Y45         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     4.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                          4.317    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                  1.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.415     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X90Y49         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[17]/Q
                         net (fo=5, routed)           0.070     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_in6_in
    SLICE_X90Y48         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o[5]_i_1__3/O
                         net (fo=1, routed)           0.016     0.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_out[5]
    SLICE_X90Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.511     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X90Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[5]/C
                         clock pessimism             -0.090     0.586    
    SLICE_X90Y48         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.415ns (routing 0.059ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.075ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.415     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X90Y41         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y41         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[18]/Q
                         net (fo=1, routed)           0.072     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_0[4]
    SLICE_X90Y43         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     0.668 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_1/O
                         net (fo=1, routed)           0.016     0.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[18]
    SLICE_X90Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.508     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
                         clock pessimism             -0.090     0.583    
    SLICE_X90Y43         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.419     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y46         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/Q
                         net (fo=1, routed)           0.033     0.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[6]
    SLICE_X92Y46         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.045     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[6]_i_1/O
                         net (fo=1, routed)           0.012     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[6]_i_1_n_341
    SLICE_X92Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.511     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X92Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/C
                         clock pessimism             -0.101     0.575    
    SLICE_X92Y46         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.064ns (59.259%)  route 0.044ns (40.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.075ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.412     0.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y49         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.579 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/Q
                         net (fo=1, routed)           0.032     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[27]
    SLICE_X91Y49         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.626 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[27]_i_1/O
                         net (fo=1, routed)           0.012     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[27]_i_1_n_341
    SLICE_X91Y49         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.495     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X91Y49         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]/C
                         clock pessimism             -0.125     0.535    
    SLICE_X91Y49         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.063ns (57.798%)  route 0.046ns (42.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.419     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y45         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.585 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/Q
                         net (fo=1, routed)           0.032     0.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[16]
    SLICE_X93Y45         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     0.632 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[16]_i_1/O
                         net (fo=1, routed)           0.014     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[16]_i_1_n_341
    SLICE_X93Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X93Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
                         clock pessimism             -0.134     0.541    
    SLICE_X93Y45         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.063ns (57.798%)  route 0.046ns (42.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.412     0.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y47         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/Q
                         net (fo=1, routed)           0.032     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[25]
    SLICE_X92Y47         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     0.625 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[25]_i_1/O
                         net (fo=1, routed)           0.014     0.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[25]_i_1_n_341
    SLICE_X92Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X92Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[25]/C
                         clock pessimism             -0.125     0.534    
    SLICE_X92Y47         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.075ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.419     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y46         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/Q
                         net (fo=1, routed)           0.034     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[28]
    SLICE_X93Y46         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.015     0.635 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[28]_i_1/O
                         net (fo=1, routed)           0.012     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[28]_i_1_n_341
    SLICE_X93Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.511     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X93Y46         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]/C
                         clock pessimism             -0.135     0.541    
    SLICE_X93Y46         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.507ns (routing 0.075ns, distribution 0.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.417     0.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X89Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.584 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/Q
                         net (fo=1, routed)           0.032     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[33]
    SLICE_X89Y47         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     0.631 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[33]_i_1/O
                         net (fo=1, routed)           0.016     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[33]_i_1_n_341
    SLICE_X89Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.507     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X89Y47         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/C
                         clock pessimism             -0.132     0.540    
    SLICE_X89Y47         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.596    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.087ns (51.176%)  route 0.083ns (48.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.075ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.411     0.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X91Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[1]/Q
                         net (fo=3, routed)           0.072     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_1_in11_in
    SLICE_X92Y48         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     0.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o[16]_i_1__3/O
                         net (fo=1, routed)           0.011     0.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_out[16]
    SLICE_X92Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.496     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X92Y48         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[16]/C
                         clock pessimism             -0.069     0.592    
    SLICE_X92Y48         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.075ns, distribution 0.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X91Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/Q
                         net (fo=1, routed)           0.032     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[11]
    SLICE_X91Y45         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     0.624 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[11]_i_1/O
                         net (fo=1, routed)           0.016     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[11]_i_1_n_341
    SLICE_X91Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y6         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y0 (CLOCK_ROOT)    net (fo=408, routed)         0.493     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X91Y45         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
                         clock pessimism             -0.125     0.533    
    SLICE_X91Y45         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i__0[3]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         3.200       0.757      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X91Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y47        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X93Y46        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y47        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X91Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X92Y48        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X92Y48        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X91Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.200       2.650      SLICE_X90Y48        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y43        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[17]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y43        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y43        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y43        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[23]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y43        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X89Y43        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X91Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y47        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[25]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X91Y55        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X91Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y48        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y48        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y48        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X91Y45        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X92Y49        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.600       1.325      SLICE_X90Y48        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.169       0.406      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.103       0.811      GTHE3_CHANNEL_X0Y3  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.287ns (22.335%)  route 0.998ns (77.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.653ns = ( 7.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.025ns (routing 0.698ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.642ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.025     4.389    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y4          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y4          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.242     4.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y2          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.756     5.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.788     7.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK
                         clock pessimism              0.663     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X94Y3          RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.870ns (routing 0.317ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.352ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.870     1.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y2          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.004 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.143     2.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[2]
    SLICE_X92Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.037     2.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.478     2.044    
    SLICE_X92Y2          FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.100    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.352ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y0          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.011 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.120     2.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.032     2.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y3          RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
                         clock pessimism             -0.514     2.003    
    SLICE_X94Y3          RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y0  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y2  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.528ns (31.187%)  route 1.165ns (68.813%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 7.546 - 4.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.701ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.645ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.997     4.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y21         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y21         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.359 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.286     4.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X93Y17         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.214     4.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X93Y16         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.185     5.084 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.228     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_341
    SLICE_X93Y16         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.188     5.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.437     5.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d2_reg[2]
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.782     7.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.582     8.128    
                         clock uncertainty           -0.035     8.092    
    SLICE_X93Y16         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.898ns (55.194%)  route 0.729ns (44.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.701ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.893     4.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     5.038 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           0.729     5.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIF0
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/CLK
                         clock pessimism              0.582     8.124    
                         clock uncertainty           -0.035     8.089    
    SLICE_X94Y20         RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     8.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.731ns (45.545%)  route 0.874ns (54.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.701ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.893     4.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           0.874     5.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.582     8.124    
                         clock uncertainty           -0.035     8.089    
    SLICE_X94Y20         RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     8.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.528ns (33.524%)  route 1.047ns (66.476%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.701ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.645ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.997     4.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y21         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y21         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.359 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.286     4.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X93Y17         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.214     4.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X93Y16         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.185     5.084 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.228     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_341
    SLICE_X93Y16         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.188     5.500 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.319     5.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d2_reg[2]
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.780     7.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.582     8.126    
                         clock uncertainty           -0.035     8.090    
    SLICE_X93Y16         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.671ns (44.116%)  route 0.850ns (55.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.701ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.893     4.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.671     4.811 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[5]
                         net (fo=2, routed)           0.850     5.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.582     8.124    
                         clock uncertainty           -0.035     8.089    
    SLICE_X94Y20         RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.049     8.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.706ns (46.417%)  route 0.815ns (53.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.701ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.893     4.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[12])
                                                      0.706     4.846 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[12]
                         net (fo=2, routed)           0.815     5.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIG0
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/CLK
                         clock pessimism              0.582     8.124    
                         clock uncertainty           -0.035     8.089    
    SLICE_X94Y20         RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.049     8.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.694ns (46.797%)  route 0.789ns (53.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.701ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.893     4.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[6])
                                                      0.694     4.834 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[6]
                         net (fo=2, routed)           0.789     5.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DID0
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.582     8.124    
                         clock uncertainty           -0.035     8.089    
    SLICE_X94Y20         RAMD32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.049     8.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.691ns (46.658%)  route 0.790ns (53.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.701ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.893     4.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[11])
                                                      0.691     4.831 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[11]
                         net (fo=2, routed)           0.790     5.621    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIF1
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/CLK
                         clock pessimism              0.582     8.124    
                         clock uncertainty           -0.035     8.089    
    SLICE_X94Y20         RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.049     8.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.631ns (43.101%)  route 0.833ns (56.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.701ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.893     4.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.631     4.771 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[3]
                         net (fo=2, routed)           0.833     5.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y20         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.582     8.124    
                         clock uncertainty           -0.035     8.089    
    SLICE_X94Y20         RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.049     8.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.762ns (54.312%)  route 0.641ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 7.543 - 4.000 ) 
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.701ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.645ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.893     4.140    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.762     4.902 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[15]
                         net (fo=2, routed)           0.641     5.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.779     7.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.582     8.125    
                         clock uncertainty           -0.035     8.090    
    SLICE_X94Y19         RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     8.041    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.041    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                  2.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.079ns (45.930%)  route 0.093ns (54.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.867ns (routing 0.320ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.355ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X94Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y16         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.948 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.077     2.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_6_out[3]
    SLICE_X93Y16         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     2.056 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i_/O
                         net (fo=1, routed)           0.016     2.072    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i__n_341
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.023     2.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.458     1.978    
    SLICE_X93Y16         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.086ns (49.143%)  route 0.089ns (50.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.867ns (routing 0.320ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.355ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X94Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y16         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.948 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.077     2.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[3]
    SLICE_X93Y16         LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     2.063 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.012     2.075    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_345
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.023     2.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.458     1.978    
    SLICE_X93Y16         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.087ns (49.432%)  route 0.089ns (50.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.867ns (routing 0.320ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.355ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X94Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y16         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.948 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.077     2.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_6_out[3]
    SLICE_X93Y16         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.039     2.064 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__3/i_/O
                         net (fo=1, routed)           0.012     2.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__3/i__n_341
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.023     2.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.458     1.978    
    SLICE_X93Y16         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.867ns (routing 0.320ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.355ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X94Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y16         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.948 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.147     2.095    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_6_out[3]
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.026     2.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X93Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.458     1.981    
    SLICE_X93Y16         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.873ns (routing 0.320ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.355ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.873     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.157     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.022     2.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.458     1.977    
    SLICE_X94Y19         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.873ns (routing 0.320ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.355ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.873     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.157     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.022     2.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.458     1.977    
    SLICE_X94Y19         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.873ns (routing 0.320ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.355ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.873     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.157     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.022     2.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.458     1.977    
    SLICE_X94Y19         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.873ns (routing 0.320ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.355ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.873     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.157     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.022     2.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.458     1.977    
    SLICE_X94Y19         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.873ns (routing 0.320ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.355ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.873     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.157     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.022     2.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.458     1.977    
    SLICE_X94Y19         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.873ns (routing 0.320ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.355ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.873     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.157     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.022     2.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y19         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.458     1.977    
    SLICE_X94Y19         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y1   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y20  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.691ns (41.328%)  route 0.981ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.705ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.896     3.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[11])
                                                      0.691     4.546 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[11]
                         net (fo=2, routed)           0.981     5.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIF1
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/CLK
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.809    
    SLICE_X94Y32         RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.049     7.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.731ns (47.591%)  route 0.805ns (52.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.705ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.896     3.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           0.805     5.391    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.809    
    SLICE_X94Y32         RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     7.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.682ns (45.136%)  route 0.829ns (54.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 7.316 - 4.000 ) 
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.705ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.648ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.896     3.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.682     4.537 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[14]
                         net (fo=2, routed)           0.829     5.366    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.783     7.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.526     7.842    
                         clock uncertainty           -0.035     7.807    
    SLICE_X94Y31         RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.155ns (13.977%)  route 0.954ns (86.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 7.316 - 4.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.705ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.648ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.009     3.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.083 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.333     4.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X95Y29         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.621     5.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.783     7.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.596     7.912    
                         clock uncertainty           -0.035     7.876    
    SLICE_X94Y31         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.155ns (13.977%)  route 0.954ns (86.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 7.316 - 4.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.705ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.648ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.009     3.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.083 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.333     4.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X95Y29         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.621     5.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.783     7.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.596     7.912    
                         clock uncertainty           -0.035     7.876    
    SLICE_X94Y31         RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.155ns (13.977%)  route 0.954ns (86.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 7.316 - 4.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.705ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.648ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.009     3.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.083 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.333     4.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X95Y29         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.621     5.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.783     7.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.596     7.912    
                         clock uncertainty           -0.035     7.876    
    SLICE_X94Y31         RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.155ns (13.977%)  route 0.954ns (86.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 7.316 - 4.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.705ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.648ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.009     3.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.083 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.333     4.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X95Y29         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.621     5.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.783     7.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.596     7.912    
                         clock uncertainty           -0.035     7.876    
    SLICE_X94Y31         RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.155ns (13.977%)  route 0.954ns (86.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 7.316 - 4.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.705ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.648ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.009     3.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.083 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.333     4.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X95Y29         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.621     5.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.783     7.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.596     7.912    
                         clock uncertainty           -0.035     7.876    
    SLICE_X94Y31         RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.155ns (13.977%)  route 0.954ns (86.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 7.316 - 4.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.705ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.648ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.009     3.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.083 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.333     4.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X95Y29         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.621     5.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.783     7.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.596     7.912    
                         clock uncertainty           -0.035     7.876    
    SLICE_X94Y31         RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404     7.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.155ns (13.977%)  route 0.954ns (86.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 7.316 - 4.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.705ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.648ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.009     3.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X94Y33         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.083 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.333     4.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X95Y29         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.621     5.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.783     7.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y31         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.596     7.912    
                         clock uncertainty           -0.035     7.876    
    SLICE_X94Y31         RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404     7.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  2.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.065ns (40.625%)  route 0.095ns (59.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.868ns (routing 0.323ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.358ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.868     1.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.802 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.079     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc1.count_d3_reg[3][0]
    SLICE_X94Y30         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     1.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1/O
                         net (fo=1, routed)           0.016     1.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[0]
    SLICE_X94Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.014     2.234    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X94Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.414     1.820    
    SLICE_X94Y30         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.093ns (50.000%)  route 0.093ns (50.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.867ns (routing 0.323ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.358ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=34, routed)          0.077     1.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc1.count_d3_reg[3][2]
    SLICE_X94Y30         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.045     1.922 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.016     1.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[1]
    SLICE_X94Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.014     2.234    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X94Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.414     1.820    
    SLICE_X94Y30         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.101ns (52.880%)  route 0.090ns (47.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.869ns (routing 0.323ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.358ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.869     1.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X95Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.802 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.074     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_6_out[1]
    SLICE_X96Y29         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     1.929 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i_/O
                         net (fo=1, routed)           0.016     1.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i__n_341
    SLICE_X96Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.020     2.240    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X96Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.414     1.826    
    SLICE_X96Y29         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.103ns (53.927%)  route 0.088ns (46.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.867ns (routing 0.323ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.358ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=34, routed)          0.077     1.877    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc1.count_d3_reg[3][2]
    SLICE_X94Y30         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.055     1.932 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.011     1.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X94Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.014     2.234    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X94Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.414     1.820    
    SLICE_X94Y30         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.111ns (56.633%)  route 0.085ns (43.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.869ns (routing 0.323ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.358ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.869     1.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X95Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.802 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.074     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_6_out[1]
    SLICE_X96Y29         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.063     1.939 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__3/i_/O
                         net (fo=1, routed)           0.011     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__3/i__n_341
    SLICE_X96Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.020     2.240    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X96Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.414     1.826    
    SLICE_X96Y29         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.078ns (60.465%)  route 0.051ns (39.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.868ns (routing 0.323ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.358ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.868     1.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.801 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/Q
                         net (fo=3, routed)           0.035     1.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[2]
    SLICE_X96Y30         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     1.866 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[2]_i_1/O
                         net (fo=1, routed)           0.016     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.019     2.239    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.481     1.758    
    SLICE_X96Y30         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.086ns (65.151%)  route 0.046ns (34.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.868ns (routing 0.323ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.358ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.868     1.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.801 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/Q
                         net (fo=3, routed)           0.035     1.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[2]
    SLICE_X96Y30         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.038     1.874 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[3]_i_1/O
                         net (fo=1, routed)           0.011     1.885    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.019     2.239    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.481     1.758    
    SLICE_X96Y30         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.867ns (routing 0.323ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.358ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=34, routed)          0.178     1.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRH2
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.414     1.831    
    SLICE_X94Y32         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.075     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.867ns (routing 0.323ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.358ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=34, routed)          0.178     1.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRH2
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.414     1.831    
    SLICE_X94Y32         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.075     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.867ns (routing 0.323ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.358ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.867     1.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=34, routed)          0.178     1.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRH2
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y32         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.414     1.831    
    SLICE_X94Y32         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.075     1.906    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y2   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y32  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y31  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.287ns (18.516%)  route 1.263ns (81.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.705ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.648ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.033     4.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.724     5.158    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[2]
    SLICE_X94Y46         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     5.198 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.069     5.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_341
    SLICE_X94Y46         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133     5.400 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.470     5.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d2_reg[2]
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.800     7.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.589     8.186    
                         clock uncertainty           -0.035     8.151    
    SLICE_X94Y45         FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.287ns (18.709%)  route 1.247ns (81.291%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.705ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.648ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.033     4.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.434 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.724     5.158    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[2]
    SLICE_X94Y46         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     5.198 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.069     5.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_341
    SLICE_X94Y46         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133     5.400 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.454     5.854    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d2_reg[2]
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.800     7.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.589     8.186    
                         clock uncertainty           -0.035     8.151    
    SLICE_X94Y45         FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.210    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.632ns (41.092%)  route 0.906ns (58.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.705ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.648ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.916     4.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.632     4.835 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[7]
                         net (fo=2, routed)           0.906     5.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DID1
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.801     7.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.590     8.188    
                         clock uncertainty           -0.035     8.152    
    SLICE_X94Y48         RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.049     8.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.743ns (48.882%)  route 0.777ns (51.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.705ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.648ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.916     4.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.743     4.946 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[8]
                         net (fo=2, routed)           0.777     5.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIE0
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.801     7.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
                         clock pessimism              0.590     8.188    
                         clock uncertainty           -0.035     8.152    
    SLICE_X94Y48         RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.049     8.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.898ns (59.157%)  route 0.620ns (40.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.705ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.648ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.916     4.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     5.101 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           0.620     5.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIF0
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.801     7.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/CLK
                         clock pessimism              0.590     8.188    
                         clock uncertainty           -0.035     8.152    
    SLICE_X94Y48         RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     8.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.706ns (50.000%)  route 0.706ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.705ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.648ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.916     4.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[12])
                                                      0.706     4.909 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[12]
                         net (fo=2, routed)           0.706     5.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIG0
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.801     7.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/CLK
                         clock pessimism              0.590     8.188    
                         clock uncertainty           -0.035     8.152    
    SLICE_X94Y48         RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.049     8.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.631ns (45.494%)  route 0.756ns (54.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.705ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.648ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.916     4.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.631     4.834 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[3]
                         net (fo=2, routed)           0.756     5.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.801     7.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.590     8.188    
                         clock uncertainty           -0.035     8.152    
    SLICE_X94Y48         RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.049     8.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.701ns (52.470%)  route 0.635ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.705ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.648ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.916     4.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.701     4.904 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[9]
                         net (fo=2, routed)           0.635     5.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIE1
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.801     7.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
                         clock pessimism              0.590     8.188    
                         clock uncertainty           -0.035     8.152    
    SLICE_X94Y48         RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.049     8.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.718ns (53.823%)  route 0.616ns (46.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.705ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.648ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.916     4.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[0])
                                                      0.718     4.921 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[0]
                         net (fo=2, routed)           0.616     5.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.801     7.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.590     8.188    
                         clock uncertainty           -0.035     8.152    
    SLICE_X94Y48         RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     8.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.731ns (55.337%)  route 0.590ns (44.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.705ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.648ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.916     4.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.934 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           0.590     5.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.801     7.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X94Y48         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.590     8.188    
                         clock uncertainty           -0.035     8.152    
    SLICE_X94Y48         RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     8.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  2.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.886ns (routing 0.323ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.358ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.886     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.155     2.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.043     2.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y47         RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK
                         clock pessimism             -0.461     2.018    
    SLICE_X94Y47         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y3   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X94Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.114ns (6.636%)  route 1.604ns (93.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.364ns (routing 0.002ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.002ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.364     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X83Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.604     5.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.186    14.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X76Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.055    14.122    
                         clock uncertainty           -0.071    14.051    
    SLICE_X76Y16         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    13.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.114ns (6.636%)  route 1.604ns (93.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.364ns (routing 0.002ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.002ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.364     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X83Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.604     5.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.186    14.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X76Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.055    14.122    
                         clock uncertainty           -0.071    14.051    
    SLICE_X76Y16         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    13.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.114ns (6.636%)  route 1.604ns (93.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.364ns (routing 0.002ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.002ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.364     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X83Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.604     5.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.186    14.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X76Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.055    14.122    
                         clock uncertainty           -0.071    14.051    
    SLICE_X76Y16         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    13.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.114ns (6.888%)  route 1.541ns (93.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.364ns (routing 0.002ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.002ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.364     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X83Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.541     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.212    14.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.055    14.148    
                         clock uncertainty           -0.071    14.077    
    SLICE_X79Y16         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    13.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         13.995    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.114ns (6.888%)  route 1.541ns (93.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.364ns (routing 0.002ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.002ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.364     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X83Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.541     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.212    14.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.055    14.148    
                         clock uncertainty           -0.071    14.077    
    SLICE_X79Y16         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082    13.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         13.995    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.114ns (6.888%)  route 1.541ns (93.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.364ns (routing 0.002ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.002ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.364     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X83Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.541     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.212    14.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.055    14.148    
                         clock uncertainty           -0.071    14.077    
    SLICE_X79Y16         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082    13.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         13.995    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.114ns (7.116%)  route 1.488ns (92.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 14.186 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.364ns (routing 0.002ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.002ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.364     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X83Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.488     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y18         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.194    14.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X80Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.055    14.130    
                         clock uncertainty           -0.071    14.059    
    SLICE_X80Y18         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    13.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.261ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.289ns (19.152%)  route 1.220ns (80.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.401ns (routing 0.002ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.002ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.401     4.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X84Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.420 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=3, routed)           0.774     5.194    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_reset_all_i
    SLICE_X84Y53         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.366 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.446     5.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X84Y52         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.231    14.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/s_dclk_i
    SLICE_X84Y52         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C
                         clock pessimism              0.004    14.227    
                         clock uncertainty           -0.071    14.156    
    SLICE_X84Y52         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    14.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  8.261    

Slack (MET) :             8.261ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.289ns (19.152%)  route 1.220ns (80.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.401ns (routing 0.002ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.002ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.401     4.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X84Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.420 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=3, routed)           0.774     5.194    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_reset_all_i
    SLICE_X84Y53         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.366 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.446     5.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X84Y52         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.231    14.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/s_dclk_i
    SLICE_X84Y52         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C
                         clock pessimism              0.004    14.227    
                         clock uncertainty           -0.071    14.156    
    SLICE_X84Y52         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    14.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  8.261    

Slack (MET) :             8.261ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.289ns (19.152%)  route 1.220ns (80.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.401ns (routing 0.002ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.002ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.082     0.444    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.437     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.401     4.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X84Y53         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.420 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=3, routed)           0.774     5.194    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rx_reset_all_i
    SLICE_X84Y53         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.366 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.446     5.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X84Y52         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y0                                 0.000    10.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000    10.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.046    10.254    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           1.673    12.210    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    12.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.372    12.917    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    12.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       1.231    14.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/s_dclk_i
    SLICE_X84Y52         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C
                         clock pessimism              0.004    14.227    
                         clock uncertainty           -0.071    14.156    
    SLICE_X84Y52         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    14.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  8.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Net Delay (Source):      0.637ns (routing 0.002ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.002ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.637     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X91Y32         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.257 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.136     2.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X92Y32         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.746     2.159    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X92Y32         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.133     2.293    
    SLICE_X92Y32         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     2.298    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Net Delay (Source):      0.651ns (routing 0.002ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.002ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.651     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X93Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y44         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.271 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     2.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X94Y44         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.757     2.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_dclk_o
    SLICE_X94Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.134     2.304    
    SLICE_X94Y44         FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     2.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Net Delay (Source):      0.651ns (routing 0.002ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.002ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.651     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X93Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y44         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.271 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     2.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X94Y44         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.757     2.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X94Y44         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.134     2.304    
    SLICE_X94Y44         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Net Delay (Source):      0.651ns (routing 0.002ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.002ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.651     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X93Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y44         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.271 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     2.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X94Y44         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.757     2.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X94Y44         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.134     2.304    
    SLICE_X94Y44         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     2.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Net Delay (Source):      0.651ns (routing 0.002ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.002ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.651     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X93Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y44         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.271 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     2.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X94Y44         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.757     2.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X94Y44         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.134     2.304    
    SLICE_X94Y44         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     2.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Net Delay (Source):      0.651ns (routing 0.002ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.002ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.651     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X93Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y44         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.271 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     2.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X94Y44         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.757     2.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X94Y44         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.134     2.304    
    SLICE_X94Y44         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.048ns (23.077%)  route 0.160ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Net Delay (Source):      0.645ns (routing 0.002ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.002ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.645     2.216    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.264 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.160     2.424    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X95Y44         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.755     2.168    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X95Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.134     2.302    
    SLICE_X95Y44         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     2.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.563     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.652     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.149     2.214    
    SLICE_X74Y15         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.563     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.652     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.149     2.214    
    SLICE_X74Y15         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.002ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.018     0.183    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.824     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.167     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.563     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y0                                 0.000     0.000 r  gth_refclk0p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gth_refclk0p_i[0]
    GTHE3_COMMON_X0Y0    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  u_buf_gth_q0_clk0/ODIV2
                         net (fo=2, routed)           0.035     0.287    gth_odiv2_0_i
    BUFG_GT_X0Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  u_gth_sysclk_internal/O
                         net (fo=1, routed)           0.963     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.209     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y0 (CLOCK_ROOT)    net (fo=10932, routed)       0.652     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.149     2.214    
    SLICE_X74Y15         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.318ns (14.494%)  route 1.876ns (85.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 36.589 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.807     6.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X79Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.636    36.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.525    37.114    
                         clock uncertainty           -0.035    37.079    
    SLICE_X79Y49         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.318ns (14.494%)  route 1.876ns (85.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 36.589 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.807     6.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X79Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.636    36.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.525    37.114    
                         clock uncertainty           -0.035    37.079    
    SLICE_X79Y49         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.318ns (14.494%)  route 1.876ns (85.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 36.589 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.807     6.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X79Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.636    36.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.525    37.114    
                         clock uncertainty           -0.035    37.079    
    SLICE_X79Y49         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.318ns (14.494%)  route 1.876ns (85.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 36.589 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.807     6.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X79Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.636    36.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.525    37.114    
                         clock uncertainty           -0.035    37.079    
    SLICE_X79Y49         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.318ns (14.494%)  route 1.876ns (85.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 36.589 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.807     6.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X79Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.636    36.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.525    37.114    
                         clock uncertainty           -0.035    37.079    
    SLICE_X79Y49         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.318ns (14.494%)  route 1.876ns (85.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 36.589 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.807     6.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X79Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.636    36.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.525    37.114    
                         clock uncertainty           -0.035    37.079    
    SLICE_X79Y49         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    36.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 30.407    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.318ns (15.422%)  route 1.744ns (84.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 36.600 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.675     6.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X81Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.647    36.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.525    37.125    
                         clock uncertainty           -0.035    37.090    
    SLICE_X81Y48         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.318ns (15.422%)  route 1.744ns (84.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 36.600 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.675     6.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X81Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.647    36.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.525    37.125    
                         clock uncertainty           -0.035    37.090    
    SLICE_X81Y48         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.318ns (15.422%)  route 1.744ns (84.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 36.600 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.675     6.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X81Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.647    36.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.525    37.125    
                         clock uncertainty           -0.035    37.090    
    SLICE_X81Y48         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.318ns (15.422%)  route 1.744ns (84.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 36.600 - 33.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.369     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.944     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.696     5.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X87Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     5.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.373     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y58         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     5.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.675     6.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X81Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.878    34.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         1.647    36.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.525    37.125    
                         clock uncertainty           -0.035    37.090    
    SLICE_X81Y48         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    37.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                 30.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.789ns (routing 0.127ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.789     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y31         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y31         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.940     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.507     2.035    
    SLICE_X82Y31         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.789ns (routing 0.127ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.789     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y31         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.940     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.507     2.035    
    SLICE_X82Y31         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.789ns (routing 0.127ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.789     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y31         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.940     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.507     2.035    
    SLICE_X82Y31         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.789ns (routing 0.127ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.789     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y31         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.940     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.507     2.035    
    SLICE_X82Y31         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.789ns (routing 0.127ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.789     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y31         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.940     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.507     2.035    
    SLICE_X82Y31         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.789ns (routing 0.127ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.789     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y31         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.940     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.507     2.035    
    SLICE_X82Y31         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.789ns (routing 0.127ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.789     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y31         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.940     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.507     2.035    
    SLICE_X82Y31         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      0.789ns (routing 0.127ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.789     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y31         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.940     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.507     2.035    
    SLICE_X82Y31         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.142ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.782     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X77Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y8          FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X76Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.938     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X76Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.545     1.995    
    SLICE_X76Y8          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.142ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.145     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.782     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X77Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y8          FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.134     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X76Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=503, routed)         0.938     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X76Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.545     1.995    
    SLICE_X76Y8          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        3.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.233ns (29.419%)  route 0.559ns (70.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.698ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.642ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.384    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X92Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.501 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.068     4.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X92Y3          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.685 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491     5.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X92Y1          FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.663     8.321    
                         clock uncertainty           -0.035     8.286    
    SLICE_X92Y1          FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.233ns (29.419%)  route 0.559ns (70.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.698ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.642ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.384    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X92Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.501 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.068     4.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X92Y3          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.685 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491     5.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X92Y1          FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.663     8.321    
                         clock uncertainty           -0.035     8.286    
    SLICE_X92Y1          FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.233ns (29.419%)  route 0.559ns (70.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.698ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.642ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.384    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X92Y3          FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.501 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.068     4.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X92Y3          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.685 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491     5.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X92Y1          FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.663     8.321    
                         clock uncertainty           -0.035     8.286    
    SLICE_X92Y1          FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.116ns (15.085%)  route 0.653ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.698ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.642ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.029     4.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.509 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.653     5.162    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y2          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism              0.663     8.321    
                         clock uncertainty           -0.035     8.285    
    SLICE_X92Y2          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.116ns (15.085%)  route 0.653ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.698ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.642ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.029     4.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.509 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.653     5.162    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y2          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism              0.663     8.321    
                         clock uncertainty           -0.035     8.285    
    SLICE_X92Y2          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     8.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.116ns (15.085%)  route 0.653ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.698ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.642ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.029     4.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.509 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.653     5.162    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y2          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism              0.663     8.321    
                         clock uncertainty           -0.035     8.285    
    SLICE_X92Y2          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.116ns (15.085%)  route 0.653ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.698ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.642ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.029     4.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.509 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.653     5.162    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y2          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism              0.663     8.321    
                         clock uncertainty           -0.035     8.285    
    SLICE_X92Y2          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082     8.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.114ns (20.035%)  route 0.455ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 7.659 - 4.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.698ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.642ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.029     4.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.507 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.455     4.962    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X94Y0          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.794     7.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.597     8.256    
                         clock uncertainty           -0.035     8.221    
    SLICE_X94Y0          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     8.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.114ns (20.035%)  route 0.455ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 7.659 - 4.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.698ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.642ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.029     4.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.507 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.455     4.962    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X94Y0          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.794     7.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.597     8.256    
                         clock uncertainty           -0.035     8.221    
    SLICE_X94Y0          FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     8.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.114ns (20.035%)  route 0.455ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 7.659 - 4.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.698ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.642ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.281     2.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.364 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.029     4.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.507 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.455     4.962    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X94Y0          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.790     5.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.865 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.794     7.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X94Y0          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.597     8.256    
                         clock uncertainty           -0.035     8.221    
    SLICE_X94Y0          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     8.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  3.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.352ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.156    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y2          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.510    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.478     2.032    
    SLICE_X91Y2          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.352ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.156    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y2          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.510    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.478     2.032    
    SLICE_X91Y2          FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.352ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.156    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y2          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.510    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.478     2.032    
    SLICE_X91Y2          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.352ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.156    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y2          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.510    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y2          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.478     2.032    
    SLICE_X91Y2          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     2.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.352ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     2.179    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y1          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y1          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.478     2.037    
    SLICE_X91Y1          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.352ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     2.179    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y1          FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism             -0.478     2.037    
    SLICE_X91Y1          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     2.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.352ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.174     2.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y1          FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.033     2.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism             -0.478     2.040    
    SLICE_X91Y1          FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     2.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.352ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.174     2.185    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X91Y1          FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.033     2.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X91Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.478     2.040    
    SLICE_X91Y1          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.352ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     2.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y1          FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.039     2.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism             -0.526     1.998    
    SLICE_X92Y1          FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     2.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Net Delay (Source):      0.878ns (routing 0.317ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.352ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.058     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.878     1.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y1          FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y1          FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.011 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     2.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y1          FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.454     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.039     2.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y1          FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.526     1.998    
    SLICE_X92Y1          FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     2.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.114ns (12.911%)  route 0.769ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.701ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.016     4.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.377 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.769     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X95Y15         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X95Y15         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.581     8.123    
                         clock uncertainty           -0.035     8.088    
    SLICE_X95Y15         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.114ns (12.911%)  route 0.769ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.701ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.016     4.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.377 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.769     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X95Y15         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X95Y15         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.581     8.123    
                         clock uncertainty           -0.035     8.088    
    SLICE_X95Y15         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.114ns (12.911%)  route 0.769ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.701ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.016     4.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.377 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.769     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X95Y15         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X95Y15         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.581     8.123    
                         clock uncertainty           -0.035     8.088    
    SLICE_X95Y15         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     8.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.114ns (12.911%)  route 0.769ns (87.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 7.542 - 4.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.701ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.645ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.016     4.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.377 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.769     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X95Y15         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.778     7.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X95Y15         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.581     8.123    
                         clock uncertainty           -0.035     8.088    
    SLICE_X95Y15         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.114ns (14.022%)  route 0.699ns (85.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.701ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.645ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.016     4.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.377 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.699     5.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X94Y16         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.780     7.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X94Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.581     8.125    
                         clock uncertainty           -0.035     8.090    
    SLICE_X94Y16         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     8.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.114ns (14.022%)  route 0.699ns (85.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.701ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.645ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.016     4.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.377 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.699     5.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X94Y16         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.780     7.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X94Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.581     8.125    
                         clock uncertainty           -0.035     8.090    
    SLICE_X94Y16         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082     8.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.114ns (14.022%)  route 0.699ns (85.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.701ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.645ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.016     4.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.377 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.699     5.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X94Y16         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.780     7.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X94Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.581     8.125    
                         clock uncertainty           -0.035     8.090    
    SLICE_X94Y16         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     8.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.114ns (14.022%)  route 0.699ns (85.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.701ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.645ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.016     4.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.377 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.699     5.076    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X94Y16         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.780     7.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X94Y16         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.581     8.125    
                         clock uncertainty           -0.035     8.090    
    SLICE_X94Y16         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082     8.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.233ns (30.260%)  route 0.537ns (69.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 7.549 - 4.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.701ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.645ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.007     4.254    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X89Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.371 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.068     4.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X89Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.555 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.469     5.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X92Y17         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.581     8.130    
                         clock uncertainty           -0.035     8.095    
    SLICE_X92Y17         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.233ns (30.260%)  route 0.537ns (69.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 7.549 - 4.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.701ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.645ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.164     2.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.247 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.007     4.254    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X89Y17         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.371 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.068     4.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X89Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.555 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.469     5.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X92Y17         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.689     5.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.581     8.130    
                         clock uncertainty           -0.035     8.095    
    SLICE_X92Y17         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  2.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.355ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130     2.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.502     1.941    
    SLICE_X93Y17         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.355ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130     2.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism             -0.502     1.941    
    SLICE_X93Y17         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.355ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130     2.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.502     1.941    
    SLICE_X93Y17         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.355ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130     2.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.502     1.941    
    SLICE_X93Y17         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.355ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130     2.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.502     1.941    
    SLICE_X93Y17         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.355ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130     2.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.502     1.941    
    SLICE_X93Y17         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.355ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130     2.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.502     1.941    
    SLICE_X93Y17         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.355ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.130     2.082    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.030     2.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.502     1.941    
    SLICE_X93Y17         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.355ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.088    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.033     2.446    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism             -0.502     1.944    
    SLICE_X93Y17         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Net Delay (Source):      0.871ns (routing 0.320ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.355ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.006     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.871     1.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y17         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.952 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.088    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y17         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.382     1.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.033     2.446    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y17         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.502     1.944    
    SLICE_X93Y17         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.116ns (11.623%)  route 0.882ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.882     4.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.808    
    SLICE_X96Y30         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     7.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.116ns (11.623%)  route 0.882ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.882     4.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.808    
    SLICE_X96Y30         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     7.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.116ns (11.623%)  route 0.882ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.882     4.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.808    
    SLICE_X96Y30         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     7.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.116ns (11.623%)  route 0.882ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.882     4.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.808    
    SLICE_X96Y30         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082     7.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.116ns (11.623%)  route 0.882ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.882     4.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.808    
    SLICE_X96Y30         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     7.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.116ns (11.623%)  route 0.882ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.882     4.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.808    
    SLICE_X96Y30         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     7.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.116ns (11.623%)  route 0.882ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 7.318 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.648ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.882     4.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.785     7.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism              0.526     7.844    
                         clock uncertainty           -0.035     7.808    
    SLICE_X96Y30         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     7.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.116ns (11.741%)  route 0.872ns (88.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 7.315 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.648ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.872     4.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.782     7.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism              0.526     7.841    
                         clock uncertainty           -0.035     7.805    
    SLICE_X96Y30         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     7.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.116ns (11.741%)  route 0.872ns (88.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 7.315 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.648ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.872     4.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.782     7.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.526     7.841    
                         clock uncertainty           -0.035     7.805    
    SLICE_X96Y30         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     7.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.116ns (11.741%)  route 0.872ns (88.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.315ns = ( 7.315 - 4.000 ) 
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.705ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.648ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.004     3.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.079 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.872     4.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y30         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.782     7.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y30         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism              0.526     7.841    
                         clock uncertainty           -0.035     7.805    
    SLICE_X96Y30         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     7.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  2.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.066%)  route 0.208ns (80.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.862ns (routing 0.323ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.358ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.862     1.747    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y30         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.796 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.208     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y35         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.024     2.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y35         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.451     1.793    
    SLICE_X92Y35         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.864ns (routing 0.323ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.358ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.864     1.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.798 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.244     2.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X95Y29         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X95Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.414     1.831    
    SLICE_X95Y29         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.864ns (routing 0.323ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.358ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.864     1.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.798 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.244     2.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X95Y29         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X95Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.414     1.831    
    SLICE_X95Y29         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.864ns (routing 0.323ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.358ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.864     1.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.798 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.244     2.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X95Y29         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X95Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.414     1.831    
    SLICE_X95Y29         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.864ns (routing 0.323ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.358ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.864     1.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.798 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.244     2.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X95Y29         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.025     2.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X95Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.414     1.831    
    SLICE_X95Y29         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.048ns (15.894%)  route 0.254ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.864ns (routing 0.323ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.358ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.864     1.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.797 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.254     2.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X94Y29         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.027     2.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X94Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.414     1.833    
    SLICE_X94Y29         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.063ns (21.000%)  route 0.237ns (79.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.872ns (routing 0.323ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.358ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.872     1.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y35         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.805 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.039     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X92Y35         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.859 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.198     2.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X91Y33         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.016     2.236    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.414     1.822    
    SLICE_X91Y33         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.063ns (21.000%)  route 0.237ns (79.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.872ns (routing 0.323ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.358ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.872     1.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y35         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.805 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.039     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X92Y35         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.859 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.198     2.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X91Y33         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.016     2.236    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.414     1.822    
    SLICE_X91Y33         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.063ns (21.000%)  route 0.237ns (79.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.872ns (routing 0.323ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.358ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.872     1.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y35         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.805 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.039     1.844    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X92Y35         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.859 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.198     2.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X91Y33         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.016     2.236    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.414     1.822    
    SLICE_X91Y33         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.049ns (14.583%)  route 0.287ns (85.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.864ns (routing 0.323ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.358ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.864     1.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X91Y33         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.798 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.287     2.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X96Y29         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.018     2.238    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X96Y29         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.414     1.824    
    SLICE_X96Y29         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.829    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.289ns (38.792%)  route 0.456ns (61.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 7.590 - 4.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.705ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.648ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.030     4.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X96Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y43         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.165     4.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X96Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.771 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.291     5.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X95Y43         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.589     8.179    
                         clock uncertainty           -0.035     8.144    
    SLICE_X95Y43         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.289ns (38.792%)  route 0.456ns (61.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 7.590 - 4.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.705ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.648ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.030     4.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X96Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y43         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.165     4.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X96Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.771 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.291     5.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X95Y43         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.589     8.179    
                         clock uncertainty           -0.035     8.144    
    SLICE_X95Y43         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.289ns (38.792%)  route 0.456ns (61.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 7.590 - 4.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.705ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.648ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.030     4.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X96Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y43         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.165     4.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X96Y43         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.771 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.291     5.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X95Y43         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.793     7.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.589     8.179    
                         clock uncertainty           -0.035     8.144    
    SLICE_X95Y43         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.116ns (17.549%)  route 0.545ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 7.599 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.705ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.648ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.423 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.545     4.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y47         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.802     7.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism              0.589     8.188    
                         clock uncertainty           -0.035     8.153    
    SLICE_X93Y47         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.116ns (17.549%)  route 0.545ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 7.599 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.705ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.648ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.423 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.545     4.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y47         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.802     7.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism              0.589     8.188    
                         clock uncertainty           -0.035     8.153    
    SLICE_X93Y47         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     8.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.116ns (17.549%)  route 0.545ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 7.599 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.705ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.648ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.423 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.545     4.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y47         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.802     7.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism              0.589     8.188    
                         clock uncertainty           -0.035     8.153    
    SLICE_X93Y47         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.116ns (17.549%)  route 0.545ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 7.599 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.705ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.648ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.423 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.545     4.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y47         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.802     7.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism              0.589     8.188    
                         clock uncertainty           -0.035     8.153    
    SLICE_X93Y47         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     8.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.116ns (17.549%)  route 0.545ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 7.599 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.705ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.648ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.423 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.545     4.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y47         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.802     7.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism              0.589     8.188    
                         clock uncertainty           -0.035     8.153    
    SLICE_X93Y47         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082     8.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.116ns (17.549%)  route 0.545ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 7.599 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.705ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.648ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.423 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.545     4.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y47         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.802     7.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism              0.589     8.188    
                         clock uncertainty           -0.035     8.153    
    SLICE_X93Y47         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     8.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.116ns (17.549%)  route 0.545ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 7.599 - 4.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.705ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.648ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.204     2.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          2.020     4.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.423 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.545     4.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X93Y47         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.722     5.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.797 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.802     7.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X93Y47         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism              0.589     8.188    
                         clock uncertainty           -0.035     8.153    
    SLICE_X93Y47         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.063ns (27.273%)  route 0.168ns (72.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.884ns (routing 0.323ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.358ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.884     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X96Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y43         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.985 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.033     2.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X96Y43         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.033 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.135     2.168    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X95Y43         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.031     2.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.461     2.006    
    SLICE_X95Y43         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.063ns (27.273%)  route 0.168ns (72.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.884ns (routing 0.323ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.358ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.884     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X96Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y43         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.985 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.033     2.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X96Y43         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.033 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.135     2.168    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X95Y43         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.031     2.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.461     2.006    
    SLICE_X95Y43         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.063ns (27.273%)  route 0.168ns (72.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.884ns (routing 0.323ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.358ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.884     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X96Y43         FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y43         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.985 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.033     2.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X96Y43         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.033 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.135     2.168    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_341
    SLICE_X95Y43         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.031     2.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.461     2.006    
    SLICE_X95Y43         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     2.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.881ns (routing 0.323ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.358ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.881     1.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X96Y44         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.983 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.164     2.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X96Y43         FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.038     2.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X96Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.499     1.975    
    SLICE_X96Y43         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.879ns (routing 0.323ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.358ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.879     1.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.981 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X94Y45         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.035     2.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.499     1.972    
    SLICE_X94Y45         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.879ns (routing 0.323ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.358ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.879     1.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.981 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X94Y45         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.035     2.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.499     1.972    
    SLICE_X94Y45         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.879ns (routing 0.323ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.358ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.879     1.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.981 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X94Y45         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.035     2.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.499     1.972    
    SLICE_X94Y45         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.879ns (routing 0.323ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.358ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.879     1.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.981 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X94Y45         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.035     2.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.499     1.972    
    SLICE_X94Y45         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.879ns (routing 0.323ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.358ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.879     1.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.981 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X94Y45         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.035     2.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.499     1.972    
    SLICE_X94Y45         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.879ns (routing 0.323ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.358ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.026     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.053 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          0.879     1.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X95Y43         FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y43         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.981 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     2.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X94Y45         FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.405     1.405    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=77, routed)          1.035     2.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X94Y45         FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.499     1.972    
    SLICE_X94Y45         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.175    





