{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683368278175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683368278175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 12:17:57 2023 " "Processing started: Sat May 06 12:17:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683368278175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368278175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368278175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683368282039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683368282039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../src/seven_segment.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/seven_segment.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318888 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../src/seven_segment.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/seven_segment.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/register_psr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/register_psr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_PSR-Pascale " "Found design unit 1: Register_PSR-Pascale" {  } { { "../src/register_psr.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_psr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_PSR " "Found entity 1: Register_PSR" {  } { { "../src/register_psr.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_psr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/register_bench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/register_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Bench-steven " "Found design unit 1: Register_Bench-steven" {  } { { "../src/register_bench.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_bench.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Bench " "Found entity 1: Register_Bench" {  } { { "../src/register_bench.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_bench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/register_and_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/register_and_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_and_memory-PU " "Found design unit 1: register_and_memory-PU" {  } { { "../src/register_and_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_and_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318919 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_and_memory " "Found entity 1: register_and_memory" {  } { { "../src/register_and_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_and_memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-Victor " "Found design unit 1: Processor-Victor" {  } { { "../src/processor.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318919 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../src/processor.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/process_unit_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/process_unit_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Process_Unit_2-PU " "Found design unit 1: Process_Unit_2-PU" {  } { { "../src/process_unit_2.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/process_unit_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318935 ""} { "Info" "ISGN_ENTITY_NAME" "1 Process_Unit_2 " "Found entity 1: Process_Unit_2" {  } { { "../src/process_unit_2.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/process_unit_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/process_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/process_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Process_Unit-PU " "Found design unit 1: Process_Unit-PU" {  } { { "../src/process_unit.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/process_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Process_Unit " "Found entity 1: Process_Unit" {  } { { "../src/process_unit.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/process_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Patrick " "Found design unit 1: PC-Patrick" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318966 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-Michel " "Found design unit 1: Mux21-Michel" {  } { { "../src/mux21.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318966 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "../src/mux21.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/instr_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/instr_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_unit-Igor " "Found design unit 1: instruction_unit-Igor" {  } { { "../src/instr_unit.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318966 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_unit " "Found entity 1: instruction_unit" {  } { { "../src/instr_unit.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-RTL " "Found design unit 1: instruction_memory-RTL" {  } { { "../src/instr_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318981 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../src/instr_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/extend_sign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/extend_sign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extend_Sign-Pascal " "Found design unit 1: Extend_Sign-Pascal" {  } { { "../src/extend_sign.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/extend_sign.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extend_Sign " "Found entity 1: Extend_Sign" {  } { { "../src/extend_sign.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/extend_sign.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Derick " "Found design unit 1: Decoder-Derick" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368318988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368318988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-marc " "Found design unit 1: Data_Memory-marc" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/data_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368319004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368319004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368319004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_benoit/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_benoit/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rts " "Found design unit 1: ALU-rts" {  } { { "../src/alu.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368319004 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/alu.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683368319004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368319004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683368319166 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Flags\[27..0\] processor.vhd(15) " "Using initial value X (don't care) for net \"Flags\[27..0\]\" at processor.vhd(15)" {  } { { "../src/processor.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/processor.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368319188 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Mux21:MUX_Rb " "Elaborating entity \"Mux21\" for hierarchy \"Mux21:MUX_Rb\"" {  } { { "../src/processor.vhd" "MUX_Rb" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/processor.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_unit instruction_unit:Instr_Unit " "Elaborating entity \"instruction_unit\" for hierarchy \"instruction_unit:Instr_Unit\"" {  } { { "../src/processor.vhd" "Instr_Unit" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/processor.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend_Sign instruction_unit:Instr_Unit\|Extend_Sign:Offset_Extend " "Elaborating entity \"Extend_Sign\" for hierarchy \"instruction_unit:Instr_Unit\|Extend_Sign:Offset_Extend\"" {  } { { "../src/instr_unit.vhd" "Offset_Extend" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_unit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 instruction_unit:Instr_Unit\|Mux21:MUX " "Elaborating entity \"Mux21\" for hierarchy \"instruction_unit:Instr_Unit\|Mux21:MUX\"" {  } { { "../src/instr_unit.vhd" "MUX" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_unit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC instruction_unit:Instr_Unit\|PC:PC_SET " "Elaborating entity \"PC\" for hierarchy \"instruction_unit:Instr_Unit\|PC:PC_SET\"" {  } { { "../src/instr_unit.vhd" "PC_SET" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_unit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_unit:Instr_Unit\|instruction_memory:INST_MEM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_unit:Instr_Unit\|instruction_memory:INST_MEM\"" {  } { { "../src/instr_unit.vhd" "INST_MEM" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_unit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Dec " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Dec\"" {  } { { "../src/processor.vhd" "Dec" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/processor.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rn decoder.vhd(29) " "Verilog HDL or VHDL warning at decoder.vhd(29): object \"Rn\" assigned a value but never read" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/decoder.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683368319773 "|Processor|Decoder:Dec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd decoder.vhd(30) " "Verilog HDL or VHDL warning at decoder.vhd(30): object \"Rd\" assigned a value but never read" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/decoder.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683368319773 "|Processor|Decoder:Dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegSel decoder.vhd(24) " "VHDL Process Statement warning at decoder.vhd(24): inferring latch(es) for signal or variable \"RegSel\", which holds its previous value in one or more paths through the process" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/decoder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683368319773 "|Processor|Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSel decoder.vhd(24) " "Inferred latch for \"RegSel\" at decoder.vhd(24)" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/decoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368319773 "|Processor|Decoder:Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_and_memory register_and_memory:REGISTER_AND_MEMORY " "Elaborating entity \"register_and_memory\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\"" {  } { { "../src/processor.vhd" "REGISTER_AND_MEMORY" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/processor.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend_Sign register_and_memory:REGISTER_AND_MEMORY\|Extend_Sign:IMM_EXTEND " "Elaborating entity \"Extend_Sign\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|Extend_Sign:IMM_EXTEND\"" {  } { { "../src/register_and_memory.vhd" "IMM_EXTEND" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_and_memory.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU register_and_memory:REGISTER_AND_MEMORY\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|ALU:ALU\"" {  } { { "../src/register_and_memory.vhd" "ALU" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_and_memory.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM " "Elaborating entity \"Data_Memory\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\"" {  } { { "../src/register_and_memory.vhd" "MEM" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_and_memory.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319927 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory data_memory.vhd(46) " "VHDL Process Statement warning at data_memory.vhd(46): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/data_memory.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683368319989 "|Processor|register_and_memory:REGISTER_AND_MEMORY|Data_Memory:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Bench register_and_memory:REGISTER_AND_MEMORY\|Register_Bench:REG " "Elaborating entity \"Register_Bench\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|Register_Bench:REG\"" {  } { { "../src/register_and_memory.vhd" "REG" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_and_memory.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368319989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_PSR register_and_memory:REGISTER_AND_MEMORY\|Register_PSR:AFF " "Elaborating entity \"Register_PSR\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|Register_PSR:AFF\"" {  } { { "../src/register_and_memory.vhd" "AFF" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_and_memory.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368320027 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATASAVED register_psr.vhd(30) " "VHDL Process Statement warning at register_psr.vhd(30): signal \"DATASAVED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/register_psr.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_psr.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683368320027 "|Processor|register_and_memory:REGISTER_AND_MEMORY|Register_PSR:AFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG register_and_memory:REGISTER_AND_MEMORY\|SEVEN_SEG:SEG1 " "Elaborating entity \"SEVEN_SEG\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|SEVEN_SEG:SEG1\"" {  } { { "../src/register_and_memory.vhd" "SEG1" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/register_and_memory.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368320058 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "instruction_unit:Instr_Unit\|instruction_memory:INST_MEM\|mem " "RAM logic \"instruction_unit:Instr_Unit\|instruction_memory:INST_MEM\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/instr_memory.vhd" "mem" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/instr_memory.vhd" 35 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1683368341425 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683368341425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:Dec\|RegSel " "Latch Decoder:Dec\|RegSel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[5\] " "Ports D and ENA on the latch are fed by the same signal instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[5\]" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683368349106 ""}  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/decoder.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683368349106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683368353819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683368364370 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Golden_Top 24 " "Ignored 24 assignments for entity \"DE10_LITE_Golden_Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683368364787 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683368364787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683368365690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683368365690 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/processor.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_Benoit/src/processor.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683368366739 "|Processor|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683368366739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4159 " "Implemented 4159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683368366739 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683368366739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4128 " "Implemented 4128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683368366739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683368366739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683368366808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 12:19:26 2023 " "Processing ended: Sat May 06 12:19:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683368366808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683368366808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683368366808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683368366808 ""}
