
Ultrasonic_Servo_Gate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fe8  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08002118  08002118  00012118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021a4  080021a4  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  080021a4  080021a4  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  080021a4  080021a4  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021a4  080021a4  000121a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080021a8  080021a8  000121a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  080021ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000008  080021b4  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  080021b4  00020098  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002c3c  00000000  00000000  00020031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c3a  00000000  00000000  00022c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002e8  00000000  00000000  000238a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000240  00000000  00000000  00023b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004704  00000000  00000000  00023dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005722  00000000  00000000  000284d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000c223  00000000  00000000  0002dbf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00039e19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000a04  00000000  00000000  00039e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000008 	.word	0x20000008
 800014c:	00000000 	.word	0x00000000
 8000150:	08002100 	.word	0x08002100

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000000c 	.word	0x2000000c
 800016c:	08002100 	.word	0x08002100

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	; 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	3c01      	subs	r4, #1
 80002ac:	bf28      	it	cs
 80002ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b2:	d2e9      	bcs.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2uiz>:
 800090c:	004a      	lsls	r2, r1, #1
 800090e:	d211      	bcs.n	8000934 <__aeabi_d2uiz+0x28>
 8000910:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000914:	d211      	bcs.n	800093a <__aeabi_d2uiz+0x2e>
 8000916:	d50d      	bpl.n	8000934 <__aeabi_d2uiz+0x28>
 8000918:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800091c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000920:	d40e      	bmi.n	8000940 <__aeabi_d2uiz+0x34>
 8000922:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000926:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800092a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800092e:	fa23 f002 	lsr.w	r0, r3, r2
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800093e:	d102      	bne.n	8000946 <__aeabi_d2uiz+0x3a>
 8000940:	f04f 30ff 	mov.w	r0, #4294967295
 8000944:	4770      	bx	lr
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	4770      	bx	lr

0800094c <App_Init>:

// -----------------------------------------------
//              Initialization
// -----------------------------------------------
void App_Init()
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
    ultrasonic_init.echo_pin  = ULTRASONIC_ECHO_PIN;
 8000950:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <App_Init+0x44>)
 8000952:	2200      	movs	r2, #0
 8000954:	801a      	strh	r2, [r3, #0]
    ultrasonic_init.echo_port = ULTRASONIC_ECHO_PORT;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <App_Init+0x44>)
 8000958:	4a0e      	ldr	r2, [pc, #56]	; (8000994 <App_Init+0x48>)
 800095a:	605a      	str	r2, [r3, #4]
    ultrasonic_init.trig_pin  = ULTRASONIC_TRIG_PIN;
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <App_Init+0x44>)
 800095e:	220f      	movs	r2, #15
 8000960:	811a      	strh	r2, [r3, #8]
    ultrasonic_init.trig_port = ULTRASONIC_TRIG_PORT;
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <App_Init+0x44>)
 8000964:	4a0c      	ldr	r2, [pc, #48]	; (8000998 <App_Init+0x4c>)
 8000966:	60da      	str	r2, [r3, #12]

    Servo_Attach(SERVO_PIN);       // Servo init
 8000968:	2001      	movs	r0, #1
 800096a:	f000 fbc3 	bl	80010f4 <Servo_Attach>
    Ultrasonic_Init(&ultrasonic_init); // Ultrasonic init
 800096e:	4808      	ldr	r0, [pc, #32]	; (8000990 <App_Init+0x44>)
 8000970:	f000 fc66 	bl	8001240 <Ultrasonic_Init>

    LCD_Init();
 8000974:	f000 f8ce 	bl	8000b14 <LCD_Init>
    LCD_Write_Command(LCD_Clear);
 8000978:	2001      	movs	r0, #1
 800097a:	f000 f93d 	bl	8000bf8 <LCD_Write_Command>
    LCD_Write_String((uint8_t*)"System Ready");
 800097e:	4807      	ldr	r0, [pc, #28]	; (800099c <App_Init+0x50>)
 8000980:	f000 fae6 	bl	8000f50 <LCD_Write_String>
    TIMx_delay_ms(500);
 8000984:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000988:	f001 fa3e 	bl	8001e08 <TIMx_delay_ms>
}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000024 	.word	0x20000024
 8000994:	40010800 	.word	0x40010800
 8000998:	40011000 	.word	0x40011000
 800099c:	08002118 	.word	0x08002118

080009a0 <Door_MoveSmooth>:
// -----------------------------------------------
//            Helper — Smooth door movement
// -----------------------------------------------
static void Door_MoveSmooth(uint8_t start, uint8_t end)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	460a      	mov	r2, r1
 80009aa:	71fb      	strb	r3, [r7, #7]
 80009ac:	4613      	mov	r3, r2
 80009ae:	71bb      	strb	r3, [r7, #6]
    if(start < end)  // open
 80009b0:	79fa      	ldrb	r2, [r7, #7]
 80009b2:	79bb      	ldrb	r3, [r7, #6]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d213      	bcs.n	80009e0 <Door_MoveSmooth+0x40>
    {
        for(int8_t a = start; a <= end; a += 5)
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	73fb      	strb	r3, [r7, #15]
 80009bc:	e00a      	b.n	80009d4 <Door_MoveSmooth+0x34>
        {
            Servo_Write((uint8_t)a);
 80009be:	7bfb      	ldrb	r3, [r7, #15]
 80009c0:	4618      	mov	r0, r3
 80009c2:	f000 fc01 	bl	80011c8 <Servo_Write>
            TIMx_delay_ms(DOOR_SPEED_DELAY);
 80009c6:	201e      	movs	r0, #30
 80009c8:	f001 fa1e 	bl	8001e08 <TIMx_delay_ms>
        for(int8_t a = start; a <= end; a += 5)
 80009cc:	7bfb      	ldrb	r3, [r7, #15]
 80009ce:	3305      	adds	r3, #5
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	73fb      	strb	r3, [r7, #15]
 80009d4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80009d8:	79bb      	ldrb	r3, [r7, #6]
 80009da:	429a      	cmp	r2, r3
 80009dc:	ddef      	ble.n	80009be <Door_MoveSmooth+0x1e>
        {
            Servo_Write((uint8_t)a);
            TIMx_delay_ms(DOOR_SPEED_DELAY);
        }
    }
}
 80009de:	e012      	b.n	8000a06 <Door_MoveSmooth+0x66>
        for(int8_t a = start; a >= end; a -= 5)
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	73bb      	strb	r3, [r7, #14]
 80009e4:	e00a      	b.n	80009fc <Door_MoveSmooth+0x5c>
            Servo_Write((uint8_t)a);
 80009e6:	7bbb      	ldrb	r3, [r7, #14]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f000 fbed 	bl	80011c8 <Servo_Write>
            TIMx_delay_ms(DOOR_SPEED_DELAY);
 80009ee:	201e      	movs	r0, #30
 80009f0:	f001 fa0a 	bl	8001e08 <TIMx_delay_ms>
        for(int8_t a = start; a >= end; a -= 5)
 80009f4:	7bbb      	ldrb	r3, [r7, #14]
 80009f6:	3b05      	subs	r3, #5
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	73bb      	strb	r3, [r7, #14]
 80009fc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000a00:	79bb      	ldrb	r3, [r7, #6]
 8000a02:	429a      	cmp	r2, r3
 8000a04:	daef      	bge.n	80009e6 <Door_MoveSmooth+0x46>
}
 8000a06:	bf00      	nop
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
	...

08000a10 <App_Start>:

// -----------------------------------------------
//              Main Logic
// -----------------------------------------------
void App_Start()
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
    distance = Ultrasonic_GetDistance(&ultrasonic_init);
 8000a14:	4837      	ldr	r0, [pc, #220]	; (8000af4 <App_Start+0xe4>)
 8000a16:	f000 fc77 	bl	8001308 <Ultrasonic_GetDistance>
 8000a1a:	4602      	mov	r2, r0
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	f7ff ff73 	bl	800090c <__aeabi_d2uiz>
 8000a26:	4603      	mov	r3, r0
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	4b33      	ldr	r3, [pc, #204]	; (8000af8 <App_Start+0xe8>)
 8000a2c:	801a      	strh	r2, [r3, #0]
    // ---- LCD Update ----
    LCD_Write_Command(LCD_Clear);
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f000 f8e2 	bl	8000bf8 <LCD_Write_Command>
    LCD_Write_String((uint8_t*) "Distance: ");
 8000a34:	4831      	ldr	r0, [pc, #196]	; (8000afc <App_Start+0xec>)
 8000a36:	f000 fa8b 	bl	8000f50 <LCD_Write_String>
    LCD_Write_Number(distance);
 8000a3a:	4b2f      	ldr	r3, [pc, #188]	; (8000af8 <App_Start+0xe8>)
 8000a3c:	881b      	ldrh	r3, [r3, #0]
 8000a3e:	b29b      	uxth	r3, r3
 8000a40:	4618      	mov	r0, r3
 8000a42:	f000 faa1 	bl	8000f88 <LCD_Write_Number>
    LCD_Write_String((uint8_t*)"cm");
 8000a46:	482e      	ldr	r0, [pc, #184]	; (8000b00 <App_Start+0xf0>)
 8000a48:	f000 fa82 	bl	8000f50 <LCD_Write_String>

    LCD_Write_Command(LINE_TWO);
 8000a4c:	20c0      	movs	r0, #192	; 0xc0
 8000a4e:	f000 f8d3 	bl	8000bf8 <LCD_Write_Command>

    // ---------------------------------------
    //              Door Logic
    // ---------------------------------------

    if(distance < OPEN_TH && is_open == 0)  // Someone present + door closed  → open
 8000a52:	4b29      	ldr	r3, [pc, #164]	; (8000af8 <App_Start+0xe8>)
 8000a54:	881b      	ldrh	r3, [r3, #0]
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	2b0e      	cmp	r3, #14
 8000a5a:	d80f      	bhi.n	8000a7c <App_Start+0x6c>
 8000a5c:	4b29      	ldr	r3, [pc, #164]	; (8000b04 <App_Start+0xf4>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d10a      	bne.n	8000a7c <App_Start+0x6c>
    {
        Door_MoveSmooth(DOOR_CLOSE_ANGLE, DOOR_OPEN_ANGLE);
 8000a66:	215a      	movs	r1, #90	; 0x5a
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f7ff ff99 	bl	80009a0 <Door_MoveSmooth>
        is_open = 1;
 8000a6e:	4b25      	ldr	r3, [pc, #148]	; (8000b04 <App_Start+0xf4>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	701a      	strb	r2, [r3, #0]

        LCD_Write_String((uint8_t*)"Door Opened");
 8000a74:	4824      	ldr	r0, [pc, #144]	; (8000b08 <App_Start+0xf8>)
 8000a76:	f000 fa6b 	bl	8000f50 <LCD_Write_String>
 8000a7a:	e035      	b.n	8000ae8 <App_Start+0xd8>
    }
    else if(distance < OPEN_TH && is_open == 1)   // Someone present + door open → keep open
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	; (8000af8 <App_Start+0xe8>)
 8000a7e:	881b      	ldrh	r3, [r3, #0]
 8000a80:	b29b      	uxth	r3, r3
 8000a82:	2b0e      	cmp	r3, #14
 8000a84:	d80b      	bhi.n	8000a9e <App_Start+0x8e>
 8000a86:	4b1f      	ldr	r3, [pc, #124]	; (8000b04 <App_Start+0xf4>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d106      	bne.n	8000a9e <App_Start+0x8e>
    {
        Servo_Write(DOOR_OPEN_ANGLE);
 8000a90:	205a      	movs	r0, #90	; 0x5a
 8000a92:	f000 fb99 	bl	80011c8 <Servo_Write>
        LCD_Write_String((uint8_t*)"Door Open");
 8000a96:	481d      	ldr	r0, [pc, #116]	; (8000b0c <App_Start+0xfc>)
 8000a98:	f000 fa5a 	bl	8000f50 <LCD_Write_String>
 8000a9c:	e024      	b.n	8000ae8 <App_Start+0xd8>
    }
    else if(distance > CLOSE_TH && is_open == 1)  // Someone present + door open → keep open
 8000a9e:	4b16      	ldr	r3, [pc, #88]	; (8000af8 <App_Start+0xe8>)
 8000aa0:	881b      	ldrh	r3, [r3, #0]
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	2b12      	cmp	r3, #18
 8000aa6:	d90f      	bls.n	8000ac8 <App_Start+0xb8>
 8000aa8:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <App_Start+0xf4>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d10a      	bne.n	8000ac8 <App_Start+0xb8>
    {
        Door_MoveSmooth(DOOR_OPEN_ANGLE, DOOR_CLOSE_ANGLE);
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	205a      	movs	r0, #90	; 0x5a
 8000ab6:	f7ff ff73 	bl	80009a0 <Door_MoveSmooth>
        is_open = 0;
 8000aba:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <App_Start+0xf4>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	701a      	strb	r2, [r3, #0]

        LCD_Write_String((uint8_t*)"Door Closed");
 8000ac0:	4813      	ldr	r0, [pc, #76]	; (8000b10 <App_Start+0x100>)
 8000ac2:	f000 fa45 	bl	8000f50 <LCD_Write_String>
 8000ac6:	e00f      	b.n	8000ae8 <App_Start+0xd8>
    }
    else if(distance > CLOSE_TH && is_open == 0)  // No one + door closed → keep closed
 8000ac8:	4b0b      	ldr	r3, [pc, #44]	; (8000af8 <App_Start+0xe8>)
 8000aca:	881b      	ldrh	r3, [r3, #0]
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	2b12      	cmp	r3, #18
 8000ad0:	d90a      	bls.n	8000ae8 <App_Start+0xd8>
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <App_Start+0xf4>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d105      	bne.n	8000ae8 <App_Start+0xd8>
    {
        Servo_Write(DOOR_CLOSE_ANGLE);
 8000adc:	2000      	movs	r0, #0
 8000ade:	f000 fb73 	bl	80011c8 <Servo_Write>
        LCD_Write_String((uint8_t*)"Door Closed");
 8000ae2:	480b      	ldr	r0, [pc, #44]	; (8000b10 <App_Start+0x100>)
 8000ae4:	f000 fa34 	bl	8000f50 <LCD_Write_String>
    }
    TIMx_delay_ms(REFRESH_RATE);
 8000ae8:	20c8      	movs	r0, #200	; 0xc8
 8000aea:	f001 f98d 	bl	8001e08 <TIMx_delay_ms>
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000024 	.word	0x20000024
 8000af8:	20000036 	.word	0x20000036
 8000afc:	08002128 	.word	0x08002128
 8000b00:	08002134 	.word	0x08002134
 8000b04:	20000034 	.word	0x20000034
 8000b08:	08002138 	.word	0x08002138
 8000b0c:	08002144 	.word	0x08002144
 8000b10:	08002150 	.word	0x08002150

08000b14 <LCD_Init>:
#include "stdio.h"

#include "LCD.h"

void LCD_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af00      	add	r7, sp, #0

	GPIO_Pin_Config D7 = {GPIOx_PIN_12 , GPIO_MODE_OUTPUT_PP, GPIO_SPEED_10MHZ};
 8000b1a:	4b2f      	ldr	r3, [pc, #188]	; (8000bd8 <LCD_Init+0xc4>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	617b      	str	r3, [r7, #20]
	GPIO_Pin_Config D6 = {GPIOx_PIN_13 , GPIO_MODE_OUTPUT_PP, GPIO_SPEED_10MHZ};
 8000b20:	4b2e      	ldr	r3, [pc, #184]	; (8000bdc <LCD_Init+0xc8>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	613b      	str	r3, [r7, #16]
	GPIO_Pin_Config D5 = {GPIOx_PIN_14 , GPIO_MODE_OUTPUT_PP, GPIO_SPEED_10MHZ};
 8000b26:	4b2e      	ldr	r3, [pc, #184]	; (8000be0 <LCD_Init+0xcc>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	60fb      	str	r3, [r7, #12]
	GPIO_Pin_Config D4 = {GPIOx_PIN_15 , GPIO_MODE_OUTPUT_PP, GPIO_SPEED_10MHZ};
 8000b2c:	4b2d      	ldr	r3, [pc, #180]	; (8000be4 <LCD_Init+0xd0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	60bb      	str	r3, [r7, #8]
	GPIO_Pin_Config RS = {GPIOx_PIN_11 , GPIO_MODE_OUTPUT_PP, GPIO_SPEED_10MHZ};
 8000b32:	4b2d      	ldr	r3, [pc, #180]	; (8000be8 <LCD_Init+0xd4>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	607b      	str	r3, [r7, #4]
	GPIO_Pin_Config EN = {GPIOx_PIN_8  , GPIO_MODE_OUTPUT_PP, GPIO_SPEED_10MHZ};
 8000b38:	4b2c      	ldr	r3, [pc, #176]	; (8000bec <LCD_Init+0xd8>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	603b      	str	r3, [r7, #0]

	MCAL_GPIO_Init(GPIOB , &D7);
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	4619      	mov	r1, r3
 8000b44:	482a      	ldr	r0, [pc, #168]	; (8000bf0 <LCD_Init+0xdc>)
 8000b46:	f000 fd6d 	bl	8001624 <MCAL_GPIO_Init>
	MCAL_GPIO_Init(GPIOB , &D6);
 8000b4a:	f107 0310 	add.w	r3, r7, #16
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4827      	ldr	r0, [pc, #156]	; (8000bf0 <LCD_Init+0xdc>)
 8000b52:	f000 fd67 	bl	8001624 <MCAL_GPIO_Init>
	MCAL_GPIO_Init(GPIOB , &D5);
 8000b56:	f107 030c 	add.w	r3, r7, #12
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4824      	ldr	r0, [pc, #144]	; (8000bf0 <LCD_Init+0xdc>)
 8000b5e:	f000 fd61 	bl	8001624 <MCAL_GPIO_Init>
	MCAL_GPIO_Init(GPIOB , &D4);
 8000b62:	f107 0308 	add.w	r3, r7, #8
 8000b66:	4619      	mov	r1, r3
 8000b68:	4821      	ldr	r0, [pc, #132]	; (8000bf0 <LCD_Init+0xdc>)
 8000b6a:	f000 fd5b 	bl	8001624 <MCAL_GPIO_Init>
	MCAL_GPIO_Init(GPIOA , &RS);
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	4619      	mov	r1, r3
 8000b72:	4820      	ldr	r0, [pc, #128]	; (8000bf4 <LCD_Init+0xe0>)
 8000b74:	f000 fd56 	bl	8001624 <MCAL_GPIO_Init>
	MCAL_GPIO_Init(GPIOA , &EN);
 8000b78:	463b      	mov	r3, r7
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	481d      	ldr	r0, [pc, #116]	; (8000bf4 <LCD_Init+0xe0>)
 8000b7e:	f000 fd51 	bl	8001624 <MCAL_GPIO_Init>


	LCD_Write_Command(0x3);
 8000b82:	2003      	movs	r0, #3
 8000b84:	f000 f838 	bl	8000bf8 <LCD_Write_Command>
	delay_ms(4);
 8000b88:	2004      	movs	r0, #4
 8000b8a:	f000 fe17 	bl	80017bc <delay_ms>
	LCD_Write_Command(0x3);
 8000b8e:	2003      	movs	r0, #3
 8000b90:	f000 f832 	bl	8000bf8 <LCD_Write_Command>
	delay_ms(4);
 8000b94:	2004      	movs	r0, #4
 8000b96:	f000 fe11 	bl	80017bc <delay_ms>
	LCD_Write_Command(0x3);
 8000b9a:	2003      	movs	r0, #3
 8000b9c:	f000 f82c 	bl	8000bf8 <LCD_Write_Command>
	delay_ms(4);
 8000ba0:	2004      	movs	r0, #4
 8000ba2:	f000 fe0b 	bl	80017bc <delay_ms>
	LCD_Write_Command(MOOD4);
 8000ba6:	2002      	movs	r0, #2
 8000ba8:	f000 f826 	bl	8000bf8 <LCD_Write_Command>
	LCD_Write_Command(LCD_4BIT_2LINE);
 8000bac:	2028      	movs	r0, #40	; 0x28
 8000bae:	f000 f823 	bl	8000bf8 <LCD_Write_Command>
	LCD_Write_Command(DISPLAY_OFF_CURSER_OFF);
 8000bb2:	2008      	movs	r0, #8
 8000bb4:	f000 f820 	bl	8000bf8 <LCD_Write_Command>
	LCD_Write_Command(LCD_Clear);
 8000bb8:	2001      	movs	r0, #1
 8000bba:	f000 f81d 	bl	8000bf8 <LCD_Write_Command>
	LCD_Write_Command(LCD_CURSER_INC_RIGHT);
 8000bbe:	2006      	movs	r0, #6
 8000bc0:	f000 f81a 	bl	8000bf8 <LCD_Write_Command>
	LCD_Write_Command(LCD_Clear);
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	f000 f817 	bl	8000bf8 <LCD_Write_Command>
	LCD_Write_Command(LCD_TurnOnDisplay);
 8000bca:	200c      	movs	r0, #12
 8000bcc:	f000 f814 	bl	8000bf8 <LCD_Write_Command>
}
 8000bd0:	bf00      	nop
 8000bd2:	3718      	adds	r7, #24
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	0800215c 	.word	0x0800215c
 8000bdc:	08002160 	.word	0x08002160
 8000be0:	08002164 	.word	0x08002164
 8000be4:	08002168 	.word	0x08002168
 8000be8:	0800216c 	.word	0x0800216c
 8000bec:	08002170 	.word	0x08002170
 8000bf0:	40010c00 	.word	0x40010c00
 8000bf4:	40010800 	.word	0x40010800

08000bf8 <LCD_Write_Command>:
void LCD_Write_Command(uint8_t cmd)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
     RS(0);/*Select Command register.*/
 8000c02:	4b66      	ldr	r3, [pc, #408]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000c04:	68db      	ldr	r3, [r3, #12]
 8000c06:	4a65      	ldr	r2, [pc, #404]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000c08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c0c:	60d3      	str	r3, [r2, #12]
	 D7(GET_BIT(cmd,7)); 
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	09db      	lsrs	r3, r3, #7
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d106      	bne.n	8000c2a <LCD_Write_Command+0x32>
 8000c1c:	4b60      	ldr	r3, [pc, #384]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	4a5f      	ldr	r2, [pc, #380]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c26:	60d3      	str	r3, [r2, #12]
 8000c28:	e005      	b.n	8000c36 <LCD_Write_Command+0x3e>
 8000c2a:	4b5d      	ldr	r3, [pc, #372]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	4a5c      	ldr	r2, [pc, #368]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c30:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c34:	60d3      	str	r3, [r2, #12]
	 D6(GET_BIT(cmd,6));    /*Send the most four bit to data pins.*/
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	099b      	lsrs	r3, r3, #6
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	f003 0301 	and.w	r3, r3, #1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d106      	bne.n	8000c52 <LCD_Write_Command+0x5a>
 8000c44:	4b56      	ldr	r3, [pc, #344]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	4a55      	ldr	r2, [pc, #340]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c4e:	60d3      	str	r3, [r2, #12]
 8000c50:	e005      	b.n	8000c5e <LCD_Write_Command+0x66>
 8000c52:	4b53      	ldr	r3, [pc, #332]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	4a52      	ldr	r2, [pc, #328]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c5c:	60d3      	str	r3, [r2, #12]
	 D5(GET_BIT(cmd,5));
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	095b      	lsrs	r3, r3, #5
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d106      	bne.n	8000c7a <LCD_Write_Command+0x82>
 8000c6c:	4b4c      	ldr	r3, [pc, #304]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	4a4b      	ldr	r2, [pc, #300]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c76:	60d3      	str	r3, [r2, #12]
 8000c78:	e005      	b.n	8000c86 <LCD_Write_Command+0x8e>
 8000c7a:	4b49      	ldr	r3, [pc, #292]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c7c:	68db      	ldr	r3, [r3, #12]
 8000c7e:	4a48      	ldr	r2, [pc, #288]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c84:	60d3      	str	r3, [r2, #12]
	 D4(GET_BIT(cmd,4)); 
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	091b      	lsrs	r3, r3, #4
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	f003 0301 	and.w	r3, r3, #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d106      	bne.n	8000ca2 <LCD_Write_Command+0xaa>
 8000c94:	4b42      	ldr	r3, [pc, #264]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	4a41      	ldr	r2, [pc, #260]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000c9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000c9e:	60d3      	str	r3, [r2, #12]
 8000ca0:	e005      	b.n	8000cae <LCD_Write_Command+0xb6>
 8000ca2:	4b3f      	ldr	r3, [pc, #252]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000ca4:	68db      	ldr	r3, [r3, #12]
 8000ca6:	4a3e      	ldr	r2, [pc, #248]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cac:	60d3      	str	r3, [r2, #12]
	 TRIGGER_LCD(); /*Enable EN for 1 ms then disable it for 1ms.*/
 8000cae:	4b3b      	ldr	r3, [pc, #236]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	4a3a      	ldr	r2, [pc, #232]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cb8:	60d3      	str	r3, [r2, #12]
 8000cba:	2001      	movs	r0, #1
 8000cbc:	f000 fd7e 	bl	80017bc <delay_ms>
 8000cc0:	4b36      	ldr	r3, [pc, #216]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	4a35      	ldr	r2, [pc, #212]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000cc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000cca:	60d3      	str	r3, [r2, #12]
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f000 fd75 	bl	80017bc <delay_ms>
	 D7(GET_BIT(cmd,3));
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	08db      	lsrs	r3, r3, #3
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	f003 0301 	and.w	r3, r3, #1
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d106      	bne.n	8000cee <LCD_Write_Command+0xf6>
 8000ce0:	4b2f      	ldr	r3, [pc, #188]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	4a2e      	ldr	r2, [pc, #184]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000ce6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000cea:	60d3      	str	r3, [r2, #12]
 8000cec:	e005      	b.n	8000cfa <LCD_Write_Command+0x102>
 8000cee:	4b2c      	ldr	r3, [pc, #176]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	4a2b      	ldr	r2, [pc, #172]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000cf4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cf8:	60d3      	str	r3, [r2, #12]
	 D6(GET_BIT(cmd,2));   /*Send the least four bit to data pins.*/
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	089b      	lsrs	r3, r3, #2
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	f003 0301 	and.w	r3, r3, #1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d106      	bne.n	8000d16 <LCD_Write_Command+0x11e>
 8000d08:	4b25      	ldr	r3, [pc, #148]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	4a24      	ldr	r2, [pc, #144]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d12:	60d3      	str	r3, [r2, #12]
 8000d14:	e005      	b.n	8000d22 <LCD_Write_Command+0x12a>
 8000d16:	4b22      	ldr	r3, [pc, #136]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d18:	68db      	ldr	r3, [r3, #12]
 8000d1a:	4a21      	ldr	r2, [pc, #132]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d1c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d20:	60d3      	str	r3, [r2, #12]
	 D5(GET_BIT(cmd,1));
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	085b      	lsrs	r3, r3, #1
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	f003 0301 	and.w	r3, r3, #1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d106      	bne.n	8000d3e <LCD_Write_Command+0x146>
 8000d30:	4b1b      	ldr	r3, [pc, #108]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	4a1a      	ldr	r2, [pc, #104]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d3a:	60d3      	str	r3, [r2, #12]
 8000d3c:	e005      	b.n	8000d4a <LCD_Write_Command+0x152>
 8000d3e:	4b18      	ldr	r3, [pc, #96]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d40:	68db      	ldr	r3, [r3, #12]
 8000d42:	4a17      	ldr	r2, [pc, #92]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d48:	60d3      	str	r3, [r2, #12]
	 D4(GET_BIT(cmd,0));
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	f003 0301 	and.w	r3, r3, #1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d106      	bne.n	8000d62 <LCD_Write_Command+0x16a>
 8000d54:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	4a11      	ldr	r2, [pc, #68]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d5e:	60d3      	str	r3, [r2, #12]
 8000d60:	e005      	b.n	8000d6e <LCD_Write_Command+0x176>
 8000d62:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	4a0e      	ldr	r2, [pc, #56]	; (8000da0 <LCD_Write_Command+0x1a8>)
 8000d68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d6c:	60d3      	str	r3, [r2, #12]
     TRIGGER_LCD(); /*Enable EN for 1 ms then disable it for 1ms.*/
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000d70:	68db      	ldr	r3, [r3, #12]
 8000d72:	4a0a      	ldr	r2, [pc, #40]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000d74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d78:	60d3      	str	r3, [r2, #12]
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f000 fd1e 	bl	80017bc <delay_ms>
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	4a05      	ldr	r2, [pc, #20]	; (8000d9c <LCD_Write_Command+0x1a4>)
 8000d86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d8a:	60d3      	str	r3, [r2, #12]
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	f000 fd15 	bl	80017bc <delay_ms>
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40010800 	.word	0x40010800
 8000da0:	40010c00 	.word	0x40010c00

08000da4 <LCD_Write_Char>:
void LCD_Write_Char(uint8_t data)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
	RS(1);
 8000dae:	4b66      	ldr	r3, [pc, #408]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	4a65      	ldr	r2, [pc, #404]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000db4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000db8:	60d3      	str	r3, [r2, #12]
	D7(GET_BIT(data,7));
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	09db      	lsrs	r3, r3, #7
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	f003 0301 	and.w	r3, r3, #1
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d106      	bne.n	8000dd6 <LCD_Write_Char+0x32>
 8000dc8:	4b60      	ldr	r3, [pc, #384]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	4a5f      	ldr	r2, [pc, #380]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000dce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000dd2:	60d3      	str	r3, [r2, #12]
 8000dd4:	e005      	b.n	8000de2 <LCD_Write_Char+0x3e>
 8000dd6:	4b5d      	ldr	r3, [pc, #372]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	4a5c      	ldr	r2, [pc, #368]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000ddc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000de0:	60d3      	str	r3, [r2, #12]
	D6(GET_BIT(data,6));    /*Send the most four bit to data pins.*/
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	099b      	lsrs	r3, r3, #6
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d106      	bne.n	8000dfe <LCD_Write_Char+0x5a>
 8000df0:	4b56      	ldr	r3, [pc, #344]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	4a55      	ldr	r2, [pc, #340]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000df6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000dfa:	60d3      	str	r3, [r2, #12]
 8000dfc:	e005      	b.n	8000e0a <LCD_Write_Char+0x66>
 8000dfe:	4b53      	ldr	r3, [pc, #332]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	4a52      	ldr	r2, [pc, #328]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e04:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e08:	60d3      	str	r3, [r2, #12]
	D5(GET_BIT(data,5));
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	095b      	lsrs	r3, r3, #5
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	f003 0301 	and.w	r3, r3, #1
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d106      	bne.n	8000e26 <LCD_Write_Char+0x82>
 8000e18:	4b4c      	ldr	r3, [pc, #304]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	4a4b      	ldr	r2, [pc, #300]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000e22:	60d3      	str	r3, [r2, #12]
 8000e24:	e005      	b.n	8000e32 <LCD_Write_Char+0x8e>
 8000e26:	4b49      	ldr	r3, [pc, #292]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e28:	68db      	ldr	r3, [r3, #12]
 8000e2a:	4a48      	ldr	r2, [pc, #288]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e30:	60d3      	str	r3, [r2, #12]
	D4(GET_BIT(data,4));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	091b      	lsrs	r3, r3, #4
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	f003 0301 	and.w	r3, r3, #1
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d106      	bne.n	8000e4e <LCD_Write_Char+0xaa>
 8000e40:	4b42      	ldr	r3, [pc, #264]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	4a41      	ldr	r2, [pc, #260]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e46:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000e4a:	60d3      	str	r3, [r2, #12]
 8000e4c:	e005      	b.n	8000e5a <LCD_Write_Char+0xb6>
 8000e4e:	4b3f      	ldr	r3, [pc, #252]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	4a3e      	ldr	r2, [pc, #248]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e58:	60d3      	str	r3, [r2, #12]
	TRIGGER_LCD(); /*Enable EN for 1 ms then disable it for 1ms.*/
 8000e5a:	4b3b      	ldr	r3, [pc, #236]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	4a3a      	ldr	r2, [pc, #232]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000e60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e64:	60d3      	str	r3, [r2, #12]
 8000e66:	2001      	movs	r0, #1
 8000e68:	f000 fca8 	bl	80017bc <delay_ms>
 8000e6c:	4b36      	ldr	r3, [pc, #216]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	4a35      	ldr	r2, [pc, #212]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000e72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e76:	60d3      	str	r3, [r2, #12]
 8000e78:	2001      	movs	r0, #1
 8000e7a:	f000 fc9f 	bl	80017bc <delay_ms>
	D7(GET_BIT(data,3));
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	08db      	lsrs	r3, r3, #3
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	f003 0301 	and.w	r3, r3, #1
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d106      	bne.n	8000e9a <LCD_Write_Char+0xf6>
 8000e8c:	4b2f      	ldr	r3, [pc, #188]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	4a2e      	ldr	r2, [pc, #184]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e96:	60d3      	str	r3, [r2, #12]
 8000e98:	e005      	b.n	8000ea6 <LCD_Write_Char+0x102>
 8000e9a:	4b2c      	ldr	r3, [pc, #176]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	4a2b      	ldr	r2, [pc, #172]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000ea0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ea4:	60d3      	str	r3, [r2, #12]
	D6(GET_BIT(data,2));   /*Send the least four bit to data pins.*/
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	089b      	lsrs	r3, r3, #2
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	f003 0301 	and.w	r3, r3, #1
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d106      	bne.n	8000ec2 <LCD_Write_Char+0x11e>
 8000eb4:	4b25      	ldr	r3, [pc, #148]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	4a24      	ldr	r2, [pc, #144]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000eba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000ebe:	60d3      	str	r3, [r2, #12]
 8000ec0:	e005      	b.n	8000ece <LCD_Write_Char+0x12a>
 8000ec2:	4b22      	ldr	r3, [pc, #136]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	4a21      	ldr	r2, [pc, #132]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000ec8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ecc:	60d3      	str	r3, [r2, #12]
	D5(GET_BIT(data,1));
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	085b      	lsrs	r3, r3, #1
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d106      	bne.n	8000eea <LCD_Write_Char+0x146>
 8000edc:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	4a1a      	ldr	r2, [pc, #104]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000ee2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ee6:	60d3      	str	r3, [r2, #12]
 8000ee8:	e005      	b.n	8000ef6 <LCD_Write_Char+0x152>
 8000eea:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	4a17      	ldr	r2, [pc, #92]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000ef0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ef4:	60d3      	str	r3, [r2, #12]
	D4(GET_BIT(data,0));
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	f003 0301 	and.w	r3, r3, #1
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d106      	bne.n	8000f0e <LCD_Write_Char+0x16a>
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	4a11      	ldr	r2, [pc, #68]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000f06:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000f0a:	60d3      	str	r3, [r2, #12]
 8000f0c:	e005      	b.n	8000f1a <LCD_Write_Char+0x176>
 8000f0e:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	4a0e      	ldr	r2, [pc, #56]	; (8000f4c <LCD_Write_Char+0x1a8>)
 8000f14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f18:	60d3      	str	r3, [r2, #12]
	TRIGGER_LCD(); /*Enable EN for 1 ms then disable it for 1ms.*/
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000f1c:	68db      	ldr	r3, [r3, #12]
 8000f1e:	4a0a      	ldr	r2, [pc, #40]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000f20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f24:	60d3      	str	r3, [r2, #12]
 8000f26:	2001      	movs	r0, #1
 8000f28:	f000 fc48 	bl	80017bc <delay_ms>
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	4a05      	ldr	r2, [pc, #20]	; (8000f48 <LCD_Write_Char+0x1a4>)
 8000f32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f36:	60d3      	str	r3, [r2, #12]
 8000f38:	2001      	movs	r0, #1
 8000f3a:	f000 fc3f 	bl	80017bc <delay_ms>
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40010800 	.word	0x40010800
 8000f4c:	40010c00 	.word	0x40010c00

08000f50 <LCD_Write_String>:
void LCD_Write_String(uint8_t *txt)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
     uint8_t index = 0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	73fb      	strb	r3, [r7, #15]
	 while(txt[index] != '\0')
 8000f5c:	e009      	b.n	8000f72 <LCD_Write_String+0x22>
	 {
		 LCD_Write_Char(txt[index]);
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff ff1c 	bl	8000da4 <LCD_Write_Char>
		 index++;
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	73fb      	strb	r3, [r7, #15]
	 while(txt[index] != '\0')
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	4413      	add	r3, r2
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d1ef      	bne.n	8000f5e <LCD_Write_String+0xe>
	 }
}
 8000f7e:	bf00      	nop
 8000f80:	bf00      	nop
 8000f82:	3710      	adds	r7, #16
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <LCD_Write_Number>:
void LCD_Write_Number(int32_t number)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08a      	sub	sp, #40	; 0x28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	if(number == 0)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d103      	bne.n	8000f9e <LCD_Write_Number+0x16>
	{
		LCD_Write_Char('0');
 8000f96:	2030      	movs	r0, #48	; 0x30
 8000f98:	f7ff ff04 	bl	8000da4 <LCD_Write_Char>
		for(int8_t j = (i-1) ; j >= 0 ; j--)
		{
			LCD_Write_Char(arr_num[j]);
		}
	}
}
 8000f9c:	e0a3      	b.n	80010e6 <LCD_Write_Number+0x15e>
	else if(number > 0)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	dd4d      	ble.n	8001040 <LCD_Write_Number+0xb8>
		uint8_t arr_num[10] = {0};
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61bb      	str	r3, [r7, #24]
 8000fa8:	f107 031c 	add.w	r3, r7, #28
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	809a      	strh	r2, [r3, #4]
		int8_t i = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		while(number > 0)
 8000fb8:	e023      	b.n	8001002 <LCD_Write_Number+0x7a>
			arr_num[i] = (number % 10) + 48;
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	4b4c      	ldr	r3, [pc, #304]	; (80010f0 <LCD_Write_Number+0x168>)
 8000fbe:	fb83 1302 	smull	r1, r3, r3, r2
 8000fc2:	1099      	asrs	r1, r3, #2
 8000fc4:	17d3      	asrs	r3, r2, #31
 8000fc6:	1ac9      	subs	r1, r1, r3
 8000fc8:	460b      	mov	r3, r1
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	440b      	add	r3, r1
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	1ad1      	subs	r1, r2, r3
 8000fd2:	b2ca      	uxtb	r2, r1
 8000fd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000fd8:	3230      	adds	r2, #48	; 0x30
 8000fda:	b2d2      	uxtb	r2, r2
 8000fdc:	3328      	adds	r3, #40	; 0x28
 8000fde:	443b      	add	r3, r7
 8000fe0:	f803 2c10 	strb.w	r2, [r3, #-16]
			number /= 10;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4a42      	ldr	r2, [pc, #264]	; (80010f0 <LCD_Write_Number+0x168>)
 8000fe8:	fb82 1203 	smull	r1, r2, r2, r3
 8000fec:	1092      	asrs	r2, r2, #2
 8000fee:	17db      	asrs	r3, r3, #31
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	607b      	str	r3, [r7, #4]
			i++;
 8000ff4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		while(number > 0)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	dcd8      	bgt.n	8000fba <LCD_Write_Number+0x32>
		for(int8_t j = (i-1) ; j >= 0 ; j--)
 8001008:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800100c:	3b01      	subs	r3, #1
 800100e:	b2db      	uxtb	r3, r3
 8001010:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001014:	e00f      	b.n	8001036 <LCD_Write_Number+0xae>
			LCD_Write_Char(arr_num[j]);
 8001016:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800101a:	3328      	adds	r3, #40	; 0x28
 800101c:	443b      	add	r3, r7
 800101e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff febe 	bl	8000da4 <LCD_Write_Char>
		for(int8_t j = (i-1) ; j >= 0 ; j--)
 8001028:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800102c:	b2db      	uxtb	r3, r3
 800102e:	3b01      	subs	r3, #1
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001036:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800103a:	2b00      	cmp	r3, #0
 800103c:	daeb      	bge.n	8001016 <LCD_Write_Number+0x8e>
}
 800103e:	e052      	b.n	80010e6 <LCD_Write_Number+0x15e>
		number*= -1;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	425b      	negs	r3, r3
 8001044:	607b      	str	r3, [r7, #4]
		uint8_t arr_num[10] = {0};
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	f107 0310 	add.w	r3, r7, #16
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	809a      	strh	r2, [r3, #4]
		int8_t i = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		while(number > 0)
 800105a:	e023      	b.n	80010a4 <LCD_Write_Number+0x11c>
			arr_num[i] = (number % 10) + 48;
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	4b24      	ldr	r3, [pc, #144]	; (80010f0 <LCD_Write_Number+0x168>)
 8001060:	fb83 1302 	smull	r1, r3, r3, r2
 8001064:	1099      	asrs	r1, r3, #2
 8001066:	17d3      	asrs	r3, r2, #31
 8001068:	1ac9      	subs	r1, r1, r3
 800106a:	460b      	mov	r3, r1
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	440b      	add	r3, r1
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	1ad1      	subs	r1, r2, r3
 8001074:	b2ca      	uxtb	r2, r1
 8001076:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800107a:	3230      	adds	r2, #48	; 0x30
 800107c:	b2d2      	uxtb	r2, r2
 800107e:	3328      	adds	r3, #40	; 0x28
 8001080:	443b      	add	r3, r7
 8001082:	f803 2c1c 	strb.w	r2, [r3, #-28]
			number /= 10;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a19      	ldr	r2, [pc, #100]	; (80010f0 <LCD_Write_Number+0x168>)
 800108a:	fb82 1203 	smull	r1, r2, r2, r3
 800108e:	1092      	asrs	r2, r2, #2
 8001090:	17db      	asrs	r3, r3, #31
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	607b      	str	r3, [r7, #4]
			i++;
 8001096:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800109a:	b2db      	uxtb	r3, r3
 800109c:	3301      	adds	r3, #1
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		while(number > 0)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	dcd8      	bgt.n	800105c <LCD_Write_Number+0xd4>
		LCD_Write_Char('-');
 80010aa:	202d      	movs	r0, #45	; 0x2d
 80010ac:	f7ff fe7a 	bl	8000da4 <LCD_Write_Char>
		for(int8_t j = (i-1) ; j >= 0 ; j--)
 80010b0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80010b4:	3b01      	subs	r3, #1
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80010bc:	e00f      	b.n	80010de <LCD_Write_Number+0x156>
			LCD_Write_Char(arr_num[j]);
 80010be:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80010c2:	3328      	adds	r3, #40	; 0x28
 80010c4:	443b      	add	r3, r7
 80010c6:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fe6a 	bl	8000da4 <LCD_Write_Char>
		for(int8_t j = (i-1) ; j >= 0 ; j--)
 80010d0:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	3b01      	subs	r3, #1
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80010de:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	daeb      	bge.n	80010be <LCD_Write_Number+0x136>
}
 80010e6:	bf00      	nop
 80010e8:	3728      	adds	r7, #40	; 0x28
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	66666667 	.word	0x66666667

080010f4 <Servo_Attach>:
#include "Servo.h"

volatile Timerx_typedef* ServoTimer = TIM2;

void Servo_Attach(uint8_t ServoPin)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b094      	sub	sp, #80	; 0x50
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
	if(ServoPin == SERVO_GPIOA_PIN1)
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d11c      	bne.n	800113e <Servo_Attach+0x4a>
	{
		TIMx_PWM_Init_t PWM_Init =
 8001104:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]
 8001114:	615a      	str	r2, [r3, #20]
 8001116:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800111a:	63bb      	str	r3, [r7, #56]	; 0x38
 800111c:	2301      	movs	r3, #1
 800111e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001120:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001124:	64bb      	str	r3, [r7, #72]	; 0x48
 8001126:	2308      	movs	r3, #8
 8001128:	64fb      	str	r3, [r7, #76]	; 0x4c
			.PWM_Interrupt_Enable = PWM_InterruptDisable,
			.CLK_Prescaler = 8,
			.TimerMaxCount = 20000,
			.TIMx = TIM2,
		};
		TIMx_PWM_CH2_Init(&PWM_Init);
 800112a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800112e:	4618      	mov	r0, r3
 8001130:	f000 fd2a 	bl	8001b88 <TIMx_PWM_CH2_Init>
		ServoTimer = TIM2;
 8001134:	4b21      	ldr	r3, [pc, #132]	; (80011bc <Servo_Attach+0xc8>)
 8001136:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800113a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		/*Not Valid*/
	}
}
 800113c:	e03a      	b.n	80011b4 <Servo_Attach+0xc0>
	else if(ServoPin == SERVO_GPIOA_PIN7)
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d11a      	bne.n	800117a <Servo_Attach+0x86>
		TIMx_PWM_Init_t PWM_Init =
 8001144:	f107 0320 	add.w	r3, r7, #32
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
 8001154:	615a      	str	r2, [r3, #20]
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <Servo_Attach+0xcc>)
 8001158:	623b      	str	r3, [r7, #32]
 800115a:	2301      	movs	r3, #1
 800115c:	627b      	str	r3, [r7, #36]	; 0x24
 800115e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001162:	633b      	str	r3, [r7, #48]	; 0x30
 8001164:	2308      	movs	r3, #8
 8001166:	637b      	str	r3, [r7, #52]	; 0x34
		TIMx_PWM_CH2_Init(&PWM_Init);
 8001168:	f107 0320 	add.w	r3, r7, #32
 800116c:	4618      	mov	r0, r3
 800116e:	f000 fd0b 	bl	8001b88 <TIMx_PWM_CH2_Init>
		ServoTimer = TIM3;
 8001172:	4b12      	ldr	r3, [pc, #72]	; (80011bc <Servo_Attach+0xc8>)
 8001174:	4a12      	ldr	r2, [pc, #72]	; (80011c0 <Servo_Attach+0xcc>)
 8001176:	601a      	str	r2, [r3, #0]
}
 8001178:	e01c      	b.n	80011b4 <Servo_Attach+0xc0>
	else if(ServoPin == SERVO_GPIOB_PIN7)
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	2b02      	cmp	r3, #2
 800117e:	d119      	bne.n	80011b4 <Servo_Attach+0xc0>
		TIMx_PWM_Init_t PWM_Init =
 8001180:	f107 0308 	add.w	r3, r7, #8
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
 8001190:	615a      	str	r2, [r3, #20]
 8001192:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <Servo_Attach+0xd0>)
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	2301      	movs	r3, #1
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800119e:	61bb      	str	r3, [r7, #24]
 80011a0:	2308      	movs	r3, #8
 80011a2:	61fb      	str	r3, [r7, #28]
		TIMx_PWM_CH2_Init(&PWM_Init);
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	4618      	mov	r0, r3
 80011aa:	f000 fced 	bl	8001b88 <TIMx_PWM_CH2_Init>
		ServoTimer = TIM4;
 80011ae:	4b03      	ldr	r3, [pc, #12]	; (80011bc <Servo_Attach+0xc8>)
 80011b0:	4a04      	ldr	r2, [pc, #16]	; (80011c4 <Servo_Attach+0xd0>)
 80011b2:	601a      	str	r2, [r3, #0]
}
 80011b4:	bf00      	nop
 80011b6:	3750      	adds	r7, #80	; 0x50
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000000 	.word	0x20000000
 80011c0:	40000400 	.word	0x40000400
 80011c4:	40000800 	.word	0x40000800

080011c8 <Servo_Write>:
void Servo_Write(uint8_t angle)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
	uint16_t duty = 500 + (angle* 11); /*Where 500 & 2500 are minimum and maximum duty for SG90- servo */
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	461a      	mov	r2, r3
 80011d8:	0092      	lsls	r2, r2, #2
 80011da:	441a      	add	r2, r3
 80011dc:	0052      	lsls	r2, r2, #1
 80011de:	4413      	add	r3, r2
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80011e6:	81fb      	strh	r3, [r7, #14]

	if(ServoTimer == TIM2)
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <Servo_Write+0x6c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011f0:	d106      	bne.n	8001200 <Servo_Write+0x38>
	{
		TIMx_CH2_SetDuty(TIM2, duty);
 80011f2:	89fb      	ldrh	r3, [r7, #14]
 80011f4:	4619      	mov	r1, r3
 80011f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011fa:	f000 fd87 	bl	8001d0c <TIMx_CH2_SetDuty>
	else if(ServoTimer == TIM4)
	{
		TIMx_CH2_SetDuty(TIM4, duty);
	}
	else {/*Not Valid*/}
}
 80011fe:	e014      	b.n	800122a <Servo_Write+0x62>
	else if(ServoTimer == TIM3)
 8001200:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <Servo_Write+0x6c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a0c      	ldr	r2, [pc, #48]	; (8001238 <Servo_Write+0x70>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d105      	bne.n	8001216 <Servo_Write+0x4e>
		TIMx_CH2_SetDuty(TIM3, duty);
 800120a:	89fb      	ldrh	r3, [r7, #14]
 800120c:	4619      	mov	r1, r3
 800120e:	480a      	ldr	r0, [pc, #40]	; (8001238 <Servo_Write+0x70>)
 8001210:	f000 fd7c 	bl	8001d0c <TIMx_CH2_SetDuty>
}
 8001214:	e009      	b.n	800122a <Servo_Write+0x62>
	else if(ServoTimer == TIM4)
 8001216:	4b07      	ldr	r3, [pc, #28]	; (8001234 <Servo_Write+0x6c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a08      	ldr	r2, [pc, #32]	; (800123c <Servo_Write+0x74>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d104      	bne.n	800122a <Servo_Write+0x62>
		TIMx_CH2_SetDuty(TIM4, duty);
 8001220:	89fb      	ldrh	r3, [r7, #14]
 8001222:	4619      	mov	r1, r3
 8001224:	4805      	ldr	r0, [pc, #20]	; (800123c <Servo_Write+0x74>)
 8001226:	f000 fd71 	bl	8001d0c <TIMx_CH2_SetDuty>
}
 800122a:	bf00      	nop
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000000 	.word	0x20000000
 8001238:	40000400 	.word	0x40000400
 800123c:	40000800 	.word	0x40000800

08001240 <Ultrasonic_Init>:
#include "LCD.h"
#include "Ultrasonic.h"


void Ultrasonic_Init(Ultrasonic_Init_t* ultrasonic_init)
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b097      	sub	sp, #92	; 0x5c
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	Timer_Init_t Timer_Init =
 8001248:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
 8001258:	615a      	str	r2, [r3, #20]
 800125a:	2308      	movs	r3, #8
 800125c:	643b      	str	r3, [r7, #64]	; 0x40
 800125e:	4b25      	ldr	r3, [pc, #148]	; (80012f4 <Ultrasonic_Init+0xb4>)
 8001260:	657b      	str	r3, [r7, #84]	; 0x54
	{
		.CLK_Prescaler = 8,
		.TIMx = TIM4,
	};
	TIMx_Init(&Timer_Init);
 8001262:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001266:	4618      	mov	r0, r3
 8001268:	f000 fb1a 	bl	80018a0 <TIMx_Init>

	if(ultrasonic_init->echo_pin == ECHO_GPIOA_PIN0)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d10b      	bne.n	800128c <Ultrasonic_Init+0x4c>
	{
		TIMx_IC_Init_t IC_Init =
 8001274:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <Ultrasonic_Init+0xb8>)
 8001276:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 800127a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800127c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.IC_Interrupt_Enable = IC_InterruptEnable,
			.InputCaptureEnable = InputCapture_Enable,
			.CLK_Prescaler = 8,
			.TIMx = TIM2,
		};
		TIMx_IC_CH1_Init(&IC_Init);
 8001280:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001284:	4618      	mov	r0, r3
 8001286:	f000 fb5d 	bl	8001944 <TIMx_IC_CH1_Init>
 800128a:	e01e      	b.n	80012ca <Ultrasonic_Init+0x8a>
	}
	else if(ultrasonic_init->echo_pin == ECHO_GPIOA_PIN6)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	881b      	ldrh	r3, [r3, #0]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d10b      	bne.n	80012ac <Ultrasonic_Init+0x6c>
	{
		TIMx_IC_Init_t IC_Init =
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <Ultrasonic_Init+0xbc>)
 8001296:	f107 041c 	add.w	r4, r7, #28
 800129a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800129c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.IC_Interrupt_Enable = IC_InterruptEnable,
			.InputCaptureEnable = InputCapture_Enable,
			.CLK_Prescaler = 8,
			.TIMx = TIM3,
		};
		TIMx_IC_CH1_Init(&IC_Init);
 80012a0:	f107 031c 	add.w	r3, r7, #28
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fb4d 	bl	8001944 <TIMx_IC_CH1_Init>
 80012aa:	e00e      	b.n	80012ca <Ultrasonic_Init+0x8a>
	}
	else if(ultrasonic_init->echo_pin == ECHO_GPIOB_PIN6)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	881b      	ldrh	r3, [r3, #0]
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d10a      	bne.n	80012ca <Ultrasonic_Init+0x8a>
	{
		TIMx_IC_Init_t IC_Init =
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <Ultrasonic_Init+0xc0>)
 80012b6:	f107 040c 	add.w	r4, r7, #12
 80012ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.IC_Interrupt_Enable = IC_InterruptEnable,
			.InputCaptureEnable = InputCapture_Enable,
			.CLK_Prescaler = 8,
			.TIMx = TIM4,
		};
		TIMx_IC_CH1_Init(&IC_Init);
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 fb3d 	bl	8001944 <TIMx_IC_CH1_Init>
	}
	else{/*Not Valid.*/}
	GPIO_Pin_Config outPin =
	{
		.GPIO_PinMode = GPIO_MODE_OUTPUT_PP,
		.GPIO_PinNumber = ultrasonic_init->trig_pin,
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	891b      	ldrh	r3, [r3, #8]
	GPIO_Pin_Config outPin =
 80012ce:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80012d0:	2304      	movs	r3, #4
 80012d2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80012d6:	2301      	movs	r3, #1
 80012d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		.GPIO_PinSpeed = GPIO_SPEED_10MHZ,
	};
	MCAL_GPIO_Init(ultrasonic_init->trig_port, &outPin);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80012e4:	4611      	mov	r1, r2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 f99c 	bl	8001624 <MCAL_GPIO_Init>
}
 80012ec:	bf00      	nop
 80012ee:	375c      	adds	r7, #92	; 0x5c
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd90      	pop	{r4, r7, pc}
 80012f4:	40000800 	.word	0x40000800
 80012f8:	08002174 	.word	0x08002174
 80012fc:	08002184 	.word	0x08002184
 8001300:	08002194 	.word	0x08002194
 8001304:	00000000 	.word	0x00000000

08001308 <Ultrasonic_GetDistance>:
double Ultrasonic_GetDistance(Ultrasonic_Init_t* ultrasonic_init)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	uint16_t timeInMicroSeconds = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	82fb      	strh	r3, [r7, #22]
	double distance = 0;
 8001314:	f04f 0200 	mov.w	r2, #0
 8001318:	f04f 0300 	mov.w	r3, #0
 800131c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	MCAL_GPIO_WritePin(ultrasonic_init->trig_port, ultrasonic_init->trig_pin, FALSE);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	68d8      	ldr	r0, [r3, #12]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	891b      	ldrh	r3, [r3, #8]
 8001328:	2200      	movs	r2, #0
 800132a:	4619      	mov	r1, r3
 800132c:	f000 fa22 	bl	8001774 <MCAL_GPIO_WritePin>
	TIMx_delay_us(5);
 8001330:	2005      	movs	r0, #5
 8001332:	f000 fd2b 	bl	8001d8c <TIMx_delay_us>

	MCAL_GPIO_WritePin(ultrasonic_init->trig_port, ultrasonic_init->trig_pin, TRUE);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	68d8      	ldr	r0, [r3, #12]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	891b      	ldrh	r3, [r3, #8]
 800133e:	2201      	movs	r2, #1
 8001340:	4619      	mov	r1, r3
 8001342:	f000 fa17 	bl	8001774 <MCAL_GPIO_WritePin>
	TIMx_delay_us(10);
 8001346:	200a      	movs	r0, #10
 8001348:	f000 fd20 	bl	8001d8c <TIMx_delay_us>

	MCAL_GPIO_WritePin(ultrasonic_init->trig_port, ultrasonic_init->trig_pin, FALSE);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68d8      	ldr	r0, [r3, #12]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	891b      	ldrh	r3, [r3, #8]
 8001354:	2200      	movs	r2, #0
 8001356:	4619      	mov	r1, r3
 8001358:	f000 fa0c 	bl	8001774 <MCAL_GPIO_WritePin>
	TIMx_delay_us(10);
 800135c:	200a      	movs	r0, #10
 800135e:	f000 fd15 	bl	8001d8c <TIMx_delay_us>

	if(ultrasonic_init->echo_pin == ECHO_GPIOA_PIN0)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d106      	bne.n	8001378 <Ultrasonic_GetDistance+0x70>
	{
		timeInMicroSeconds = TIMx_GetHighWidth(TIM2);
 800136a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800136e:	f000 fcdb 	bl	8001d28 <TIMx_GetHighWidth>
 8001372:	4603      	mov	r3, r0
 8001374:	82fb      	strh	r3, [r7, #22]
 8001376:	e012      	b.n	800139e <Ultrasonic_GetDistance+0x96>
	}
	else if(ultrasonic_init->echo_pin == ECHO_GPIOA_PIN6)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	881b      	ldrh	r3, [r3, #0]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d105      	bne.n	800138c <Ultrasonic_GetDistance+0x84>
	{
		timeInMicroSeconds = TIMx_GetHighWidth(TIM3);
 8001380:	4819      	ldr	r0, [pc, #100]	; (80013e8 <Ultrasonic_GetDistance+0xe0>)
 8001382:	f000 fcd1 	bl	8001d28 <TIMx_GetHighWidth>
 8001386:	4603      	mov	r3, r0
 8001388:	82fb      	strh	r3, [r7, #22]
 800138a:	e008      	b.n	800139e <Ultrasonic_GetDistance+0x96>
	}
	else if(ultrasonic_init->echo_pin == ECHO_GPIOB_PIN6)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d104      	bne.n	800139e <Ultrasonic_GetDistance+0x96>
	{
		timeInMicroSeconds = TIMx_GetHighWidth(TIM4);
 8001394:	4815      	ldr	r0, [pc, #84]	; (80013ec <Ultrasonic_GetDistance+0xe4>)
 8001396:	f000 fcc7 	bl	8001d28 <TIMx_GetHighWidth>
 800139a:	4603      	mov	r3, r0
 800139c:	82fb      	strh	r3, [r7, #22]
	}
	else{/*Not Valid.*/}
	distance = (timeInMicroSeconds * 0.0343) / 2;
 800139e:	8afb      	ldrh	r3, [r7, #22]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f837 	bl	8000414 <__aeabi_i2d>
 80013a6:	a30e      	add	r3, pc, #56	; (adr r3, 80013e0 <Ultrasonic_GetDistance+0xd8>)
 80013a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ac:	f7ff f89c 	bl	80004e8 <__aeabi_dmul>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4610      	mov	r0, r2
 80013b6:	4619      	mov	r1, r3
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013c0:	f7ff f9bc 	bl	800073c <__aeabi_ddiv>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return distance;
 80013cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 80013d0:	4610      	mov	r0, r2
 80013d2:	4619      	mov	r1, r3
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	f3af 8000 	nop.w
 80013e0:	04816f00 	.word	0x04816f00
 80013e4:	3fa18fc5 	.word	0x3fa18fc5
 80013e8:	40000400 	.word	0x40000400
 80013ec:	40000800 	.word	0x40000800

080013f0 <EXTI0_IRQHandler>:
	NVIC_EXTI4_Disable;
	NVIC_EXTI5_9_Disable;
	NVIC_EXTI10_15_Disable;
}
void EXTI0_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	GP_IRQ_CallBack[0]();
 80013f4:	4b05      	ldr	r3, [pc, #20]	; (800140c <EXTI0_IRQHandler+0x1c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4798      	blx	r3
	//Clear Pending bit - Clear by writing 1
	EXTI->PR |= (1 << 0);
 80013fa:	4b05      	ldr	r3, [pc, #20]	; (8001410 <EXTI0_IRQHandler+0x20>)
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	4a04      	ldr	r2, [pc, #16]	; (8001410 <EXTI0_IRQHandler+0x20>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	6153      	str	r3, [r2, #20]
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000038 	.word	0x20000038
 8001410:	40010400 	.word	0x40010400

08001414 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	GP_IRQ_CallBack[1]();
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <EXTI1_IRQHandler+0x1c>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4798      	blx	r3
	//Clear Pending bit - Clear by writing 1
	EXTI->PR |= (1 << 1);
 800141e:	4b05      	ldr	r3, [pc, #20]	; (8001434 <EXTI1_IRQHandler+0x20>)
 8001420:	695b      	ldr	r3, [r3, #20]
 8001422:	4a04      	ldr	r2, [pc, #16]	; (8001434 <EXTI1_IRQHandler+0x20>)
 8001424:	f043 0302 	orr.w	r3, r3, #2
 8001428:	6153      	str	r3, [r2, #20]

}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000038 	.word	0x20000038
 8001434:	40010400 	.word	0x40010400

08001438 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	GP_IRQ_CallBack[2]();
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <EXTI2_IRQHandler+0x1c>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	4798      	blx	r3
	//Clear Pending bit - Clear by writing 1
	EXTI->PR |= (1 << 2);
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <EXTI2_IRQHandler+0x20>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	4a04      	ldr	r2, [pc, #16]	; (8001458 <EXTI2_IRQHandler+0x20>)
 8001448:	f043 0304 	orr.w	r3, r3, #4
 800144c:	6153      	str	r3, [r2, #20]

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000038 	.word	0x20000038
 8001458:	40010400 	.word	0x40010400

0800145c <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	GP_IRQ_CallBack[3]();
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <EXTI3_IRQHandler+0x1c>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	4798      	blx	r3
	//Clear Pending bit - Clear by writing 1
	EXTI->PR |= (1 << 3);
 8001466:	4b05      	ldr	r3, [pc, #20]	; (800147c <EXTI3_IRQHandler+0x20>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	4a04      	ldr	r2, [pc, #16]	; (800147c <EXTI3_IRQHandler+0x20>)
 800146c:	f043 0308 	orr.w	r3, r3, #8
 8001470:	6153      	str	r3, [r2, #20]

}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000038 	.word	0x20000038
 800147c:	40010400 	.word	0x40010400

08001480 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
	GP_IRQ_CallBack[4]();
 8001484:	4b05      	ldr	r3, [pc, #20]	; (800149c <EXTI4_IRQHandler+0x1c>)
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	4798      	blx	r3
	//Clear Pending bit - Clear by writing 1
	EXTI->PR |= (1 << 4);
 800148a:	4b05      	ldr	r3, [pc, #20]	; (80014a0 <EXTI4_IRQHandler+0x20>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	4a04      	ldr	r2, [pc, #16]	; (80014a0 <EXTI4_IRQHandler+0x20>)
 8001490:	f043 0310 	orr.w	r3, r3, #16
 8001494:	6153      	str	r3, [r2, #20]
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000038 	.word	0x20000038
 80014a0:	40010400 	.word	0x40010400

080014a4 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	if(GET_BIT(EXTI->PR , 5))
 80014a8:	4b28      	ldr	r3, [pc, #160]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	095b      	lsrs	r3, r3, #5
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d008      	beq.n	80014c8 <EXTI9_5_IRQHandler+0x24>
	{
		GP_IRQ_CallBack[5]();
 80014b6:	4b26      	ldr	r3, [pc, #152]	; (8001550 <EXTI9_5_IRQHandler+0xac>)
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 5);
 80014bc:	4b23      	ldr	r3, [pc, #140]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 80014be:	695b      	ldr	r3, [r3, #20]
 80014c0:	4a22      	ldr	r2, [pc, #136]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 80014c2:	f043 0320 	orr.w	r3, r3, #32
 80014c6:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 6))
 80014c8:	4b20      	ldr	r3, [pc, #128]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 80014ca:	695b      	ldr	r3, [r3, #20]
 80014cc:	099b      	lsrs	r3, r3, #6
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d008      	beq.n	80014e8 <EXTI9_5_IRQHandler+0x44>
	{
		GP_IRQ_CallBack[6]();
 80014d6:	4b1e      	ldr	r3, [pc, #120]	; (8001550 <EXTI9_5_IRQHandler+0xac>)
 80014d8:	699b      	ldr	r3, [r3, #24]
 80014da:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 6);
 80014dc:	4b1b      	ldr	r3, [pc, #108]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 80014de:	695b      	ldr	r3, [r3, #20]
 80014e0:	4a1a      	ldr	r2, [pc, #104]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 80014e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014e6:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 7))
 80014e8:	4b18      	ldr	r3, [pc, #96]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 80014ea:	695b      	ldr	r3, [r3, #20]
 80014ec:	09db      	lsrs	r3, r3, #7
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d008      	beq.n	8001508 <EXTI9_5_IRQHandler+0x64>
	{
		GP_IRQ_CallBack[7]();
 80014f6:	4b16      	ldr	r3, [pc, #88]	; (8001550 <EXTI9_5_IRQHandler+0xac>)
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 7);
 80014fc:	4b13      	ldr	r3, [pc, #76]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 80014fe:	695b      	ldr	r3, [r3, #20]
 8001500:	4a12      	ldr	r2, [pc, #72]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 8001502:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001506:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 8))
 8001508:	4b10      	ldr	r3, [pc, #64]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 800150a:	695b      	ldr	r3, [r3, #20]
 800150c:	0a1b      	lsrs	r3, r3, #8
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	2b00      	cmp	r3, #0
 8001514:	d008      	beq.n	8001528 <EXTI9_5_IRQHandler+0x84>
	{
		GP_IRQ_CallBack[8]();
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <EXTI9_5_IRQHandler+0xac>)
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 8);
 800151c:	4b0b      	ldr	r3, [pc, #44]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 800151e:	695b      	ldr	r3, [r3, #20]
 8001520:	4a0a      	ldr	r2, [pc, #40]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 8001522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001526:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 9))
 8001528:	4b08      	ldr	r3, [pc, #32]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 800152a:	695b      	ldr	r3, [r3, #20]
 800152c:	0a5b      	lsrs	r3, r3, #9
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	d008      	beq.n	8001548 <EXTI9_5_IRQHandler+0xa4>
	{
		GP_IRQ_CallBack[9]();
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <EXTI9_5_IRQHandler+0xac>)
 8001538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153a:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 9);
 800153c:	4b03      	ldr	r3, [pc, #12]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 800153e:	695b      	ldr	r3, [r3, #20]
 8001540:	4a02      	ldr	r2, [pc, #8]	; (800154c <EXTI9_5_IRQHandler+0xa8>)
 8001542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001546:	6153      	str	r3, [r2, #20]
	}
}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40010400 	.word	0x40010400
 8001550:	20000038 	.word	0x20000038

08001554 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	if(GET_BIT(EXTI->PR , 10))
 8001558:	4b30      	ldr	r3, [pc, #192]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	0a9b      	lsrs	r3, r3, #10
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	2b00      	cmp	r3, #0
 8001564:	d008      	beq.n	8001578 <EXTI15_10_IRQHandler+0x24>
	{
		GP_IRQ_CallBack[10]();
 8001566:	4b2e      	ldr	r3, [pc, #184]	; (8001620 <EXTI15_10_IRQHandler+0xcc>)
 8001568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800156a:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 10);
 800156c:	4b2b      	ldr	r3, [pc, #172]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 800156e:	695b      	ldr	r3, [r3, #20]
 8001570:	4a2a      	ldr	r2, [pc, #168]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 8001572:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001576:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 11))
 8001578:	4b28      	ldr	r3, [pc, #160]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 800157a:	695b      	ldr	r3, [r3, #20]
 800157c:	0adb      	lsrs	r3, r3, #11
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	2b00      	cmp	r3, #0
 8001584:	d008      	beq.n	8001598 <EXTI15_10_IRQHandler+0x44>
	{
		GP_IRQ_CallBack[11]();
 8001586:	4b26      	ldr	r3, [pc, #152]	; (8001620 <EXTI15_10_IRQHandler+0xcc>)
 8001588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158a:	4798      	blx	r3
	//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 11);
 800158c:	4b23      	ldr	r3, [pc, #140]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 800158e:	695b      	ldr	r3, [r3, #20]
 8001590:	4a22      	ldr	r2, [pc, #136]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 8001592:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001596:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 12))
 8001598:	4b20      	ldr	r3, [pc, #128]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	0b1b      	lsrs	r3, r3, #12
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d008      	beq.n	80015b8 <EXTI15_10_IRQHandler+0x64>
	{
		GP_IRQ_CallBack[12]();
 80015a6:	4b1e      	ldr	r3, [pc, #120]	; (8001620 <EXTI15_10_IRQHandler+0xcc>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 12);
 80015ac:	4b1b      	ldr	r3, [pc, #108]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015ae:	695b      	ldr	r3, [r3, #20]
 80015b0:	4a1a      	ldr	r2, [pc, #104]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015b6:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 13))
 80015b8:	4b18      	ldr	r3, [pc, #96]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015ba:	695b      	ldr	r3, [r3, #20]
 80015bc:	0b5b      	lsrs	r3, r3, #13
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d008      	beq.n	80015d8 <EXTI15_10_IRQHandler+0x84>
	{
		GP_IRQ_CallBack[13]();
 80015c6:	4b16      	ldr	r3, [pc, #88]	; (8001620 <EXTI15_10_IRQHandler+0xcc>)
 80015c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ca:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 13);
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015ce:	695b      	ldr	r3, [r3, #20]
 80015d0:	4a12      	ldr	r2, [pc, #72]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015d6:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 14))
 80015d8:	4b10      	ldr	r3, [pc, #64]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015da:	695b      	ldr	r3, [r3, #20]
 80015dc:	0b9b      	lsrs	r3, r3, #14
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d008      	beq.n	80015f8 <EXTI15_10_IRQHandler+0xa4>
	{
		GP_IRQ_CallBack[14]();
 80015e6:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <EXTI15_10_IRQHandler+0xcc>)
 80015e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ea:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 14);
 80015ec:	4b0b      	ldr	r3, [pc, #44]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015ee:	695b      	ldr	r3, [r3, #20]
 80015f0:	4a0a      	ldr	r2, [pc, #40]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015f6:	6153      	str	r3, [r2, #20]
	}
	if(GET_BIT(EXTI->PR , 15))
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 80015fa:	695b      	ldr	r3, [r3, #20]
 80015fc:	0bdb      	lsrs	r3, r3, #15
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	2b00      	cmp	r3, #0
 8001604:	d008      	beq.n	8001618 <EXTI15_10_IRQHandler+0xc4>
	{
		GP_IRQ_CallBack[15]();
 8001606:	4b06      	ldr	r3, [pc, #24]	; (8001620 <EXTI15_10_IRQHandler+0xcc>)
 8001608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800160a:	4798      	blx	r3
		//Clear Pending bit - Clear by writing 1
		EXTI->PR |= (1 << 15);
 800160c:	4b03      	ldr	r3, [pc, #12]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 800160e:	695b      	ldr	r3, [r3, #20]
 8001610:	4a02      	ldr	r2, [pc, #8]	; (800161c <EXTI15_10_IRQHandler+0xc8>)
 8001612:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001616:	6153      	str	r3, [r2, #20]
	}
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40010400 	.word	0x40010400
 8001620:	20000038 	.word	0x20000038

08001624 <MCAL_GPIO_Init>:
 * @param			-pinConfig refers to the pin number and specification
 * @retVal			-none
 *================================================*/

void MCAL_GPIO_Init(GPIOx_typedef* GPIOx , GPIO_Pin_Config* pinConfig)
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
	uint32_t setConfig = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]

	RCC_GPIOA_CLK_EN();
 8001632:	4b4f      	ldr	r3, [pc, #316]	; (8001770 <MCAL_GPIO_Init+0x14c>)
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	4a4e      	ldr	r2, [pc, #312]	; (8001770 <MCAL_GPIO_Init+0x14c>)
 8001638:	f043 0304 	orr.w	r3, r3, #4
 800163c:	6193      	str	r3, [r2, #24]
	RCC_GPIOB_CLK_EN();
 800163e:	4b4c      	ldr	r3, [pc, #304]	; (8001770 <MCAL_GPIO_Init+0x14c>)
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	4a4b      	ldr	r2, [pc, #300]	; (8001770 <MCAL_GPIO_Init+0x14c>)
 8001644:	f043 0308 	orr.w	r3, r3, #8
 8001648:	6193      	str	r3, [r2, #24]
	RCC_GPIOC_CLK_EN();
 800164a:	4b49      	ldr	r3, [pc, #292]	; (8001770 <MCAL_GPIO_Init+0x14c>)
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	4a48      	ldr	r2, [pc, #288]	; (8001770 <MCAL_GPIO_Init+0x14c>)
 8001650:	f043 0310 	orr.w	r3, r3, #16
 8001654:	6193      	str	r3, [r2, #24]

	if((pinConfig->GPIO_PinMode == GPIO_MODE_OUTPUT_OD) || (pinConfig->GPIO_PinMode == GPIO_MODE_OUTPUT_PP) || (pinConfig->GPIO_PinMode == GPIO_MODE_AFIO_PP) || (pinConfig->GPIO_PinMode == GPIO_MODE_AFIO_OD))
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	789b      	ldrb	r3, [r3, #2]
 800165a:	2b05      	cmp	r3, #5
 800165c:	d00b      	beq.n	8001676 <MCAL_GPIO_Init+0x52>
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	789b      	ldrb	r3, [r3, #2]
 8001662:	2b04      	cmp	r3, #4
 8001664:	d007      	beq.n	8001676 <MCAL_GPIO_Init+0x52>
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	789b      	ldrb	r3, [r3, #2]
 800166a:	2b06      	cmp	r3, #6
 800166c:	d003      	beq.n	8001676 <MCAL_GPIO_Init+0x52>
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	789b      	ldrb	r3, [r3, #2]
 8001672:	2b07      	cmp	r3, #7
 8001674:	d10a      	bne.n	800168c <MCAL_GPIO_Init+0x68>
	{
		/*OUTPUT MODE VALUE - 4 EQUALS TO THE VALUE MUST BE WRITTEN TO ACTIVATE THAT OUTPUT MODE*/
		setConfig = ((( (pinConfig->GPIO_PinMode - 4) << 2) |(pinConfig->GPIO_PinSpeed)) & 0x0F);
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	789b      	ldrb	r3, [r3, #2]
 800167a:	3b04      	subs	r3, #4
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	78d2      	ldrb	r2, [r2, #3]
 8001682:	4313      	orrs	r3, r2
 8001684:	f003 030f 	and.w	r3, r3, #15
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	e037      	b.n	80016fc <MCAL_GPIO_Init+0xd8>
	}
	else
	{
		if((pinConfig->GPIO_PinMode == GPIO_MODE_ANALOG)|| (pinConfig->GPIO_PinMode == GPIO_MODE_INPUT_FLOATING))
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	789b      	ldrb	r3, [r3, #2]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d003      	beq.n	800169c <MCAL_GPIO_Init+0x78>
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	789b      	ldrb	r3, [r3, #2]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d106      	bne.n	80016aa <MCAL_GPIO_Init+0x86>
		{
			setConfig = ((pinConfig->GPIO_PinMode) << 2) & 0x0F;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	789b      	ldrb	r3, [r3, #2]
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	f003 030f 	and.w	r3, r3, #15
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	e028      	b.n	80016fc <MCAL_GPIO_Init+0xd8>
		}
		else if(pinConfig->GPIO_PinMode == GPIO_MODE_INPUT_PU) /*Input pull up*/
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	789b      	ldrb	r3, [r3, #2]
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d10c      	bne.n	80016cc <MCAL_GPIO_Init+0xa8>
		{
			setConfig = (0x02 << 2) & 0x0F;
 80016b2:	2308      	movs	r3, #8
 80016b4:	60fb      	str	r3, [r7, #12]
			GPIOx->ODR |= (1 << pinConfig->GPIO_PinNumber); /*Set ODR pin - PxODR = 1*/
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	683a      	ldr	r2, [r7, #0]
 80016bc:	8812      	ldrh	r2, [r2, #0]
 80016be:	4611      	mov	r1, r2
 80016c0:	2201      	movs	r2, #1
 80016c2:	408a      	lsls	r2, r1
 80016c4:	431a      	orrs	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	e017      	b.n	80016fc <MCAL_GPIO_Init+0xd8>

		}
		else if(pinConfig->GPIO_PinMode == GPIO_MODE_INPUT_PD)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	789b      	ldrb	r3, [r3, #2]
 80016d0:	2b03      	cmp	r3, #3
 80016d2:	d10d      	bne.n	80016f0 <MCAL_GPIO_Init+0xcc>
		{
			setConfig = (0x02 << 2) & 0x0F;
 80016d4:	2308      	movs	r3, #8
 80016d6:	60fb      	str	r3, [r7, #12]
			GPIOx->ODR &= ~(1 << pinConfig->GPIO_PinNumber); /*Reset ODE Pin - PxODR = 0*/
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	8812      	ldrh	r2, [r2, #0]
 80016e0:	4611      	mov	r1, r2
 80016e2:	2201      	movs	r2, #1
 80016e4:	408a      	lsls	r2, r1
 80016e6:	43d2      	mvns	r2, r2
 80016e8:	401a      	ands	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	e005      	b.n	80016fc <MCAL_GPIO_Init+0xd8>

		}
		else if(pinConfig->GPIO_PinMode == GPIO_MODE_AFIO_IN)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	789b      	ldrb	r3, [r3, #2]
 80016f4:	2b08      	cmp	r3, #8
 80016f6:	d101      	bne.n	80016fc <MCAL_GPIO_Init+0xd8>
		{
			setConfig = (GPIO_MODE_INPUT_FLOATING << 2) & 0x0F; /*Alternative input equals to floating input*/
 80016f8:	2304      	movs	r3, #4
 80016fa:	60fb      	str	r3, [r7, #12]
	}
	/* =====================================================================
		for 0 to 7 pins  - > pinPosition in CRL Register = pinNumber + (pinNumber * 3)
		for 8 to 15 pins - > pinPosition in CRH Register = (pinNumber-8) + ((pinNumber-8) * 3)
	=========================================================================*/
	if(pinConfig->GPIO_PinNumber < 8)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	881b      	ldrh	r3, [r3, #0]
 8001700:	2b07      	cmp	r3, #7
 8001702:	d817      	bhi.n	8001734 <MCAL_GPIO_Init+0x110>
	{
		GPIOx->CRL &= ~(0xf <<  (pinConfig->GPIO_PinNumber + (3 * pinConfig->GPIO_PinNumber)));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	683a      	ldr	r2, [r7, #0]
 800170a:	8812      	ldrh	r2, [r2, #0]
 800170c:	0092      	lsls	r2, r2, #2
 800170e:	210f      	movs	r1, #15
 8001710:	fa01 f202 	lsl.w	r2, r1, r2
 8001714:	43d2      	mvns	r2, r2
 8001716:	401a      	ands	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	601a      	str	r2, [r3, #0]
		GPIOx->CRL |= (setConfig << (pinConfig->GPIO_PinNumber + (3 * pinConfig->GPIO_PinNumber)));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	68f9      	ldr	r1, [r7, #12]
 8001728:	fa01 f303 	lsl.w	r3, r1, r3
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	601a      	str	r2, [r3, #0]
	{
		GPIOx->CRH &= ~(0xF << ((pinConfig->GPIO_PinNumber - 8) + (3 * (pinConfig->GPIO_PinNumber - 8))));
		GPIOx->CRH |= (setConfig << ((pinConfig->GPIO_PinNumber - 8) + (3 * (pinConfig->GPIO_PinNumber - 8))));
	}

}
 8001732:	e018      	b.n	8001766 <MCAL_GPIO_Init+0x142>
		GPIOx->CRH &= ~(0xF << ((pinConfig->GPIO_PinNumber - 8) + (3 * (pinConfig->GPIO_PinNumber - 8))));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	8812      	ldrh	r2, [r2, #0]
 800173c:	3a08      	subs	r2, #8
 800173e:	0092      	lsls	r2, r2, #2
 8001740:	210f      	movs	r1, #15
 8001742:	fa01 f202 	lsl.w	r2, r1, r2
 8001746:	43d2      	mvns	r2, r2
 8001748:	401a      	ands	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	605a      	str	r2, [r3, #4]
		GPIOx->CRH |= (setConfig << ((pinConfig->GPIO_PinNumber - 8) + (3 * (pinConfig->GPIO_PinNumber - 8))));
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	3b08      	subs	r3, #8
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	68f9      	ldr	r1, [r7, #12]
 800175c:	fa01 f303 	lsl.w	r3, r1, r3
 8001760:	431a      	orrs	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	605a      	str	r2, [r3, #4]
}
 8001766:	bf00      	nop
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	40021000 	.word	0x40021000

08001774 <MCAL_GPIO_WritePin>:
 * @param			-pinNumber can be one of reference @ref Pin_numbers
 * @param			-uint8_t value to be written
 * @retVal			-none
 *================================================*/
void MCAL_GPIO_WritePin(GPIOx_typedef* GPIOx , uint16_t pinNumber, uint8_t value)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	460b      	mov	r3, r1
 800177e:	807b      	strh	r3, [r7, #2]
 8001780:	4613      	mov	r3, r2
 8001782:	707b      	strb	r3, [r7, #1]
	if(value == FALSE)
 8001784:	787b      	ldrb	r3, [r7, #1]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10a      	bne.n	80017a0 <MCAL_GPIO_WritePin+0x2c>
	{
		GPIOx->ODR &= ~(1 << pinNumber);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	887a      	ldrh	r2, [r7, #2]
 8001790:	2101      	movs	r1, #1
 8001792:	fa01 f202 	lsl.w	r2, r1, r2
 8001796:	43d2      	mvns	r2, r2
 8001798:	401a      	ands	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	60da      	str	r2, [r3, #12]
	}
	else
	{
		GPIOx->ODR |= (1 << pinNumber);
	}
}
 800179e:	e008      	b.n	80017b2 <MCAL_GPIO_WritePin+0x3e>
		GPIOx->ODR |= (1 << pinNumber);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	887a      	ldrh	r2, [r7, #2]
 80017a6:	2101      	movs	r1, #1
 80017a8:	fa01 f202 	lsl.w	r2, r1, r2
 80017ac:	431a      	orrs	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	60da      	str	r2, [r3, #12]
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <delay_ms>:
		return GPIO_RETURN_LOCK_ERROR;
	}
}

void delay_ms(volatile unsigned int ms)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
    for (volatile unsigned int i = 0; i < ms * 800; i++) {
 80017c4:	2300      	movs	r3, #0
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	e003      	b.n	80017d2 <delay_ms+0x16>
        __asm("nop");
 80017ca:	bf00      	nop
    for (volatile unsigned int i = 0; i < ms * 800; i++) {
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	3301      	adds	r3, #1
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80017d8:	fb03 f202 	mul.w	r2, r3, r2
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d8f3      	bhi.n	80017ca <delay_ms+0xe>
    }
}
 80017e2:	bf00      	nop
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
	...

080017f0 <SPI1_IRQHandler>:
}

/*IRQ.*/

void SPI1_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
	SPI_IRQ_SRC_t src;
	src.TXE = ((SPI1->SPI_SR >> 1) & 1);
 80017f6:	4b12      	ldr	r3, [pc, #72]	; (8001840 <SPI1_IRQHandler+0x50>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	085b      	lsrs	r3, r3, #1
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	b2da      	uxtb	r2, r3
 8001802:	793b      	ldrb	r3, [r7, #4]
 8001804:	f362 0300 	bfi	r3, r2, #0, #1
 8001808:	713b      	strb	r3, [r7, #4]
	src.RXNE = ((SPI1->SPI_SR >> 0) & 1);
 800180a:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <SPI1_IRQHandler+0x50>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	b2da      	uxtb	r2, r3
 8001814:	793b      	ldrb	r3, [r7, #4]
 8001816:	f362 0341 	bfi	r3, r2, #1, #1
 800181a:	713b      	strb	r3, [r7, #4]
	src.TXE = ((SPI1->SPI_SR >> 4) & 1);
 800181c:	4b08      	ldr	r3, [pc, #32]	; (8001840 <SPI1_IRQHandler+0x50>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	091b      	lsrs	r3, r3, #4
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	b2da      	uxtb	r2, r3
 8001828:	793b      	ldrb	r3, [r7, #4]
 800182a:	f362 0300 	bfi	r3, r2, #0, #1
 800182e:	713b      	strb	r3, [r7, #4]

	SPIx_IRQ_CallBack[0](src);
 8001830:	4b04      	ldr	r3, [pc, #16]	; (8001844 <SPI1_IRQHandler+0x54>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	7938      	ldrb	r0, [r7, #4]
 8001836:	4798      	blx	r3
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40013000 	.word	0x40013000
 8001844:	20000074 	.word	0x20000074

08001848 <SPI2_IRQHandler>:

void SPI2_IRQHandler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
	SPI_IRQ_SRC_t src;
	src.TXE = ((SPI2->SPI_SR >> 1) & 1);
 800184e:	4b12      	ldr	r3, [pc, #72]	; (8001898 <SPI2_IRQHandler+0x50>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	085b      	lsrs	r3, r3, #1
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	b2da      	uxtb	r2, r3
 800185a:	793b      	ldrb	r3, [r7, #4]
 800185c:	f362 0300 	bfi	r3, r2, #0, #1
 8001860:	713b      	strb	r3, [r7, #4]
	src.RXNE = ((SPI2->SPI_SR >> 0) & 1);
 8001862:	4b0d      	ldr	r3, [pc, #52]	; (8001898 <SPI2_IRQHandler+0x50>)
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	b2da      	uxtb	r2, r3
 800186c:	793b      	ldrb	r3, [r7, #4]
 800186e:	f362 0341 	bfi	r3, r2, #1, #1
 8001872:	713b      	strb	r3, [r7, #4]
	src.TXE = ((SPI2->SPI_SR >> 4) & 1);
 8001874:	4b08      	ldr	r3, [pc, #32]	; (8001898 <SPI2_IRQHandler+0x50>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	091b      	lsrs	r3, r3, #4
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	b2da      	uxtb	r2, r3
 8001880:	793b      	ldrb	r3, [r7, #4]
 8001882:	f362 0300 	bfi	r3, r2, #0, #1
 8001886:	713b      	strb	r3, [r7, #4]

	SPIx_IRQ_CallBack[1](src);
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <SPI2_IRQHandler+0x54>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	7938      	ldrb	r0, [r7, #4]
 800188e:	4798      	blx	r3
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40003800 	.word	0x40003800
 800189c:	20000074 	.word	0x20000074

080018a0 <TIMx_Init>:
volatile uint8_t maxDelay_detected = 0;

volatile Timerx_typedef* DelayTimer;

void TIMx_Init(Timer_Init_t* Timer_Init)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
	if(Timer_Init->TIMx == TIM2)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	695b      	ldr	r3, [r3, #20]
 80018ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b0:	d10a      	bne.n	80018c8 <TIMx_Init+0x28>
	{
		// Enable Clock for Timer
		RCC_TIM2_CLK_EN();
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <TIMx_Init+0x94>)
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	4a1f      	ldr	r2, [pc, #124]	; (8001934 <TIMx_Init+0x94>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	61d3      	str	r3, [r2, #28]
		DelayTimer = TIM2;
 80018be:	4b1e      	ldr	r3, [pc, #120]	; (8001938 <TIMx_Init+0x98>)
 80018c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	e01c      	b.n	8001902 <TIMx_Init+0x62>
	}
	else if(Timer_Init->TIMx == TIM3)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	695b      	ldr	r3, [r3, #20]
 80018cc:	4a1b      	ldr	r2, [pc, #108]	; (800193c <TIMx_Init+0x9c>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d109      	bne.n	80018e6 <TIMx_Init+0x46>
	{
		RCC_TIM3_CLK_EN();
 80018d2:	4b18      	ldr	r3, [pc, #96]	; (8001934 <TIMx_Init+0x94>)
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	4a17      	ldr	r2, [pc, #92]	; (8001934 <TIMx_Init+0x94>)
 80018d8:	f043 0302 	orr.w	r3, r3, #2
 80018dc:	61d3      	str	r3, [r2, #28]
		DelayTimer = TIM3;
 80018de:	4b16      	ldr	r3, [pc, #88]	; (8001938 <TIMx_Init+0x98>)
 80018e0:	4a16      	ldr	r2, [pc, #88]	; (800193c <TIMx_Init+0x9c>)
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	e00d      	b.n	8001902 <TIMx_Init+0x62>
	}
	else if(Timer_Init->TIMx == TIM4)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	695b      	ldr	r3, [r3, #20]
 80018ea:	4a15      	ldr	r2, [pc, #84]	; (8001940 <TIMx_Init+0xa0>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d108      	bne.n	8001902 <TIMx_Init+0x62>
	{
		RCC_TIM4_CLK_EN();
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <TIMx_Init+0x94>)
 80018f2:	69db      	ldr	r3, [r3, #28]
 80018f4:	4a0f      	ldr	r2, [pc, #60]	; (8001934 <TIMx_Init+0x94>)
 80018f6:	f043 0304 	orr.w	r3, r3, #4
 80018fa:	61d3      	str	r3, [r2, #28]
		DelayTimer = TIM4;
 80018fc:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <TIMx_Init+0x98>)
 80018fe:	4a10      	ldr	r2, [pc, #64]	; (8001940 <TIMx_Init+0xa0>)
 8001900:	601a      	str	r2, [r3, #0]
	}
	else{/*Not Valid.*/}
	 // --- Setup Timer ---
	Timer_Init->TIMx->TIMx_ARR = 0xFFFF;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800190a:	62da      	str	r2, [r3, #44]	; 0x2c
	Timer_Init->TIMx->TIMx_PSC = Timer_Init->CLK_Prescaler - 1;   // 1MHz timer clock => 1us per tick
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	3a01      	subs	r2, #1
 8001916:	629a      	str	r2, [r3, #40]	; 0x28
	Timer_Init->TIMx->TIMx_CR1 |= (1 << 0); 					 // CEN = 1 -> start counter
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	695b      	ldr	r3, [r3, #20]
 8001922:	f042 0201 	orr.w	r2, r2, #1
 8001926:	601a      	str	r2, [r3, #0]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	40021000 	.word	0x40021000
 8001938:	20000088 	.word	0x20000088
 800193c:	40000400 	.word	0x40000400
 8001940:	40000800 	.word	0x40000800

08001944 <TIMx_IC_CH1_Init>:
void TIMx_IC_CH1_Init(TIMx_IC_Init_t* IC_Init)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
	// Set the CH1 Pin as Input Floating
	GPIO_Pin_Config PIN;
	if(IC_Init->InputCaptureEnable == InputCapture_Enable)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b01      	cmp	r3, #1
 8001952:	f040 8107 	bne.w	8001b64 <TIMx_IC_CH1_Init+0x220>
	{
		if(IC_Init->TIMx == TIM2)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800195e:	d137      	bne.n	80019d0 <TIMx_IC_CH1_Init+0x8c>
		{
			// Enable Clock for Timer
			RCC_GPIOA_CLK_EN();
 8001960:	4b82      	ldr	r3, [pc, #520]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	4a81      	ldr	r2, [pc, #516]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 8001966:	f043 0304 	orr.w	r3, r3, #4
 800196a:	6193      	str	r3, [r2, #24]
			RCC_TIM2_CLK_EN();
 800196c:	4b7f      	ldr	r3, [pc, #508]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	4a7e      	ldr	r2, [pc, #504]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 8001972:	f043 0301 	orr.w	r3, r3, #1
 8001976:	61d3      	str	r3, [r2, #28]
			if(IC_Init->IC_Interrupt_Enable == IC_InterruptEnable)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d10e      	bne.n	800199e <TIMx_IC_CH1_Init+0x5a>
			{
				IC_Init->TIMx->TIMx_DIER |= (1 << 1);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0202 	orr.w	r2, r2, #2
 800198e:	60da      	str	r2, [r3, #12]
				NVIC_TIM2_GI_Enable;
 8001990:	4b77      	ldr	r3, [pc, #476]	; (8001b70 <TIMx_IC_CH1_Init+0x22c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a76      	ldr	r2, [pc, #472]	; (8001b70 <TIMx_IC_CH1_Init+0x22c>)
 8001996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800199a:	6013      	str	r3, [r2, #0]
 800199c:	e00d      	b.n	80019ba <TIMx_IC_CH1_Init+0x76>
			}
			else
			{
				IC_Init->TIMx->TIMx_DIER &= ~(1 << 1);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68da      	ldr	r2, [r3, #12]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f022 0202 	bic.w	r2, r2, #2
 80019ac:	60da      	str	r2, [r3, #12]
				NVIC_TIM2_GI_Disable;
 80019ae:	4b71      	ldr	r3, [pc, #452]	; (8001b74 <TIMx_IC_CH1_Init+0x230>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a70      	ldr	r2, [pc, #448]	; (8001b74 <TIMx_IC_CH1_Init+0x230>)
 80019b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b8:	6013      	str	r3, [r2, #0]
			}

			PIN.GPIO_PinNumber = GPIOx_PIN_0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	81bb      	strh	r3, [r7, #12]
			PIN.GPIO_PinMode = GPIO_MODE_INPUT_FLOATING;
 80019be:	2301      	movs	r3, #1
 80019c0:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOA , &PIN);
 80019c2:	f107 030c 	add.w	r3, r7, #12
 80019c6:	4619      	mov	r1, r3
 80019c8:	486b      	ldr	r0, [pc, #428]	; (8001b78 <TIMx_IC_CH1_Init+0x234>)
 80019ca:	f7ff fe2b 	bl	8001624 <MCAL_GPIO_Init>
 80019ce:	e07e      	b.n	8001ace <TIMx_IC_CH1_Init+0x18a>
		}
		else if(IC_Init->TIMx == TIM3)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a69      	ldr	r2, [pc, #420]	; (8001b7c <TIMx_IC_CH1_Init+0x238>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d13d      	bne.n	8001a56 <TIMx_IC_CH1_Init+0x112>
		{
			RCC_GPIOA_CLK_EN();
 80019da:	4b64      	ldr	r3, [pc, #400]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	4a63      	ldr	r2, [pc, #396]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 80019e0:	f043 0304 	orr.w	r3, r3, #4
 80019e4:	6193      	str	r3, [r2, #24]
			RCC_GPIOB_CLK_EN();
 80019e6:	4b61      	ldr	r3, [pc, #388]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	4a60      	ldr	r2, [pc, #384]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 80019ec:	f043 0308 	orr.w	r3, r3, #8
 80019f0:	6193      	str	r3, [r2, #24]
			RCC_TIM3_CLK_EN();
 80019f2:	4b5e      	ldr	r3, [pc, #376]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	4a5d      	ldr	r2, [pc, #372]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 80019f8:	f043 0302 	orr.w	r3, r3, #2
 80019fc:	61d3      	str	r3, [r2, #28]
			if(IC_Init->IC_Interrupt_Enable == IC_InterruptEnable)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d10e      	bne.n	8001a24 <TIMx_IC_CH1_Init+0xe0>
			{
				IC_Init->TIMx->TIMx_DIER |= (1 << 1);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68da      	ldr	r2, [r3, #12]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f042 0202 	orr.w	r2, r2, #2
 8001a14:	60da      	str	r2, [r3, #12]
				NVIC_TIM3_GI_Enable;
 8001a16:	4b56      	ldr	r3, [pc, #344]	; (8001b70 <TIMx_IC_CH1_Init+0x22c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a55      	ldr	r2, [pc, #340]	; (8001b70 <TIMx_IC_CH1_Init+0x22c>)
 8001a1c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001a20:	6013      	str	r3, [r2, #0]
 8001a22:	e00d      	b.n	8001a40 <TIMx_IC_CH1_Init+0xfc>
			}
			else
			{
				IC_Init->TIMx->TIMx_DIER &= ~(1 << 1);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68da      	ldr	r2, [r3, #12]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0202 	bic.w	r2, r2, #2
 8001a32:	60da      	str	r2, [r3, #12]
				NVIC_TIM3_GI_Disable;
 8001a34:	4b4f      	ldr	r3, [pc, #316]	; (8001b74 <TIMx_IC_CH1_Init+0x230>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a4e      	ldr	r2, [pc, #312]	; (8001b74 <TIMx_IC_CH1_Init+0x230>)
 8001a3a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001a3e:	6013      	str	r3, [r2, #0]
			}

			PIN.GPIO_PinNumber = GPIOx_PIN_6;
 8001a40:	2306      	movs	r3, #6
 8001a42:	81bb      	strh	r3, [r7, #12]
			PIN.GPIO_PinMode = GPIO_MODE_INPUT_FLOATING;
 8001a44:	2301      	movs	r3, #1
 8001a46:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOA , &PIN);
 8001a48:	f107 030c 	add.w	r3, r7, #12
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	484a      	ldr	r0, [pc, #296]	; (8001b78 <TIMx_IC_CH1_Init+0x234>)
 8001a50:	f7ff fde8 	bl	8001624 <MCAL_GPIO_Init>
 8001a54:	e03b      	b.n	8001ace <TIMx_IC_CH1_Init+0x18a>
		}
		else if(IC_Init->TIMx == TIM4)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a49      	ldr	r2, [pc, #292]	; (8001b80 <TIMx_IC_CH1_Init+0x23c>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d136      	bne.n	8001ace <TIMx_IC_CH1_Init+0x18a>
		{
			RCC_GPIOB_CLK_EN();
 8001a60:	4b42      	ldr	r3, [pc, #264]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	4a41      	ldr	r2, [pc, #260]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 8001a66:	f043 0308 	orr.w	r3, r3, #8
 8001a6a:	6193      	str	r3, [r2, #24]
			RCC_TIM4_CLK_EN();
 8001a6c:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 8001a6e:	69db      	ldr	r3, [r3, #28]
 8001a70:	4a3e      	ldr	r2, [pc, #248]	; (8001b6c <TIMx_IC_CH1_Init+0x228>)
 8001a72:	f043 0304 	orr.w	r3, r3, #4
 8001a76:	61d3      	str	r3, [r2, #28]
			if(IC_Init->IC_Interrupt_Enable == IC_InterruptEnable)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d10e      	bne.n	8001a9e <TIMx_IC_CH1_Init+0x15a>
			{
				IC_Init->TIMx->TIMx_DIER |= (1 << 1);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	68da      	ldr	r2, [r3, #12]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f042 0202 	orr.w	r2, r2, #2
 8001a8e:	60da      	str	r2, [r3, #12]
				NVIC_TIM4_GI_Enable;
 8001a90:	4b37      	ldr	r3, [pc, #220]	; (8001b70 <TIMx_IC_CH1_Init+0x22c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a36      	ldr	r2, [pc, #216]	; (8001b70 <TIMx_IC_CH1_Init+0x22c>)
 8001a96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001a9a:	6013      	str	r3, [r2, #0]
 8001a9c:	e00d      	b.n	8001aba <TIMx_IC_CH1_Init+0x176>
			}
			else
			{
				IC_Init->TIMx->TIMx_DIER &= ~(1 << 1);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68da      	ldr	r2, [r3, #12]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 0202 	bic.w	r2, r2, #2
 8001aac:	60da      	str	r2, [r3, #12]
				NVIC_TIM4_GI_Disable;
 8001aae:	4b31      	ldr	r3, [pc, #196]	; (8001b74 <TIMx_IC_CH1_Init+0x230>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a30      	ldr	r2, [pc, #192]	; (8001b74 <TIMx_IC_CH1_Init+0x230>)
 8001ab4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001ab8:	6013      	str	r3, [r2, #0]
			}
			PIN.GPIO_PinNumber = GPIOx_PIN_6;
 8001aba:	2306      	movs	r3, #6
 8001abc:	81bb      	strh	r3, [r7, #12]
			PIN.GPIO_PinMode = GPIO_MODE_INPUT_FLOATING;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOB , &PIN);
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	482e      	ldr	r0, [pc, #184]	; (8001b84 <TIMx_IC_CH1_Init+0x240>)
 8001aca:	f7ff fdab 	bl	8001624 <MCAL_GPIO_Init>
		// Setup GPIO
		/* Select the active input: TIMx_CCR1 must be linked to the TI1 input, so write the CC1S
		bits to 01 in the TIMx_CCMR1 register. As soon as CC1S becomes different from 00,
		the channel is configured in input and the TIMx_CCR1 register becomes read-only.
		 * */
		IC_Init->TIMx->TIMx_CCMR1 &= ~(0xFF);      // Clear CCMR1
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	699a      	ldr	r2, [r3, #24]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001adc:	619a      	str	r2, [r3, #24]
		IC_Init->TIMx->TIMx_CCMR1 |= (1 << 0);     // Set 01 to CC1S bits
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	699a      	ldr	r2, [r3, #24]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f042 0201 	orr.w	r2, r2, #1
 8001aec:	619a      	str	r2, [r3, #24]
		 *  Program the needed input filter duration with respect to the signal connected to the
			timer (by programming the ICxF bits in the TIMx_CCMRx register if the input is one of
			the TIx inputs).
		*/
		// 0011: fSAMPLING=fCK_INT, N=8
		IC_Init->TIMx->TIMx_CCMR1 |= (3 << 4);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	699a      	ldr	r2, [r3, #24]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8001afc:	619a      	str	r2, [r3, #24]
		IC_Init->TIMx->TIMx_CCMR1 &= ~(0xF << 4); // Clear filter bits
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	699a      	ldr	r2, [r3, #24]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001b0c:	619a      	str	r2, [r3, #24]
		/*
		 Program the input prescaler. In our example, we wish the capture to be performed at
		 each valid transition, so the prescaler is disabled (write IC1PS bits to 00 in the
		 TIMx_CCMR1 register)
		 */
		IC_Init->TIMx->TIMx_CCMR1 &= ~(0b11 << 2);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	699a      	ldr	r2, [r3, #24]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f022 020c 	bic.w	r2, r2, #12
 8001b1c:	619a      	str	r2, [r3, #24]
		/*
			Select the edge of the active transition on the TI1 channel by writing the CC1P bit to 0
			in the TIMx_CCER register (rising edge in this case)
		*/
		IC_Init->TIMx->TIMx_CCER &= ~(1 << 1); // rising edge
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6a1a      	ldr	r2, [r3, #32]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f022 0202 	bic.w	r2, r2, #2
 8001b2c:	621a      	str	r2, [r3, #32]
		/*
		   Enable capture from the counter into the capture register by setting the CC1E bit in the
		   TIMx_CCER register
		*/
		IC_Init->TIMx->TIMx_CCER |= (1 << 0); // CC1E = 1 -> enable capture
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6a1a      	ldr	r2, [r3, #32]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f042 0201 	orr.w	r2, r2, #1
 8001b3c:	621a      	str	r2, [r3, #32]

		/*
		Enable the related interrupt request by setting the CC1IE bit in the
		TIMx_DIER register
		*/
		IC_Init->TIMx->TIMx_PSC = IC_Init->CLK_Prescaler - 1;   // 1MHz resolution (1us per tick)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	68da      	ldr	r2, [r3, #12]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	3a01      	subs	r2, #1
 8001b48:	629a      	str	r2, [r3, #40]	; 0x28
		IC_Init->TIMx->TIMx_ARR = 0xFFFF;  // Max count (just to be safe)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b52:	62da      	str	r2, [r3, #44]	; 0x2c

		IC_Init->TIMx->TIMx_CR1 |= (1 << 0);  // CEN = 1 -> start counter
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f042 0201 	orr.w	r2, r2, #1
 8001b62:	601a      	str	r2, [r3, #0]
	}
}
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	e000e100 	.word	0xe000e100
 8001b74:	e000e180 	.word	0xe000e180
 8001b78:	40010800 	.word	0x40010800
 8001b7c:	40000400 	.word	0x40000400
 8001b80:	40000800 	.word	0x40000800
 8001b84:	40010c00 	.word	0x40010c00

08001b88 <TIMx_PWM_CH2_Init>:
void TIMx_PWM_CH2_Init(TIMx_PWM_Init_t* PWM_Init)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
	// Set the CH1 Pin as AF Push pull
	GPIO_Pin_Config PIN;
	if(PWM_Init->TIMx == TIM2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b98:	d118      	bne.n	8001bcc <TIMx_PWM_CH2_Init+0x44>
	{
		RCC_GPIOA_CLK_EN();
 8001b9a:	4b57      	ldr	r3, [pc, #348]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001b9c:	699b      	ldr	r3, [r3, #24]
 8001b9e:	4a56      	ldr	r2, [pc, #344]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001ba0:	f043 0304 	orr.w	r3, r3, #4
 8001ba4:	6193      	str	r3, [r2, #24]
		RCC_TIM2_CLK_EN();
 8001ba6:	4b54      	ldr	r3, [pc, #336]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	4a53      	ldr	r2, [pc, #332]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	61d3      	str	r3, [r2, #28]
		PIN.GPIO_PinNumber = GPIOx_PIN_1;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	81bb      	strh	r3, [r7, #12]
		PIN.GPIO_PinMode = GPIO_MODE_AFIO_PP;
 8001bb6:	2306      	movs	r3, #6
 8001bb8:	73bb      	strb	r3, [r7, #14]
		PIN.GPIO_PinSpeed = GPIO_SPEED_50MHZ;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA , &PIN);
 8001bbe:	f107 030c 	add.w	r3, r7, #12
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	484d      	ldr	r0, [pc, #308]	; (8001cfc <TIMx_PWM_CH2_Init+0x174>)
 8001bc6:	f7ff fd2d 	bl	8001624 <MCAL_GPIO_Init>
 8001bca:	e040      	b.n	8001c4e <TIMx_PWM_CH2_Init+0xc6>
	}
	else if(PWM_Init->TIMx == TIM3)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a4b      	ldr	r2, [pc, #300]	; (8001d00 <TIMx_PWM_CH2_Init+0x178>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d11e      	bne.n	8001c14 <TIMx_PWM_CH2_Init+0x8c>
	{
		RCC_GPIOA_CLK_EN();
 8001bd6:	4b48      	ldr	r3, [pc, #288]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	4a47      	ldr	r2, [pc, #284]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001bdc:	f043 0304 	orr.w	r3, r3, #4
 8001be0:	6193      	str	r3, [r2, #24]
		RCC_GPIOB_CLK_EN();
 8001be2:	4b45      	ldr	r3, [pc, #276]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	4a44      	ldr	r2, [pc, #272]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001be8:	f043 0308 	orr.w	r3, r3, #8
 8001bec:	6193      	str	r3, [r2, #24]
		RCC_TIM3_CLK_EN();
 8001bee:	4b42      	ldr	r3, [pc, #264]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	4a41      	ldr	r2, [pc, #260]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001bf4:	f043 0302 	orr.w	r3, r3, #2
 8001bf8:	61d3      	str	r3, [r2, #28]
		PIN.GPIO_PinNumber = GPIOx_PIN_7;
 8001bfa:	2307      	movs	r3, #7
 8001bfc:	81bb      	strh	r3, [r7, #12]
		PIN.GPIO_PinMode = GPIO_MODE_AFIO_PP;
 8001bfe:	2306      	movs	r3, #6
 8001c00:	73bb      	strb	r3, [r7, #14]
		PIN.GPIO_PinSpeed = GPIO_SPEED_50MHZ;
 8001c02:	2303      	movs	r3, #3
 8001c04:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA , &PIN);
 8001c06:	f107 030c 	add.w	r3, r7, #12
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	483b      	ldr	r0, [pc, #236]	; (8001cfc <TIMx_PWM_CH2_Init+0x174>)
 8001c0e:	f7ff fd09 	bl	8001624 <MCAL_GPIO_Init>
 8001c12:	e01c      	b.n	8001c4e <TIMx_PWM_CH2_Init+0xc6>
	}
	else if(PWM_Init->TIMx == TIM4)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a3a      	ldr	r2, [pc, #232]	; (8001d04 <TIMx_PWM_CH2_Init+0x17c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d117      	bne.n	8001c4e <TIMx_PWM_CH2_Init+0xc6>
	{
		RCC_GPIOB_CLK_EN();
 8001c1e:	4b36      	ldr	r3, [pc, #216]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	4a35      	ldr	r2, [pc, #212]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001c24:	f043 0308 	orr.w	r3, r3, #8
 8001c28:	6193      	str	r3, [r2, #24]
		RCC_TIM4_CLK_EN();
 8001c2a:	4b33      	ldr	r3, [pc, #204]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	4a32      	ldr	r2, [pc, #200]	; (8001cf8 <TIMx_PWM_CH2_Init+0x170>)
 8001c30:	f043 0304 	orr.w	r3, r3, #4
 8001c34:	61d3      	str	r3, [r2, #28]
		PIN.GPIO_PinNumber = GPIOx_PIN_7;
 8001c36:	2307      	movs	r3, #7
 8001c38:	81bb      	strh	r3, [r7, #12]
		PIN.GPIO_PinMode = GPIO_MODE_AFIO_PP;
 8001c3a:	2306      	movs	r3, #6
 8001c3c:	73bb      	strb	r3, [r7, #14]
		PIN.GPIO_PinSpeed = GPIO_SPEED_50MHZ;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB , &PIN);
 8001c42:	f107 030c 	add.w	r3, r7, #12
 8001c46:	4619      	mov	r1, r3
 8001c48:	482f      	ldr	r0, [pc, #188]	; (8001d08 <TIMx_PWM_CH2_Init+0x180>)
 8001c4a:	f7ff fceb 	bl	8001624 <MCAL_GPIO_Init>
	}
	else{/*Not Valid.*/}

	PWM_Init->TIMx->TIMx_PSC = PWM_Init->CLK_Prescaler - 1;        // Timer clock = 1 MHz (assuming 8MHz system clock)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	695a      	ldr	r2, [r3, #20]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	3a01      	subs	r2, #1
 8001c58:	629a      	str	r2, [r3, #40]	; 0x28
	PWM_Init->TIMx->TIMx_ARR = PWM_Init->TimerMaxCount - 1;     // 20ms period for Servo (50Hz)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691a      	ldr	r2, [r3, #16]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	3a01      	subs	r2, #1
 8001c64:	62da      	str	r2, [r3, #44]	; 0x2c
	PWM_Init->TIMx->TIMx_CNT = 0;             					// Reset counter
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	625a      	str	r2, [r3, #36]	; 0x24

	PWM_Init->TIMx->TIMx_CCMR1 &= ~(0xFF << 8);   // Clear CC2S + OC2M + OC2PE bits
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	699a      	ldr	r2, [r3, #24]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001c7c:	619a      	str	r2, [r3, #24]

	PWM_Init->TIMx->TIMx_CCMR1 |= (6 << 12);      // OC2M = 110 → PWM mode 1
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	699a      	ldr	r2, [r3, #24]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8001c8c:	619a      	str	r2, [r3, #24]

	PWM_Init->TIMx->TIMx_CCMR1 |= (1 << 11);      // OC2PE = 1 → preload enable
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	699a      	ldr	r2, [r3, #24]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c9c:	619a      	str	r2, [r3, #24]
	PWM_Init->TIMx->TIMx_CCMR1 &= ~(0x3 << 8);    // CC2S = 00 → output
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	699a      	ldr	r2, [r3, #24]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001cac:	619a      	str	r2, [r3, #24]

	PWM_Init->TIMx->TIMx_CCER |= (1 << 4);       // CC2E = 1 → enable CH2 output
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6a1a      	ldr	r2, [r3, #32]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f042 0210 	orr.w	r2, r2, #16
 8001cbc:	621a      	str	r2, [r3, #32]

	PWM_Init->TIMx->TIMx_CCER &= ~(1 << 5);      // CC2P = 0 → active high
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	6a1a      	ldr	r2, [r3, #32]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 0220 	bic.w	r2, r2, #32
 8001ccc:	621a      	str	r2, [r3, #32]

	PWM_Init->TIMx->TIMx_CR1 |= (1 << 7);       // ARPE = 1 → preload enable
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cdc:	601a      	str	r2, [r3, #0]

	PWM_Init->TIMx->TIMx_CR1 |= (1 << 0);       // CEN = 1 → start counter
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f042 0201 	orr.w	r2, r2, #1
 8001cec:	601a      	str	r2, [r3, #0]

}
 8001cee:	bf00      	nop
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40010800 	.word	0x40010800
 8001d00:	40000400 	.word	0x40000400
 8001d04:	40000800 	.word	0x40000800
 8001d08:	40010c00 	.word	0x40010c00

08001d0c <TIMx_CH2_SetDuty>:
void TIMx_CH2_SetDuty(Timerx_typedef* TIMx, uint16_t pulse_us)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	460b      	mov	r3, r1
 8001d16:	807b      	strh	r3, [r7, #2]
	TIMx->TIMx_CCR2 = pulse_us;   // pulse_us in microseconds
 8001d18:	887a      	ldrh	r2, [r7, #2]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr

08001d28 <TIMx_GetHighWidth>:
uint32_t TIMx_GetHighWidth(Timerx_typedef* TIMx)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
	if(is_captured)
 8001d30:	4b13      	ldr	r3, [pc, #76]	; (8001d80 <TIMx_GetHighWidth+0x58>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d01b      	beq.n	8001d72 <TIMx_GetHighWidth+0x4a>
	{
	    uint32_t width;
	    if(is_falling >= is_rising)
 8001d3a:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <TIMx_GetHighWidth+0x5c>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <TIMx_GetHighWidth+0x60>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d306      	bcc.n	8001d54 <TIMx_GetHighWidth+0x2c>
	        width = is_falling - is_rising;
 8001d46:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <TIMx_GetHighWidth+0x5c>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	4b0f      	ldr	r3, [pc, #60]	; (8001d88 <TIMx_GetHighWidth+0x60>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	e009      	b.n	8001d68 <TIMx_GetHighWidth+0x40>
	    else
	        width = (TIMx->TIMx_ARR - is_rising) + is_falling + 1;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d58:	4b0b      	ldr	r3, [pc, #44]	; (8001d88 <TIMx_GetHighWidth+0x60>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	1ad2      	subs	r2, r2, r3
 8001d5e:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <TIMx_GetHighWidth+0x5c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4413      	add	r3, r2
 8001d64:	3301      	adds	r3, #1
 8001d66:	60fb      	str	r3, [r7, #12]

	    is_captured = 0; // Reset flag
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <TIMx_GetHighWidth+0x58>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	701a      	strb	r2, [r3, #0]
	    // width now in timer ticks → convert to µs
	    return width; // if PSC = 1 MHz → 1 tick = 1 µs
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	e000      	b.n	8001d74 <TIMx_GetHighWidth+0x4c>
	}
	return 0;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000084 	.word	0x20000084
 8001d84:	20000080 	.word	0x20000080
 8001d88:	2000007c 	.word	0x2000007c

08001d8c <TIMx_delay_us>:
void TIMx_delay_us(uint32_t delayInUS)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
	if(DelayTimer == TIM2)
 8001d94:	4b19      	ldr	r3, [pc, #100]	; (8001dfc <TIMx_delay_us+0x70>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d9c:	d10b      	bne.n	8001db6 <TIMx_delay_us+0x2a>
	{
		TIM2->TIMx_CNT = 0;                      // Reset counter
 8001d9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001da2:	2200      	movs	r2, #0
 8001da4:	625a      	str	r2, [r3, #36]	; 0x24
		while(TIM2->TIMx_CNT < delayInUS);       // Wait until CNT reaches desired value
 8001da6:	bf00      	nop
 8001da8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d8f9      	bhi.n	8001da8 <TIMx_delay_us+0x1c>
	{
		TIM4->TIMx_CNT = 0;                      // Reset counter
		while(TIM4->TIMx_CNT < delayInUS);       // Wait until CNT reaches desired value
	}
	else{/*Not Valid.*/}
}
 8001db4:	e01c      	b.n	8001df0 <TIMx_delay_us+0x64>
	else if(DelayTimer == TIM3)
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <TIMx_delay_us+0x70>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a11      	ldr	r2, [pc, #68]	; (8001e00 <TIMx_delay_us+0x74>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d109      	bne.n	8001dd4 <TIMx_delay_us+0x48>
		TIM3->TIMx_CNT = 0;                      // Reset counter
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <TIMx_delay_us+0x74>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	625a      	str	r2, [r3, #36]	; 0x24
		while(TIM3->TIMx_CNT < delayInUS);       // Wait until CNT reaches desired value
 8001dc6:	bf00      	nop
 8001dc8:	4b0d      	ldr	r3, [pc, #52]	; (8001e00 <TIMx_delay_us+0x74>)
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d8fa      	bhi.n	8001dc8 <TIMx_delay_us+0x3c>
}
 8001dd2:	e00d      	b.n	8001df0 <TIMx_delay_us+0x64>
	else if(DelayTimer == TIM4)
 8001dd4:	4b09      	ldr	r3, [pc, #36]	; (8001dfc <TIMx_delay_us+0x70>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a0a      	ldr	r2, [pc, #40]	; (8001e04 <TIMx_delay_us+0x78>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d108      	bne.n	8001df0 <TIMx_delay_us+0x64>
		TIM4->TIMx_CNT = 0;                      // Reset counter
 8001dde:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <TIMx_delay_us+0x78>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	625a      	str	r2, [r3, #36]	; 0x24
		while(TIM4->TIMx_CNT < delayInUS);       // Wait until CNT reaches desired value
 8001de4:	bf00      	nop
 8001de6:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <TIMx_delay_us+0x78>)
 8001de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d8fa      	bhi.n	8001de6 <TIMx_delay_us+0x5a>
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	20000088 	.word	0x20000088
 8001e00:	40000400 	.word	0x40000400
 8001e04:	40000800 	.word	0x40000800

08001e08 <TIMx_delay_ms>:
void TIMx_delay_ms(uint32_t delayInMS)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
    for(uint16_t i = 0; i < delayInMS; i++)
 8001e10:	2300      	movs	r3, #0
 8001e12:	81fb      	strh	r3, [r7, #14]
 8001e14:	e006      	b.n	8001e24 <TIMx_delay_ms+0x1c>
    {
    	TIMx_delay_us(1000);           // 1 ms = 1000 µs
 8001e16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e1a:	f7ff ffb7 	bl	8001d8c <TIMx_delay_us>
    for(uint16_t i = 0; i < delayInMS; i++)
 8001e1e:	89fb      	ldrh	r3, [r7, #14]
 8001e20:	3301      	adds	r3, #1
 8001e22:	81fb      	strh	r3, [r7, #14]
 8001e24:	89fb      	ldrh	r3, [r7, #14]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d8f4      	bhi.n	8001e16 <TIMx_delay_ms+0xe>
    }
}
 8001e2c:	bf00      	nop
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
	if((TIM2->TIMx_SR >> 1) & 0x1)  // Check CC1 interrupt flag, Capture occurred
 8001e3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	085b      	lsrs	r3, r3, #1
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d03d      	beq.n	8001ec8 <TIM2_IRQHandler+0x90>
	{
		static uint8_t rising = 1;
	    if((rising == 1) && (is_captured == 0))
 8001e4c:	4b20      	ldr	r3, [pc, #128]	; (8001ed0 <TIM2_IRQHandler+0x98>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d115      	bne.n	8001e80 <TIM2_IRQHandler+0x48>
 8001e54:	4b1f      	ldr	r3, [pc, #124]	; (8001ed4 <TIM2_IRQHandler+0x9c>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d110      	bne.n	8001e80 <TIM2_IRQHandler+0x48>
	    {
	    	is_rising = TIM2->TIMx_CCR1;    // Capture rising edge
 8001e5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e64:	4a1c      	ldr	r2, [pc, #112]	; (8001ed8 <TIM2_IRQHandler+0xa0>)
 8001e66:	6013      	str	r3, [r2, #0]
	        rising = 0;
 8001e68:	4b19      	ldr	r3, [pc, #100]	; (8001ed0 <TIM2_IRQHandler+0x98>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	701a      	strb	r2, [r3, #0]
	        TIM2->TIMx_CCER |= (1 << 1); // Switch to falling edge
 8001e6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e78:	f043 0302 	orr.w	r3, r3, #2
 8001e7c:	6213      	str	r3, [r2, #32]
 8001e7e:	e01b      	b.n	8001eb8 <TIM2_IRQHandler+0x80>
	    }
	    else if((rising == 0) && (is_captured == 0))
 8001e80:	4b13      	ldr	r3, [pc, #76]	; (8001ed0 <TIM2_IRQHandler+0x98>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d117      	bne.n	8001eb8 <TIM2_IRQHandler+0x80>
 8001e88:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <TIM2_IRQHandler+0x9c>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d112      	bne.n	8001eb8 <TIM2_IRQHandler+0x80>
	    {
	        is_falling = TIM2->TIMx_CCR1;   // Capture falling edge
 8001e92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e98:	4a10      	ldr	r2, [pc, #64]	; (8001edc <TIM2_IRQHandler+0xa4>)
 8001e9a:	6013      	str	r3, [r2, #0]
	        rising = 1;
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ed0 <TIM2_IRQHandler+0x98>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
	        is_captured = 1;           // Pulse measurement ready
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <TIM2_IRQHandler+0x9c>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	701a      	strb	r2, [r3, #0]
	        TIM2->TIMx_CCER &= ~(1 << 1); // Switch back to rising edge
 8001ea8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001eb2:	f023 0302 	bic.w	r3, r3, #2
 8001eb6:	6213      	str	r3, [r2, #32]
	    }
	    TIM2->TIMx_SR &= ~(1 << 1);      // Clear interrupt flag
 8001eb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ec2:	f023 0302 	bic.w	r3, r3, #2
 8001ec6:	6113      	str	r3, [r2, #16]
	}
}
 8001ec8:	bf00      	nop
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	20000004 	.word	0x20000004
 8001ed4:	20000084 	.word	0x20000084
 8001ed8:	2000007c 	.word	0x2000007c
 8001edc:	20000080 	.word	0x20000080

08001ee0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
	if((TIM3->TIMx_SR >> 1) & 0x1)     // Check CC1 interrupt flag, Capture occurred
 8001ee4:	4b20      	ldr	r3, [pc, #128]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	085b      	lsrs	r3, r3, #1
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d035      	beq.n	8001f5e <TIM3_IRQHandler+0x7e>
	{
		static uint8_t rising = 1;
		if((rising == 1) && (is_captured == 0))
 8001ef2:	4b1e      	ldr	r3, [pc, #120]	; (8001f6c <TIM3_IRQHandler+0x8c>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d112      	bne.n	8001f20 <TIM3_IRQHandler+0x40>
 8001efa:	4b1d      	ldr	r3, [pc, #116]	; (8001f70 <TIM3_IRQHandler+0x90>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d10d      	bne.n	8001f20 <TIM3_IRQHandler+0x40>
	    {
	    	is_rising = TIM3->TIMx_CCR1;    // Capture rising edge
 8001f04:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f08:	4a1a      	ldr	r2, [pc, #104]	; (8001f74 <TIM3_IRQHandler+0x94>)
 8001f0a:	6013      	str	r3, [r2, #0]
	        rising = 0;
 8001f0c:	4b17      	ldr	r3, [pc, #92]	; (8001f6c <TIM3_IRQHandler+0x8c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	701a      	strb	r2, [r3, #0]
	        TIM3->TIMx_CCER |= (1 << 1); // Switch to falling edge
 8001f12:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	4a14      	ldr	r2, [pc, #80]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	6213      	str	r3, [r2, #32]
 8001f1e:	e018      	b.n	8001f52 <TIM3_IRQHandler+0x72>
	    }
		else if((rising == 0) && (is_captured == 0))
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <TIM3_IRQHandler+0x8c>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d114      	bne.n	8001f52 <TIM3_IRQHandler+0x72>
 8001f28:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <TIM3_IRQHandler+0x90>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10f      	bne.n	8001f52 <TIM3_IRQHandler+0x72>
	    {
	        is_falling = TIM3->TIMx_CCR1;   // Capture falling edge
 8001f32:	4b0d      	ldr	r3, [pc, #52]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f36:	4a10      	ldr	r2, [pc, #64]	; (8001f78 <TIM3_IRQHandler+0x98>)
 8001f38:	6013      	str	r3, [r2, #0]
	        rising = 1;
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <TIM3_IRQHandler+0x8c>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
	        is_captured = 1;           // Pulse measurement ready
 8001f40:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <TIM3_IRQHandler+0x90>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	701a      	strb	r2, [r3, #0]
	        TIM3->TIMx_CCER &= ~(1 << 1); // Switch back to rising edge
 8001f46:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001f48:	6a1b      	ldr	r3, [r3, #32]
 8001f4a:	4a07      	ldr	r2, [pc, #28]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001f4c:	f023 0302 	bic.w	r3, r3, #2
 8001f50:	6213      	str	r3, [r2, #32]
	    }
	    TIM3->TIMx_SR &= ~(1 << 1);      // Clear interrupt flag
 8001f52:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001f54:	691b      	ldr	r3, [r3, #16]
 8001f56:	4a04      	ldr	r2, [pc, #16]	; (8001f68 <TIM3_IRQHandler+0x88>)
 8001f58:	f023 0302 	bic.w	r3, r3, #2
 8001f5c:	6113      	str	r3, [r2, #16]
	}
}
 8001f5e:	bf00      	nop
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bc80      	pop	{r7}
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	40000400 	.word	0x40000400
 8001f6c:	20000005 	.word	0x20000005
 8001f70:	20000084 	.word	0x20000084
 8001f74:	2000007c 	.word	0x2000007c
 8001f78:	20000080 	.word	0x20000080

08001f7c <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
	if((TIM4->TIMx_SR >> 1) & 0x1)  // Check CC1 interrupt flag, Capture occurred
 8001f80:	4b20      	ldr	r3, [pc, #128]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	085b      	lsrs	r3, r3, #1
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d035      	beq.n	8001ffa <TIM4_IRQHandler+0x7e>
	{
		static uint8_t rising = 1;
		if((rising == 1) && (is_captured == 0))
 8001f8e:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <TIM4_IRQHandler+0x8c>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d112      	bne.n	8001fbc <TIM4_IRQHandler+0x40>
 8001f96:	4b1d      	ldr	r3, [pc, #116]	; (800200c <TIM4_IRQHandler+0x90>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d10d      	bne.n	8001fbc <TIM4_IRQHandler+0x40>
	    {
	    	is_rising = TIM4->TIMx_CCR1;    // Capture rising edge
 8001fa0:	4b18      	ldr	r3, [pc, #96]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001fa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fa4:	4a1a      	ldr	r2, [pc, #104]	; (8002010 <TIM4_IRQHandler+0x94>)
 8001fa6:	6013      	str	r3, [r2, #0]
	        rising = 0;
 8001fa8:	4b17      	ldr	r3, [pc, #92]	; (8002008 <TIM4_IRQHandler+0x8c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	701a      	strb	r2, [r3, #0]
	        TIM4->TIMx_CCER |= (1 << 1); // Switch to falling edge
 8001fae:	4b15      	ldr	r3, [pc, #84]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001fb0:	6a1b      	ldr	r3, [r3, #32]
 8001fb2:	4a14      	ldr	r2, [pc, #80]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001fb4:	f043 0302 	orr.w	r3, r3, #2
 8001fb8:	6213      	str	r3, [r2, #32]
 8001fba:	e018      	b.n	8001fee <TIM4_IRQHandler+0x72>
	    }
	    else if((rising == 0) && (is_captured == 0))
 8001fbc:	4b12      	ldr	r3, [pc, #72]	; (8002008 <TIM4_IRQHandler+0x8c>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d114      	bne.n	8001fee <TIM4_IRQHandler+0x72>
 8001fc4:	4b11      	ldr	r3, [pc, #68]	; (800200c <TIM4_IRQHandler+0x90>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10f      	bne.n	8001fee <TIM4_IRQHandler+0x72>
	    {
	        is_falling = TIM4->TIMx_CCR1;   // Capture falling edge
 8001fce:	4b0d      	ldr	r3, [pc, #52]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fd2:	4a10      	ldr	r2, [pc, #64]	; (8002014 <TIM4_IRQHandler+0x98>)
 8001fd4:	6013      	str	r3, [r2, #0]
	        rising = 1;
 8001fd6:	4b0c      	ldr	r3, [pc, #48]	; (8002008 <TIM4_IRQHandler+0x8c>)
 8001fd8:	2201      	movs	r2, #1
 8001fda:	701a      	strb	r2, [r3, #0]
	        is_captured = 1;           // Pulse measurement ready
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <TIM4_IRQHandler+0x90>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	701a      	strb	r2, [r3, #0]
	        TIM4->TIMx_CCER &= ~(1 << 1); // Switch back to rising edge
 8001fe2:	4b08      	ldr	r3, [pc, #32]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001fe4:	6a1b      	ldr	r3, [r3, #32]
 8001fe6:	4a07      	ldr	r2, [pc, #28]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001fe8:	f023 0302 	bic.w	r3, r3, #2
 8001fec:	6213      	str	r3, [r2, #32]
	    }
	    TIM4->TIMx_SR &= ~(1 << 1);      // Clear interrupt flag
 8001fee:	4b05      	ldr	r3, [pc, #20]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	4a04      	ldr	r2, [pc, #16]	; (8002004 <TIM4_IRQHandler+0x88>)
 8001ff4:	f023 0302 	bic.w	r3, r3, #2
 8001ff8:	6113      	str	r3, [r2, #16]
	}
}
 8001ffa:	bf00      	nop
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	40000800 	.word	0x40000800
 8002008:	20000006 	.word	0x20000006
 800200c:	20000084 	.word	0x20000084
 8002010:	2000007c 	.word	0x2000007c
 8002014:	20000080 	.word	0x20000080

08002018 <USART1_IRQHandler>:
		i++;
	}
}

void USART1_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
	USARTx_IRQ_CallBack[0]();
 800201c:	4b02      	ldr	r3, [pc, #8]	; (8002028 <USART1_IRQHandler+0x10>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4798      	blx	r3
	//Clear Pending bit - Clear by writing 1
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	2000008c 	.word	0x2000008c

0800202c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
	USARTx_IRQ_CallBack[1]();
 8002030:	4b02      	ldr	r3, [pc, #8]	; (800203c <USART2_IRQHandler+0x10>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	4798      	blx	r3

	//Clear Pending bit - Clear by writing 1
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	2000008c 	.word	0x2000008c

08002040 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
	USARTx_IRQ_CallBack[2]();
 8002044:	4b02      	ldr	r3, [pc, #8]	; (8002050 <USART3_IRQHandler+0x10>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	4798      	blx	r3

	//Clear Pending bit - Clear by writing 1
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	2000008c 	.word	0x2000008c

08002054 <main>:

#include <stdint.h>
#include "App.h"

int main(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
	App_Init();
 8002058:	f7fe fc78 	bl	800094c <App_Init>
	while(1)
	{
		App_Start();
 800205c:	f7fe fcd8 	bl	8000a10 <App_Start>
 8002060:	e7fc      	b.n	800205c <main+0x8>
	...

08002064 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002064:	480d      	ldr	r0, [pc, #52]	; (800209c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002066:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002068:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800206c:	480c      	ldr	r0, [pc, #48]	; (80020a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800206e:	490d      	ldr	r1, [pc, #52]	; (80020a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002070:	4a0d      	ldr	r2, [pc, #52]	; (80020a8 <LoopForever+0xe>)
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002074:	e002      	b.n	800207c <LoopCopyDataInit>

08002076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800207a:	3304      	adds	r3, #4

0800207c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800207c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800207e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002080:	d3f9      	bcc.n	8002076 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002082:	4a0a      	ldr	r2, [pc, #40]	; (80020ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8002084:	4c0a      	ldr	r4, [pc, #40]	; (80020b0 <LoopForever+0x16>)
  movs r3, #0
 8002086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002088:	e001      	b.n	800208e <LoopFillZerobss>

0800208a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800208a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800208c:	3204      	adds	r2, #4

0800208e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800208e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002090:	d3fb      	bcc.n	800208a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002092:	f000 f811 	bl	80020b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002096:	f7ff ffdd 	bl	8002054 <main>

0800209a <LoopForever>:

LoopForever:
    b LoopForever
 800209a:	e7fe      	b.n	800209a <LoopForever>
  ldr   r0, =_estack
 800209c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80020a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020a4:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 80020a8:	080021ac 	.word	0x080021ac
  ldr r2, =_sbss
 80020ac:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 80020b0:	20000098 	.word	0x20000098

080020b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020b4:	e7fe      	b.n	80020b4 <ADC1_2_IRQHandler>
	...

080020b8 <__libc_init_array>:
 80020b8:	b570      	push	{r4, r5, r6, lr}
 80020ba:	2600      	movs	r6, #0
 80020bc:	4d0c      	ldr	r5, [pc, #48]	; (80020f0 <__libc_init_array+0x38>)
 80020be:	4c0d      	ldr	r4, [pc, #52]	; (80020f4 <__libc_init_array+0x3c>)
 80020c0:	1b64      	subs	r4, r4, r5
 80020c2:	10a4      	asrs	r4, r4, #2
 80020c4:	42a6      	cmp	r6, r4
 80020c6:	d109      	bne.n	80020dc <__libc_init_array+0x24>
 80020c8:	f000 f81a 	bl	8002100 <_init>
 80020cc:	2600      	movs	r6, #0
 80020ce:	4d0a      	ldr	r5, [pc, #40]	; (80020f8 <__libc_init_array+0x40>)
 80020d0:	4c0a      	ldr	r4, [pc, #40]	; (80020fc <__libc_init_array+0x44>)
 80020d2:	1b64      	subs	r4, r4, r5
 80020d4:	10a4      	asrs	r4, r4, #2
 80020d6:	42a6      	cmp	r6, r4
 80020d8:	d105      	bne.n	80020e6 <__libc_init_array+0x2e>
 80020da:	bd70      	pop	{r4, r5, r6, pc}
 80020dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80020e0:	4798      	blx	r3
 80020e2:	3601      	adds	r6, #1
 80020e4:	e7ee      	b.n	80020c4 <__libc_init_array+0xc>
 80020e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80020ea:	4798      	blx	r3
 80020ec:	3601      	adds	r6, #1
 80020ee:	e7f2      	b.n	80020d6 <__libc_init_array+0x1e>
 80020f0:	080021a4 	.word	0x080021a4
 80020f4:	080021a4 	.word	0x080021a4
 80020f8:	080021a4 	.word	0x080021a4
 80020fc:	080021a8 	.word	0x080021a8

08002100 <_init>:
 8002100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002102:	bf00      	nop
 8002104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002106:	bc08      	pop	{r3}
 8002108:	469e      	mov	lr, r3
 800210a:	4770      	bx	lr

0800210c <_fini>:
 800210c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800210e:	bf00      	nop
 8002110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002112:	bc08      	pop	{r3}
 8002114:	469e      	mov	lr, r3
 8002116:	4770      	bx	lr
