
Mico_Eye.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f6cc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000196c  0800f970  0800f970  0001f970  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080112dc  080112dc  000212dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080112e4  080112e4  000212e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080112e8  080112e8  000212e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  20000000  080112ec  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002b8  200001e4  080114d0  000301e4  2**2
                  ALLOC
  8 ._user_heap_stack 00005004  2000049c  080114d0  0003049c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d637  00000000  00000000  00030212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004060  00000000  00000000  0004d849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001388  00000000  00000000  000518b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000011d0  00000000  00000000  00052c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003aea8  00000000  00000000  00053e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e420  00000000  00000000  0008ecb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00164585  00000000  00000000  000ad0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00211655  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006350  00000000  00000000  002116a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	200001e4 	.word	0x200001e4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f954 	.word	0x0800f954

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	200001e8 	.word	0x200001e8
 80002dc:	0800f954 	.word	0x0800f954

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9ac 	b.w	8000a78 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	4604      	mov	r4, r0
 80007b0:	468e      	mov	lr, r1
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d14d      	bne.n	8000852 <__udivmoddi4+0xaa>
 80007b6:	428a      	cmp	r2, r1
 80007b8:	4694      	mov	ip, r2
 80007ba:	d969      	bls.n	8000890 <__udivmoddi4+0xe8>
 80007bc:	fab2 f282 	clz	r2, r2
 80007c0:	b152      	cbz	r2, 80007d8 <__udivmoddi4+0x30>
 80007c2:	fa01 f302 	lsl.w	r3, r1, r2
 80007c6:	f1c2 0120 	rsb	r1, r2, #32
 80007ca:	fa20 f101 	lsr.w	r1, r0, r1
 80007ce:	fa0c fc02 	lsl.w	ip, ip, r2
 80007d2:	ea41 0e03 	orr.w	lr, r1, r3
 80007d6:	4094      	lsls	r4, r2
 80007d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007dc:	0c21      	lsrs	r1, r4, #16
 80007de:	fbbe f6f8 	udiv	r6, lr, r8
 80007e2:	fa1f f78c 	uxth.w	r7, ip
 80007e6:	fb08 e316 	mls	r3, r8, r6, lr
 80007ea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80007ee:	fb06 f107 	mul.w	r1, r6, r7
 80007f2:	4299      	cmp	r1, r3
 80007f4:	d90a      	bls.n	800080c <__udivmoddi4+0x64>
 80007f6:	eb1c 0303 	adds.w	r3, ip, r3
 80007fa:	f106 30ff 	add.w	r0, r6, #4294967295
 80007fe:	f080 811f 	bcs.w	8000a40 <__udivmoddi4+0x298>
 8000802:	4299      	cmp	r1, r3
 8000804:	f240 811c 	bls.w	8000a40 <__udivmoddi4+0x298>
 8000808:	3e02      	subs	r6, #2
 800080a:	4463      	add	r3, ip
 800080c:	1a5b      	subs	r3, r3, r1
 800080e:	b2a4      	uxth	r4, r4
 8000810:	fbb3 f0f8 	udiv	r0, r3, r8
 8000814:	fb08 3310 	mls	r3, r8, r0, r3
 8000818:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800081c:	fb00 f707 	mul.w	r7, r0, r7
 8000820:	42a7      	cmp	r7, r4
 8000822:	d90a      	bls.n	800083a <__udivmoddi4+0x92>
 8000824:	eb1c 0404 	adds.w	r4, ip, r4
 8000828:	f100 33ff 	add.w	r3, r0, #4294967295
 800082c:	f080 810a 	bcs.w	8000a44 <__udivmoddi4+0x29c>
 8000830:	42a7      	cmp	r7, r4
 8000832:	f240 8107 	bls.w	8000a44 <__udivmoddi4+0x29c>
 8000836:	4464      	add	r4, ip
 8000838:	3802      	subs	r0, #2
 800083a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800083e:	1be4      	subs	r4, r4, r7
 8000840:	2600      	movs	r6, #0
 8000842:	b11d      	cbz	r5, 800084c <__udivmoddi4+0xa4>
 8000844:	40d4      	lsrs	r4, r2
 8000846:	2300      	movs	r3, #0
 8000848:	e9c5 4300 	strd	r4, r3, [r5]
 800084c:	4631      	mov	r1, r6
 800084e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000852:	428b      	cmp	r3, r1
 8000854:	d909      	bls.n	800086a <__udivmoddi4+0xc2>
 8000856:	2d00      	cmp	r5, #0
 8000858:	f000 80ef 	beq.w	8000a3a <__udivmoddi4+0x292>
 800085c:	2600      	movs	r6, #0
 800085e:	e9c5 0100 	strd	r0, r1, [r5]
 8000862:	4630      	mov	r0, r6
 8000864:	4631      	mov	r1, r6
 8000866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086a:	fab3 f683 	clz	r6, r3
 800086e:	2e00      	cmp	r6, #0
 8000870:	d14a      	bne.n	8000908 <__udivmoddi4+0x160>
 8000872:	428b      	cmp	r3, r1
 8000874:	d302      	bcc.n	800087c <__udivmoddi4+0xd4>
 8000876:	4282      	cmp	r2, r0
 8000878:	f200 80f9 	bhi.w	8000a6e <__udivmoddi4+0x2c6>
 800087c:	1a84      	subs	r4, r0, r2
 800087e:	eb61 0303 	sbc.w	r3, r1, r3
 8000882:	2001      	movs	r0, #1
 8000884:	469e      	mov	lr, r3
 8000886:	2d00      	cmp	r5, #0
 8000888:	d0e0      	beq.n	800084c <__udivmoddi4+0xa4>
 800088a:	e9c5 4e00 	strd	r4, lr, [r5]
 800088e:	e7dd      	b.n	800084c <__udivmoddi4+0xa4>
 8000890:	b902      	cbnz	r2, 8000894 <__udivmoddi4+0xec>
 8000892:	deff      	udf	#255	; 0xff
 8000894:	fab2 f282 	clz	r2, r2
 8000898:	2a00      	cmp	r2, #0
 800089a:	f040 8092 	bne.w	80009c2 <__udivmoddi4+0x21a>
 800089e:	eba1 010c 	sub.w	r1, r1, ip
 80008a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008a6:	fa1f fe8c 	uxth.w	lr, ip
 80008aa:	2601      	movs	r6, #1
 80008ac:	0c20      	lsrs	r0, r4, #16
 80008ae:	fbb1 f3f7 	udiv	r3, r1, r7
 80008b2:	fb07 1113 	mls	r1, r7, r3, r1
 80008b6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80008ba:	fb0e f003 	mul.w	r0, lr, r3
 80008be:	4288      	cmp	r0, r1
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x12c>
 80008c2:	eb1c 0101 	adds.w	r1, ip, r1
 80008c6:	f103 38ff 	add.w	r8, r3, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x12a>
 80008cc:	4288      	cmp	r0, r1
 80008ce:	f200 80cb 	bhi.w	8000a68 <__udivmoddi4+0x2c0>
 80008d2:	4643      	mov	r3, r8
 80008d4:	1a09      	subs	r1, r1, r0
 80008d6:	b2a4      	uxth	r4, r4
 80008d8:	fbb1 f0f7 	udiv	r0, r1, r7
 80008dc:	fb07 1110 	mls	r1, r7, r0, r1
 80008e0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80008e4:	fb0e fe00 	mul.w	lr, lr, r0
 80008e8:	45a6      	cmp	lr, r4
 80008ea:	d908      	bls.n	80008fe <__udivmoddi4+0x156>
 80008ec:	eb1c 0404 	adds.w	r4, ip, r4
 80008f0:	f100 31ff 	add.w	r1, r0, #4294967295
 80008f4:	d202      	bcs.n	80008fc <__udivmoddi4+0x154>
 80008f6:	45a6      	cmp	lr, r4
 80008f8:	f200 80bb 	bhi.w	8000a72 <__udivmoddi4+0x2ca>
 80008fc:	4608      	mov	r0, r1
 80008fe:	eba4 040e 	sub.w	r4, r4, lr
 8000902:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000906:	e79c      	b.n	8000842 <__udivmoddi4+0x9a>
 8000908:	f1c6 0720 	rsb	r7, r6, #32
 800090c:	40b3      	lsls	r3, r6
 800090e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000912:	ea4c 0c03 	orr.w	ip, ip, r3
 8000916:	fa20 f407 	lsr.w	r4, r0, r7
 800091a:	fa01 f306 	lsl.w	r3, r1, r6
 800091e:	431c      	orrs	r4, r3
 8000920:	40f9      	lsrs	r1, r7
 8000922:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000926:	fa00 f306 	lsl.w	r3, r0, r6
 800092a:	fbb1 f8f9 	udiv	r8, r1, r9
 800092e:	0c20      	lsrs	r0, r4, #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fb09 1118 	mls	r1, r9, r8, r1
 8000938:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800093c:	fb08 f00e 	mul.w	r0, r8, lr
 8000940:	4288      	cmp	r0, r1
 8000942:	fa02 f206 	lsl.w	r2, r2, r6
 8000946:	d90b      	bls.n	8000960 <__udivmoddi4+0x1b8>
 8000948:	eb1c 0101 	adds.w	r1, ip, r1
 800094c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000950:	f080 8088 	bcs.w	8000a64 <__udivmoddi4+0x2bc>
 8000954:	4288      	cmp	r0, r1
 8000956:	f240 8085 	bls.w	8000a64 <__udivmoddi4+0x2bc>
 800095a:	f1a8 0802 	sub.w	r8, r8, #2
 800095e:	4461      	add	r1, ip
 8000960:	1a09      	subs	r1, r1, r0
 8000962:	b2a4      	uxth	r4, r4
 8000964:	fbb1 f0f9 	udiv	r0, r1, r9
 8000968:	fb09 1110 	mls	r1, r9, r0, r1
 800096c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000970:	fb00 fe0e 	mul.w	lr, r0, lr
 8000974:	458e      	cmp	lr, r1
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x1e2>
 8000978:	eb1c 0101 	adds.w	r1, ip, r1
 800097c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000980:	d26c      	bcs.n	8000a5c <__udivmoddi4+0x2b4>
 8000982:	458e      	cmp	lr, r1
 8000984:	d96a      	bls.n	8000a5c <__udivmoddi4+0x2b4>
 8000986:	3802      	subs	r0, #2
 8000988:	4461      	add	r1, ip
 800098a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800098e:	fba0 9402 	umull	r9, r4, r0, r2
 8000992:	eba1 010e 	sub.w	r1, r1, lr
 8000996:	42a1      	cmp	r1, r4
 8000998:	46c8      	mov	r8, r9
 800099a:	46a6      	mov	lr, r4
 800099c:	d356      	bcc.n	8000a4c <__udivmoddi4+0x2a4>
 800099e:	d053      	beq.n	8000a48 <__udivmoddi4+0x2a0>
 80009a0:	b15d      	cbz	r5, 80009ba <__udivmoddi4+0x212>
 80009a2:	ebb3 0208 	subs.w	r2, r3, r8
 80009a6:	eb61 010e 	sbc.w	r1, r1, lr
 80009aa:	fa01 f707 	lsl.w	r7, r1, r7
 80009ae:	fa22 f306 	lsr.w	r3, r2, r6
 80009b2:	40f1      	lsrs	r1, r6
 80009b4:	431f      	orrs	r7, r3
 80009b6:	e9c5 7100 	strd	r7, r1, [r5]
 80009ba:	2600      	movs	r6, #0
 80009bc:	4631      	mov	r1, r6
 80009be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c2:	f1c2 0320 	rsb	r3, r2, #32
 80009c6:	40d8      	lsrs	r0, r3
 80009c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009cc:	fa21 f303 	lsr.w	r3, r1, r3
 80009d0:	4091      	lsls	r1, r2
 80009d2:	4301      	orrs	r1, r0
 80009d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009d8:	fa1f fe8c 	uxth.w	lr, ip
 80009dc:	fbb3 f0f7 	udiv	r0, r3, r7
 80009e0:	fb07 3610 	mls	r6, r7, r0, r3
 80009e4:	0c0b      	lsrs	r3, r1, #16
 80009e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80009ea:	fb00 f60e 	mul.w	r6, r0, lr
 80009ee:	429e      	cmp	r6, r3
 80009f0:	fa04 f402 	lsl.w	r4, r4, r2
 80009f4:	d908      	bls.n	8000a08 <__udivmoddi4+0x260>
 80009f6:	eb1c 0303 	adds.w	r3, ip, r3
 80009fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80009fe:	d22f      	bcs.n	8000a60 <__udivmoddi4+0x2b8>
 8000a00:	429e      	cmp	r6, r3
 8000a02:	d92d      	bls.n	8000a60 <__udivmoddi4+0x2b8>
 8000a04:	3802      	subs	r0, #2
 8000a06:	4463      	add	r3, ip
 8000a08:	1b9b      	subs	r3, r3, r6
 8000a0a:	b289      	uxth	r1, r1
 8000a0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000a10:	fb07 3316 	mls	r3, r7, r6, r3
 8000a14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a18:	fb06 f30e 	mul.w	r3, r6, lr
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	d908      	bls.n	8000a32 <__udivmoddi4+0x28a>
 8000a20:	eb1c 0101 	adds.w	r1, ip, r1
 8000a24:	f106 38ff 	add.w	r8, r6, #4294967295
 8000a28:	d216      	bcs.n	8000a58 <__udivmoddi4+0x2b0>
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	d914      	bls.n	8000a58 <__udivmoddi4+0x2b0>
 8000a2e:	3e02      	subs	r6, #2
 8000a30:	4461      	add	r1, ip
 8000a32:	1ac9      	subs	r1, r1, r3
 8000a34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000a38:	e738      	b.n	80008ac <__udivmoddi4+0x104>
 8000a3a:	462e      	mov	r6, r5
 8000a3c:	4628      	mov	r0, r5
 8000a3e:	e705      	b.n	800084c <__udivmoddi4+0xa4>
 8000a40:	4606      	mov	r6, r0
 8000a42:	e6e3      	b.n	800080c <__udivmoddi4+0x64>
 8000a44:	4618      	mov	r0, r3
 8000a46:	e6f8      	b.n	800083a <__udivmoddi4+0x92>
 8000a48:	454b      	cmp	r3, r9
 8000a4a:	d2a9      	bcs.n	80009a0 <__udivmoddi4+0x1f8>
 8000a4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000a50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000a54:	3801      	subs	r0, #1
 8000a56:	e7a3      	b.n	80009a0 <__udivmoddi4+0x1f8>
 8000a58:	4646      	mov	r6, r8
 8000a5a:	e7ea      	b.n	8000a32 <__udivmoddi4+0x28a>
 8000a5c:	4620      	mov	r0, r4
 8000a5e:	e794      	b.n	800098a <__udivmoddi4+0x1e2>
 8000a60:	4640      	mov	r0, r8
 8000a62:	e7d1      	b.n	8000a08 <__udivmoddi4+0x260>
 8000a64:	46d0      	mov	r8, sl
 8000a66:	e77b      	b.n	8000960 <__udivmoddi4+0x1b8>
 8000a68:	3b02      	subs	r3, #2
 8000a6a:	4461      	add	r1, ip
 8000a6c:	e732      	b.n	80008d4 <__udivmoddi4+0x12c>
 8000a6e:	4630      	mov	r0, r6
 8000a70:	e709      	b.n	8000886 <__udivmoddi4+0xde>
 8000a72:	4464      	add	r4, ip
 8000a74:	3802      	subs	r0, #2
 8000a76:	e742      	b.n	80008fe <__udivmoddi4+0x156>

08000a78 <__aeabi_idiv0>:
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000a80:	4b0d      	ldr	r3, [pc, #52]	; (8000ab8 <MX_CRC_Init+0x3c>)
 8000a82:	4a0e      	ldr	r2, [pc, #56]	; (8000abc <MX_CRC_Init+0x40>)
 8000a84:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000a86:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <MX_CRC_Init+0x3c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <MX_CRC_Init+0x3c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000a92:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <MX_CRC_Init+0x3c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000a98:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <MX_CRC_Init+0x3c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000a9e:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <MX_CRC_Init+0x3c>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000aa4:	4804      	ldr	r0, [pc, #16]	; (8000ab8 <MX_CRC_Init+0x3c>)
 8000aa6:	f002 fc95 	bl	80033d4 <HAL_CRC_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000ab0:	f001 fb47 	bl	8002142 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000200 	.word	0x20000200
 8000abc:	58024c00 	.word	0x58024c00

08000ac0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b085      	sub	sp, #20
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a0b      	ldr	r2, [pc, #44]	; (8000afc <HAL_CRC_MspInit+0x3c>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d10e      	bne.n	8000af0 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	; (8000b00 <HAL_CRC_MspInit+0x40>)
 8000ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad8:	4a09      	ldr	r2, [pc, #36]	; (8000b00 <HAL_CRC_MspInit+0x40>)
 8000ada:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000ade:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ae2:	4b07      	ldr	r3, [pc, #28]	; (8000b00 <HAL_CRC_MspInit+0x40>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000af0:	bf00      	nop
 8000af2:	3714      	adds	r7, #20
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr
 8000afc:	58024c00 	.word	0x58024c00
 8000b00:	58024400 	.word	0x58024400

08000b04 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000b08:	4b19      	ldr	r3, [pc, #100]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b0a:	4a1a      	ldr	r2, [pc, #104]	; (8000b74 <MX_DCMI_Init+0x70>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000b0e:	4b18      	ldr	r3, [pc, #96]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8000b14:	4b16      	ldr	r3, [pc, #88]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b16:	2220      	movs	r2, #32
 8000b18:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000b1a:	4b15      	ldr	r3, [pc, #84]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000b20:	4b13      	ldr	r3, [pc, #76]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000b26:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000b2c:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000b32:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000b38:	4b0d      	ldr	r3, [pc, #52]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000b44:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000b50:	4807      	ldr	r0, [pc, #28]	; (8000b70 <MX_DCMI_Init+0x6c>)
 8000b52:	f002 fd29 	bl	80035a8 <HAL_DCMI_Init>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000b5c:	f001 faf1 	bl	8002142 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */
    OV5640_PWDN_ON;
 8000b60:	2201      	movs	r2, #1
 8000b62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b66:	4804      	ldr	r0, [pc, #16]	; (8000b78 <MX_DCMI_Init+0x74>)
 8000b68:	f006 f9b4 	bl	8006ed4 <HAL_GPIO_WritePin>
  /* USER CODE END DCMI_Init 2 */

}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	20000228 	.word	0x20000228
 8000b74:	48020000 	.word	0x48020000
 8000b78:	58021c00 	.word	0x58021c00

08000b7c <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08c      	sub	sp, #48	; 0x30
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b84:	f107 031c 	add.w	r3, r7, #28
 8000b88:	2200      	movs	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]
 8000b8c:	605a      	str	r2, [r3, #4]
 8000b8e:	609a      	str	r2, [r3, #8]
 8000b90:	60da      	str	r2, [r3, #12]
 8000b92:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a61      	ldr	r2, [pc, #388]	; (8000d20 <HAL_DCMI_MspInit+0x1a4>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	f040 80bc 	bne.w	8000d18 <HAL_DCMI_MspInit+0x19c>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */
      GPIO_OV5640_PWDN_CLK_ENABLE;    // 使能PWDN 引脚的 GPIO 时钟
 8000ba0:	4b60      	ldr	r3, [pc, #384]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000ba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ba6:	4a5f      	ldr	r2, [pc, #380]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bb0:	4b5c      	ldr	r3, [pc, #368]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bba:	61bb      	str	r3, [r7, #24]
 8000bbc:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000bbe:	4b59      	ldr	r3, [pc, #356]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000bc0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000bc4:	4a57      	ldr	r2, [pc, #348]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000bc6:	f043 0301 	orr.w	r3, r3, #1
 8000bca:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8000bce:	4b55      	ldr	r3, [pc, #340]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000bd0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	617b      	str	r3, [r7, #20]
 8000bda:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8000bdc:	4b51      	ldr	r3, [pc, #324]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000be2:	4a50      	ldr	r2, [pc, #320]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000be8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bec:	4b4d      	ldr	r3, [pc, #308]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bfa:	4b4a      	ldr	r3, [pc, #296]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c00:	4a48      	ldr	r2, [pc, #288]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000c02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c06:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c0a:	4b46      	ldr	r3, [pc, #280]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000c0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c18:	4b42      	ldr	r3, [pc, #264]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000c1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c1e:	4a41      	ldr	r2, [pc, #260]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c28:	4b3e      	ldr	r3, [pc, #248]	; (8000d24 <HAL_DCMI_MspInit+0x1a8>)
 8000c2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c2e:	f003 0301 	and.w	r3, r3, #1
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> DCMI_PIXCLK
    PH9     ------> DCMI_D0
    PH12     ------> DCMI_D3
    PH8     ------> DCMI_HSYNC
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_7;
 8000c36:	23f0      	movs	r3, #240	; 0xf0
 8000c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c42:	2303      	movs	r3, #3
 8000c44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c46:	230d      	movs	r3, #13
 8000c48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4835      	ldr	r0, [pc, #212]	; (8000d28 <HAL_DCMI_MspInit+0x1ac>)
 8000c52:	f005 ff77 	bl	8006b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_9
 8000c56:	f44f 43be 	mov.w	r3, #24320	; 0x5f00
 8000c5a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c64:	2303      	movs	r3, #3
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c68:	230d      	movs	r3, #13
 8000c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c6c:	f107 031c 	add.w	r3, r7, #28
 8000c70:	4619      	mov	r1, r3
 8000c72:	482e      	ldr	r0, [pc, #184]	; (8000d2c <HAL_DCMI_MspInit+0x1b0>)
 8000c74:	f005 ff66 	bl	8006b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c78:	2340      	movs	r3, #64	; 0x40
 8000c7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c84:	2303      	movs	r3, #3
 8000c86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c88:	230d      	movs	r3, #13
 8000c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8c:	f107 031c 	add.w	r3, r7, #28
 8000c90:	4619      	mov	r1, r3
 8000c92:	4827      	ldr	r0, [pc, #156]	; (8000d30 <HAL_DCMI_MspInit+0x1b4>)
 8000c94:	f005 ff56 	bl	8006b44 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream7;
 8000c98:	4b26      	ldr	r3, [pc, #152]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000c9a:	4a27      	ldr	r2, [pc, #156]	; (8000d38 <HAL_DCMI_MspInit+0x1bc>)
 8000c9c:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 8000c9e:	4b25      	ldr	r3, [pc, #148]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000ca0:	224b      	movs	r2, #75	; 0x4b
 8000ca2:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ca4:	4b23      	ldr	r3, [pc, #140]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8000caa:	4b22      	ldr	r3, [pc, #136]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_DISABLE;
 8000cb0:	4b20      	ldr	r3, [pc, #128]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000cb6:	4b1f      	ldr	r3, [pc, #124]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000cbc:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000cbe:	4b1d      	ldr	r3, [pc, #116]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cc0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cc4:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8000cc6:	4b1b      	ldr	r3, [pc, #108]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ccc:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8000cce:	4b19      	ldr	r3, [pc, #100]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000cd4:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cd6:	2204      	movs	r2, #4
 8000cd8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000cda:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cdc:	2203      	movs	r2, #3
 8000cde:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 8000ce0:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000ce6:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8000cec:	4811      	ldr	r0, [pc, #68]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000cee:	f002 ff5b 	bl	8003ba8 <HAL_DMA_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <HAL_DCMI_MspInit+0x180>
    {
      Error_Handler();
 8000cf8:	f001 fa23 	bl	8002142 <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	4a0d      	ldr	r2, [pc, #52]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000d00:	649a      	str	r2, [r3, #72]	; 0x48
 8000d02:	4a0c      	ldr	r2, [pc, #48]	; (8000d34 <HAL_DCMI_MspInit+0x1b8>)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	204e      	movs	r0, #78	; 0x4e
 8000d0e:	f002 fab0 	bl	8003272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8000d12:	204e      	movs	r0, #78	; 0x4e
 8000d14:	f002 fac7 	bl	80032a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8000d18:	bf00      	nop
 8000d1a:	3730      	adds	r7, #48	; 0x30
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	48020000 	.word	0x48020000
 8000d24:	58024400 	.word	0x58024400
 8000d28:	58022000 	.word	0x58022000
 8000d2c:	58021c00 	.word	0x58021c00
 8000d30:	58020000 	.word	0x58020000
 8000d34:	20000290 	.word	0x20000290
 8000d38:	400204b8 	.word	0x400204b8

08000d3c <OV5640_Delay>:
*	入口参数: Delay - 延时时间，单位 ms
*	函数功能: 简单延时函数，不是很精确
*	说    明: 为了移植的简便性,此处采用软件延时，实际项目中可以替换成RTOS的延时或者HAL库的延时
*****************************************************************************************************************************************/
void OV5640_Delay(uint32_t Delay)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
    volatile uint16_t i;

    while (Delay --)
 8000d44:	e00d      	b.n	8000d62 <OV5640_Delay+0x26>
    {
        for (i = 0; i < 40000; i++);
 8000d46:	2300      	movs	r3, #0
 8000d48:	81fb      	strh	r3, [r7, #14]
 8000d4a:	e004      	b.n	8000d56 <OV5640_Delay+0x1a>
 8000d4c:	89fb      	ldrh	r3, [r7, #14]
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	3301      	adds	r3, #1
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	81fb      	strh	r3, [r7, #14]
 8000d56:	89fb      	ldrh	r3, [r7, #14]
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d9f4      	bls.n	8000d4c <OV5640_Delay+0x10>
    while (Delay --)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	1e5a      	subs	r2, r3, #1
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d1ec      	bne.n	8000d46 <OV5640_Delay+0xa>
    }
//	HAL_Delay(Delay);	  // 可使用HAL库的延时
}
 8000d6c:	bf00      	nop
 8000d6e:	bf00      	nop
 8000d70:	3714      	adds	r7, #20
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
	...

08000d7c <DCMI_OV5640_Init>:
*
*	函数功能: 初始SCCB、DCMI、DMA以及配置OV5640
*
*****************************************************************************************************************************************/
int8_t DCMI_OV5640_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
    uint16_t	Device_ID;		// 定义变量存储器件ID

    SCCB_GPIO_Config();		               // SCCB引脚初始化
 8000d82:	f001 fab1 	bl	80022e8 <SCCB_GPIO_Config>
    MX_DCMI_Init();                        // 初始化DCMI配置引脚
 8000d86:	f7ff febd 	bl	8000b04 <MX_DCMI_Init>
    OV5640_Reset();	                     // 执行软件复位
 8000d8a:	f000 f88f 	bl	8000eac <OV5640_Reset>
    Device_ID =  OV5640_ReadID();		      // 读取器件ID
 8000d8e:	f000 f8af 	bl	8000ef0 <OV5640_ReadID>
 8000d92:	4603      	mov	r3, r0
 8000d94:	80fb      	strh	r3, [r7, #6]

    if( Device_ID == 0x5640 )		// 进行匹配
 8000d96:	88fb      	ldrh	r3, [r7, #6]
 8000d98:	f245 6240 	movw	r2, #22080	; 0x5640
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d117      	bne.n	8000dd0 <DCMI_OV5640_Init+0x54>
    {
        printf ("OV5640 OK,ID:0x%X\r\n",Device_ID);		      // 匹配通过
 8000da0:	88fb      	ldrh	r3, [r7, #6]
 8000da2:	4619      	mov	r1, r3
 8000da4:	4810      	ldr	r0, [pc, #64]	; (8000de8 <DCMI_OV5640_Init+0x6c>)
 8000da6:	f00b f827 	bl	800bdf8 <iprintf>

        OV5640_Config();													// 配置各项参数
 8000daa:	f000 f8bd 	bl	8000f28 <OV5640_Config>
        OV5640_Set_Framesize(OV5640_Width,OV5640_Height);		//	设置OV5640输出的图像大小
 8000dae:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000db2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000db6:	f000 f8db 	bl	8000f70 <OV5640_Set_Framesize>
        OV5640_DCMI_Crop( Display_Width, Display_Height, OV5640_Width, OV5640_Height );	// 将输出图像裁剪成适应屏幕的大小，JPG模式不需要裁剪
 8000dba:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000dbe:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000dc2:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000dc6:	20f0      	movs	r0, #240	; 0xf0
 8000dc8:	f000 f82c 	bl	8000e24 <OV5640_DCMI_Crop>

        return OV5640_Success;	 // 返回成功标志
 8000dcc:	2300      	movs	r3, #0
 8000dce:	e006      	b.n	8000dde <DCMI_OV5640_Init+0x62>
    }
    else
    {
        printf ("OV5640 ERROR!!!!!  ID:%X\r\n",Device_ID);	   // 读取ID错误
 8000dd0:	88fb      	ldrh	r3, [r7, #6]
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4805      	ldr	r0, [pc, #20]	; (8000dec <DCMI_OV5640_Init+0x70>)
 8000dd6:	f00b f80f 	bl	800bdf8 <iprintf>
        return  OV5640_Error;	 // 返回错误标志
 8000dda:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	0800f970 	.word	0x0800f970
 8000dec:	0800f984 	.word	0x0800f984

08000df0 <OV5640_DMA_Transmit_Continuous>:
*               要获取 240*240分辨率 的图像，需要传输 240*240*2 = 115200 字节的数据，
*               则 DMA_BufferSize = 115200 / 4 = 28800 。
*fanke
*****************************************************************************************************************************************/
void OV5640_DMA_Transmit_Continuous(uint32_t DMA_Buffer,uint32_t DMA_BufferSize)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
    hdma_dcmi.Init.Mode  = DMA_CIRCULAR;  // 循环模式
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <OV5640_DMA_Transmit_Continuous+0x2c>)
 8000dfc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e00:	61da      	str	r2, [r3, #28]

    HAL_DMA_Init(&hdma_dcmi);    // 配置DMA
 8000e02:	4806      	ldr	r0, [pc, #24]	; (8000e1c <OV5640_DMA_Transmit_Continuous+0x2c>)
 8000e04:	f002 fed0 	bl	8003ba8 <HAL_DMA_Init>

    // 使能DCMI采集数据,连续采集模式
    HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)DMA_Buffer,DMA_BufferSize);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4804      	ldr	r0, [pc, #16]	; (8000e20 <OV5640_DMA_Transmit_Continuous+0x30>)
 8000e10:	f002 fc62 	bl	80036d8 <HAL_DCMI_Start_DMA>
}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000290 	.word	0x20000290
 8000e20:	20000228 	.word	0x20000228

08000e24 <OV5640_DCMI_Crop>:
*				 2. 摄像头的输出画面比例由 OV5640_Config()配置参数决定，最终画面大小由 OV5640_Set_Framesize()决定
*            3. DCMI的水平有效像素也必须要能被4整除！
*				 4. 函数会计算水平和垂直偏移，尽量让画面居中裁剪
*****************************************************************************************************************************************/
int8_t OV5640_DCMI_Crop(uint16_t Displey_XSize,uint16_t Displey_YSize,uint16_t Sensor_XSize,uint16_t Sensor_YSize )
{
 8000e24:	b590      	push	{r4, r7, lr}
 8000e26:	b087      	sub	sp, #28
 8000e28:	af02      	add	r7, sp, #8
 8000e2a:	4604      	mov	r4, r0
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	4611      	mov	r1, r2
 8000e30:	461a      	mov	r2, r3
 8000e32:	4623      	mov	r3, r4
 8000e34:	80fb      	strh	r3, [r7, #6]
 8000e36:	4603      	mov	r3, r0
 8000e38:	80bb      	strh	r3, [r7, #4]
 8000e3a:	460b      	mov	r3, r1
 8000e3c:	807b      	strh	r3, [r7, #2]
 8000e3e:	4613      	mov	r3, r2
 8000e40:	803b      	strh	r3, [r7, #0]
    uint16_t DCMI_X_Offset,DCMI_Y_Offset;	// 水平和垂直偏移，垂直代表的是行数，水平代表的是像素时钟数（PCLK周期数）
    uint16_t DCMI_CAPCNT;		// 水平有效像素，代表的是像素时钟数（PCLK周期数）
    uint16_t DCMI_VLINE;			// 垂直有效行数

    if( (Displey_XSize>=Sensor_XSize)|| (Displey_YSize>=Sensor_YSize) )
 8000e42:	88fa      	ldrh	r2, [r7, #6]
 8000e44:	887b      	ldrh	r3, [r7, #2]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d203      	bcs.n	8000e52 <OV5640_DCMI_Crop+0x2e>
 8000e4a:	88ba      	ldrh	r2, [r7, #4]
 8000e4c:	883b      	ldrh	r3, [r7, #0]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d302      	bcc.n	8000e58 <OV5640_DCMI_Crop+0x34>
    {
//		printf("实际显示的尺寸大于或等于摄像头输出的尺寸，退出DCMI裁剪\r\n");
        return OV5640_Error;  //如果实际显示的尺寸大于或等于摄像头输出的尺寸，则退出当前函数，不进行裁剪
 8000e52:	f04f 33ff 	mov.w	r3, #4294967295
 8000e56:	e022      	b.n	8000e9e <OV5640_DCMI_Crop+0x7a>
    }
// 在设置为RGB565格式时，水平偏移，必须是奇数，否则画面色彩不正确，
// 因为一个有效像素是2个字节，需要2个PCLK周期，所以必须从奇数位开始，不然数据会错乱，
// 需要注意的是，寄存器值是从0开始算起的	！
    DCMI_X_Offset = Sensor_XSize - Displey_XSize; // 实际计算过程为（Sensor_XSize - LCD_XSize）/2*2
 8000e58:	887a      	ldrh	r2, [r7, #2]
 8000e5a:	88fb      	ldrh	r3, [r7, #6]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	81fb      	strh	r3, [r7, #14]

// 计算垂直偏移，尽量让画面居中裁剪，该值代表的是行数，
    DCMI_Y_Offset = (Sensor_YSize - Displey_YSize)/2-1; // 寄存器值是从0开始算起的，所以要-1
 8000e60:	883a      	ldrh	r2, [r7, #0]
 8000e62:	88bb      	ldrh	r3, [r7, #4]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	da00      	bge.n	8000e6c <OV5640_DCMI_Crop+0x48>
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	105b      	asrs	r3, r3, #1
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	3b01      	subs	r3, #1
 8000e72:	81bb      	strh	r3, [r7, #12]

// 因为一个有效像素是2个字节，需要2个PCLK周期，所以要乘2
// 最终得到的寄存器值，必须要能被4整除！
    DCMI_CAPCNT = Displey_XSize*2-1;	// 寄存器值是从0开始算起的，所以要-1
 8000e74:	88fb      	ldrh	r3, [r7, #6]
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	817b      	strh	r3, [r7, #10]

    DCMI_VLINE = Displey_YSize-1;		// 垂直有效行数
 8000e7e:	88bb      	ldrh	r3, [r7, #4]
 8000e80:	3b01      	subs	r3, #1
 8000e82:	813b      	strh	r3, [r7, #8]

//	printf("%d  %d  %d  %d\r\n",DCMI_X_Offset,DCMI_Y_Offset,DCMI_CAPCNT,DCMI_VLINE);

    HAL_DCMI_ConfigCrop (&hdcmi,DCMI_X_Offset,DCMI_Y_Offset,DCMI_CAPCNT,DCMI_VLINE);// 设置裁剪窗口
 8000e84:	89f9      	ldrh	r1, [r7, #14]
 8000e86:	89ba      	ldrh	r2, [r7, #12]
 8000e88:	8978      	ldrh	r0, [r7, #10]
 8000e8a:	893b      	ldrh	r3, [r7, #8]
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	4603      	mov	r3, r0
 8000e90:	4805      	ldr	r0, [pc, #20]	; (8000ea8 <OV5640_DCMI_Crop+0x84>)
 8000e92:	f002 fd7b 	bl	800398c <HAL_DCMI_ConfigCrop>
    HAL_DCMI_EnableCrop(&hdcmi);		// 使能裁剪
 8000e96:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <OV5640_DCMI_Crop+0x84>)
 8000e98:	f002 fdab 	bl	80039f2 <HAL_DCMI_EnableCrop>

    return OV5640_Success;
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3714      	adds	r7, #20
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd90      	pop	{r4, r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000228 	.word	0x20000228

08000eac <OV5640_Reset>:
*
*	说    明: 期间有多个延时操作
*
*****************************************************************************************************************************************/
void OV5640_Reset(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
    OV5640_Delay(30);  // 等待模块上电稳定，最少5ms，然后拉低PWDN
 8000eb0:	201e      	movs	r0, #30
 8000eb2:	f7ff ff43 	bl	8000d3c <OV5640_Delay>

    OV5640_PWDN_OFF;  // PWDN 引脚输出低电平，不开启掉电模式，摄像头正常工作，此时摄像头模块的白色LED会点亮
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebc:	480b      	ldr	r0, [pc, #44]	; (8000eec <OV5640_Reset+0x40>)
 8000ebe:	f006 f809 	bl	8006ed4 <HAL_GPIO_WritePin>

// 根据OV5640的上电时序，PWDN拉低之后，要等待1ms再去拉高RESET，反客的OV5640模块采用硬件RC复位，持续时间大概在6~10ms，
// 因此加入延时，等待硬件复位完成并稳定下来
    OV5640_Delay(5);
 8000ec2:	2005      	movs	r0, #5
 8000ec4:	f7ff ff3a 	bl	8000d3c <OV5640_Delay>

// 复位完成之后，要>=20ms方可执行SCCB配置
    OV5640_Delay(20);
 8000ec8:	2014      	movs	r0, #20
 8000eca:	f7ff ff37 	bl	8000d3c <OV5640_Delay>

    SCCB_WriteReg_16Bit(0x3103, 0x11);	// 根据手册的建议，复位之前，直接将时钟输入引脚的时钟作为主时钟
 8000ece:	2111      	movs	r1, #17
 8000ed0:	f243 1003 	movw	r0, #12547	; 0x3103
 8000ed4:	f001 fc14 	bl	8002700 <SCCB_WriteReg_16Bit>
    SCCB_WriteReg_16Bit(0x3008, 0x82);	// 执行一次软复位
 8000ed8:	2182      	movs	r1, #130	; 0x82
 8000eda:	f243 0008 	movw	r0, #12296	; 0x3008
 8000ede:	f001 fc0f 	bl	8002700 <SCCB_WriteReg_16Bit>
    OV5640_Delay(5);  //延时5ms
 8000ee2:	2005      	movs	r0, #5
 8000ee4:	f7ff ff2a 	bl	8000d3c <OV5640_Delay>

}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	58021c00 	.word	0x58021c00

08000ef0 <OV5640_ReadID>:
*
*	函数功能: 读取 OV5640 的器件ID
*
*****************************************************************************************************************************************/
uint16_t OV5640_ReadID(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
    uint8_t PID_H,PID_L;     // ID变量

    PID_H = SCCB_ReadReg_16Bit(OV5640_ChipID_H); // 读取ID高字节
 8000ef6:	f243 000a 	movw	r0, #12298	; 0x300a
 8000efa:	f001 fc24 	bl	8002746 <SCCB_ReadReg_16Bit>
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
    PID_L = SCCB_ReadReg_16Bit(OV5640_ChipID_L); // 读取ID低字节
 8000f02:	f243 000b 	movw	r0, #12299	; 0x300b
 8000f06:	f001 fc1e 	bl	8002746 <SCCB_ReadReg_16Bit>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71bb      	strb	r3, [r7, #6]

    return(PID_H<<8)|PID_L; // 返回完整的器件ID
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	021b      	lsls	r3, r3, #8
 8000f12:	b21a      	sxth	r2, r3
 8000f14:	79bb      	ldrb	r3, [r7, #6]
 8000f16:	b21b      	sxth	r3, r3
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	b21b      	sxth	r3, r3
 8000f1c:	b29b      	uxth	r3, r3
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <OV5640_Config>:
*	说    明: 参数定义在 dcmi_ov5640_cfg.h
*
*****************************************************************************************************************************************/

void OV5640_Config(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
    uint32_t i;	// 计数变量

//	uint8_t	Verify_Reg; // 读取配置，用于调试

    for(i=0; i<(sizeof(OV5640_INIT_Config)/4); i++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	607b      	str	r3, [r7, #4]
 8000f32:	e013      	b.n	8000f5c <OV5640_Config+0x34>
    {
        SCCB_WriteReg_16Bit(OV5640_INIT_Config[i][0], OV5640_INIT_Config[i][1]); // 写入配置
 8000f34:	4a0d      	ldr	r2, [pc, #52]	; (8000f6c <OV5640_Config+0x44>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8000f3c:	490b      	ldr	r1, [pc, #44]	; (8000f6c <OV5640_Config+0x44>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	440b      	add	r3, r1
 8000f44:	885b      	ldrh	r3, [r3, #2]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4610      	mov	r0, r2
 8000f4c:	f001 fbd8 	bl	8002700 <SCCB_WriteReg_16Bit>

        OV5640_Delay(1);
 8000f50:	2001      	movs	r0, #1
 8000f52:	f7ff fef3 	bl	8000d3c <OV5640_Delay>
    for(i=0; i<(sizeof(OV5640_INIT_Config)/4); i++)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2bfd      	cmp	r3, #253	; 0xfd
 8000f60:	d9e8      	bls.n	8000f34 <OV5640_Config+0xc>
//		{
//			printf("出错位置：%d\r\n",i);	// 打印出错位置
//			printf("0x%x-0x%x-0x%x\r\n",OV5640_INIT_Config[i][0],OV5640_INIT_Config[i][1],Verify_Reg);
//		}
    }
}
 8000f62:	bf00      	nop
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	0800fa04 	.word	0x0800fa04

08000f70 <OV5640_Set_Framesize>:
*            2. 并不是设置输出的图像分辨率越小帧率就越高，帧率只和初始化的配置（PLL、HTS和VTS）有关
*
*****************************************************************************************************************************************/

int8_t OV5640_Set_Framesize(uint16_t width,uint16_t height)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	460a      	mov	r2, r1
 8000f7a:	80fb      	strh	r3, [r7, #6]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	80bb      	strh	r3, [r7, #4]
// OV5640的很多操作，都要加上这种对应 group 的配置
    SCCB_WriteReg_16Bit(OV5640_GroupAccess,0X03);  	// 开始 group 3 的配置
 8000f80:	2103      	movs	r1, #3
 8000f82:	f243 2012 	movw	r0, #12818	; 0x3212
 8000f86:	f001 fbbb 	bl	8002700 <SCCB_WriteReg_16Bit>

    SCCB_WriteReg_16Bit(OV5640_TIMING_DVPHO_H,width>>8);			// DVPHO，设置输出水平尺寸
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	0a1b      	lsrs	r3, r3, #8
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	4619      	mov	r1, r3
 8000f94:	f643 0008 	movw	r0, #14344	; 0x3808
 8000f98:	f001 fbb2 	bl	8002700 <SCCB_WriteReg_16Bit>
    SCCB_WriteReg_16Bit(OV5640_TIMING_DVPHO_L,width&0xff);
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f643 0009 	movw	r0, #14345	; 0x3809
 8000fa6:	f001 fbab 	bl	8002700 <SCCB_WriteReg_16Bit>
    SCCB_WriteReg_16Bit(OV5640_TIMING_DVPVO_H,height>>8);		// DVPVO，设置输出垂直尺寸
 8000faa:	88bb      	ldrh	r3, [r7, #4]
 8000fac:	0a1b      	lsrs	r3, r3, #8
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	f643 000a 	movw	r0, #14346	; 0x380a
 8000fb8:	f001 fba2 	bl	8002700 <SCCB_WriteReg_16Bit>
    SCCB_WriteReg_16Bit(OV5640_TIMING_DVPVO_L,height&0xff);
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f643 000b 	movw	r0, #14347	; 0x380b
 8000fc6:	f001 fb9b 	bl	8002700 <SCCB_WriteReg_16Bit>

    SCCB_WriteReg_16Bit(OV5640_GroupAccess,0X13);		// 结束配置
 8000fca:	2113      	movs	r1, #19
 8000fcc:	f243 2012 	movw	r0, #12818	; 0x3212
 8000fd0:	f001 fb96 	bl	8002700 <SCCB_WriteReg_16Bit>
    SCCB_WriteReg_16Bit(OV5640_GroupAccess,0Xa3);		// 启用设置
 8000fd4:	21a3      	movs	r1, #163	; 0xa3
 8000fd6:	f243 2012 	movw	r0, #12818	; 0x3212
 8000fda:	f001 fb91 	bl	8002700 <SCCB_WriteReg_16Bit>

    return OV5640_Success;
 8000fde:	2300      	movs	r3, #0
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <OV5640_AF_Download_Firmware>:
*	说    明: 因为OV5640片内没有flash，不能保存固件，因此每次上电都要写入一次
*
*****************************************************************************************************************************************/

int8_t OV5640_AF_Download_Firmware(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
    uint8_t  AF_Status = 0;		// 对焦状态
 8000fee:	2300      	movs	r3, #0
 8000ff0:	717b      	strb	r3, [r7, #5]
    uint16_t i = 0; 				// 计数变量
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	80fb      	strh	r3, [r7, #6]
    uint16_t OV5640_MCU_Addr = 0x8000;	// OV5640 MCU 存储器的起始地址为 0x8000，大小为4KB
 8000ff6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ffa:	807b      	strh	r3, [r7, #2]

    SCCB_WriteReg_16Bit(0x3000, 0x20);	// Bit[5]，复位MCU，写入固件之前，需要执行此操作
 8000ffc:	2120      	movs	r1, #32
 8000ffe:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001002:	f001 fb7d 	bl	8002700 <SCCB_WriteReg_16Bit>
// 开始写入固件，批量写入，提高写入速度
    SCCB_WriteBuffer_16Bit( OV5640_MCU_Addr,(uint8_t *)OV5640_AF_Firmware,sizeof(OV5640_AF_Firmware) );
 8001006:	887b      	ldrh	r3, [r7, #2]
 8001008:	f640 72ed 	movw	r2, #4077	; 0xfed
 800100c:	4917      	ldr	r1, [pc, #92]	; (800106c <OV5640_AF_Download_Firmware+0x84>)
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fbbf 	bl	8002792 <SCCB_WriteBuffer_16Bit>
    SCCB_WriteReg_16Bit(0x3000,0x00);  // Bit[5]，写入完毕，写0使能MCU
 8001014:	2100      	movs	r1, #0
 8001016:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800101a:	f001 fb71 	bl	8002700 <SCCB_WriteReg_16Bit>

// 写入固件之后，会有个初始化的过程，因此尝试读取100次状态，根据状态进行判断
    for(i=0;i<100;i++)
 800101e:	2300      	movs	r3, #0
 8001020:	80fb      	strh	r3, [r7, #6]
 8001022:	e016      	b.n	8001052 <OV5640_AF_Download_Firmware+0x6a>
    {
        AF_Status = SCCB_ReadReg_16Bit(OV5640_AF_FW_STATUS);	// 读取状态寄存器
 8001024:	f243 0029 	movw	r0, #12329	; 0x3029
 8001028:	f001 fb8d 	bl	8002746 <SCCB_ReadReg_16Bit>
 800102c:	4603      	mov	r3, r0
 800102e:	717b      	strb	r3, [r7, #5]
        if( AF_Status == 0x7E)
 8001030:	797b      	ldrb	r3, [r7, #5]
 8001032:	2b7e      	cmp	r3, #126	; 0x7e
 8001034:	d102      	bne.n	800103c <OV5640_AF_Download_Firmware+0x54>
        {
            printf("AF固件初始化中>>>\r\n");
 8001036:	480e      	ldr	r0, [pc, #56]	; (8001070 <OV5640_AF_Download_Firmware+0x88>)
 8001038:	f00a ff64 	bl	800bf04 <puts>
        }
        if( AF_Status == 0x70)	// 释放马达，镜头回到初始（对焦为无穷远处）位置，意味着固件写入成功
 800103c:	797b      	ldrb	r3, [r7, #5]
 800103e:	2b70      	cmp	r3, #112	; 0x70
 8001040:	d104      	bne.n	800104c <OV5640_AF_Download_Firmware+0x64>
        {
            printf("AF固件写入成功！\r\n");
 8001042:	480c      	ldr	r0, [pc, #48]	; (8001074 <OV5640_AF_Download_Firmware+0x8c>)
 8001044:	f00a ff5e 	bl	800bf04 <puts>
            return OV5640_Success;
 8001048:	2300      	movs	r3, #0
 800104a:	e00a      	b.n	8001062 <OV5640_AF_Download_Firmware+0x7a>
    for(i=0;i<100;i++)
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	3301      	adds	r3, #1
 8001050:	80fb      	strh	r3, [r7, #6]
 8001052:	88fb      	ldrh	r3, [r7, #6]
 8001054:	2b63      	cmp	r3, #99	; 0x63
 8001056:	d9e5      	bls.n	8001024 <OV5640_AF_Download_Firmware+0x3c>
        }
    }
// 尝试100次读取之后，还是没有读到0x70状态，说明固件没写入成功
    printf("自动对焦固件写入失败！！！error！！\r\n");
 8001058:	4807      	ldr	r0, [pc, #28]	; (8001078 <OV5640_AF_Download_Firmware+0x90>)
 800105a:	f00a ff53 	bl	800bf04 <puts>
    return OV5640_Error;
 800105e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001062:	4618      	mov	r0, r3
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	0800fdfc 	.word	0x0800fdfc
 8001070:	0800f9a0 	.word	0x0800f9a0
 8001074:	0800f9b4 	.word	0x0800f9b4
 8001078:	0800f9c8 	.word	0x0800f9c8

0800107c <OV5640_AF_Trigger_Constant>:
*				 4.有时环境光线太暗，OV5640会反复的进行对焦，用户可根据实际情况切换到单次对焦模式
*
*****************************************************************************************************************************************/

void OV5640_AF_Trigger_Constant(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
    SCCB_WriteReg_16Bit(0x3022,0x04);	//	持续对焦
 8001080:	2104      	movs	r1, #4
 8001082:	f243 0022 	movw	r0, #12322	; 0x3022
 8001086:	f001 fb3b 	bl	8002700 <SCCB_WriteReg_16Bit>
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <HAL_DCMI_FrameEventCallback>:
*
*	说    明: 每次传输完一帧，对相应的标志位进行操作，并计算帧率
*****************************************************************************************************************************************/

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
    static uint32_t DCMI_Tick = 0;         	// 用于保存当前的时间计数值
    static uint8_t  DCMI_Frame_Count = 0;   	// 帧数计数

    if(HAL_GetTick() - DCMI_Tick >= 1000)    // 每隔 1s 计算一次帧率
 8001098:	f001 ffd4 	bl	8003044 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <HAL_DCMI_FrameEventCallback+0x4c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010a8:	d30b      	bcc.n	80010c2 <HAL_DCMI_FrameEventCallback+0x32>
    {
        DCMI_Tick = HAL_GetTick();        // 重新获取当前时间计数值
 80010aa:	f001 ffcb 	bl	8003044 <HAL_GetTick>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4a0a      	ldr	r2, [pc, #40]	; (80010dc <HAL_DCMI_FrameEventCallback+0x4c>)
 80010b2:	6013      	str	r3, [r2, #0]

        OV5640_FPS = DCMI_Frame_Count;   // 获得fps
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <HAL_DCMI_FrameEventCallback+0x50>)
 80010b6:	781a      	ldrb	r2, [r3, #0]
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <HAL_DCMI_FrameEventCallback+0x54>)
 80010ba:	701a      	strb	r2, [r3, #0]

        DCMI_Frame_Count = 0;            // 计数清0
 80010bc:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <HAL_DCMI_FrameEventCallback+0x50>)
 80010be:	2200      	movs	r2, #0
 80010c0:	701a      	strb	r2, [r3, #0]
    }
    DCMI_Frame_Count ++;    // 每进入一次中断（每次传输完一帧数据），计数值+1
 80010c2:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <HAL_DCMI_FrameEventCallback+0x50>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	3301      	adds	r3, #1
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <HAL_DCMI_FrameEventCallback+0x50>)
 80010cc:	701a      	strb	r2, [r3, #0]

    OV5640_FrameState = 1;  // 传输完成标志位置1
 80010ce:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <HAL_DCMI_FrameEventCallback+0x58>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	701a      	strb	r2, [r3, #0]
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000308 	.word	0x20000308
 80010e0:	2000030c 	.word	0x2000030c
 80010e4:	20000225 	.word	0x20000225
 80010e8:	20000224 	.word	0x20000224

080010ec <HAL_DCMI_ErrorCallback>:
*
*	说    明: 当发生DMA传输错误或者FIFO溢出错误就会进入
*****************************************************************************************************************************************/

void  HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
    // if( HAL_DCMI_GetError(hdcmi) == HAL_DCMI_ERROR_OVR)
    // {
    //    printf("FIFO溢出错误！！！\r\n");
    // }
//   printf("error:0x%x!!!!\r\n",HAL_DCMI_GetError(hdcmi));
}
 80010f4:	bf00      	nop
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001106:	4b0d      	ldr	r3, [pc, #52]	; (800113c <MX_DMA_Init+0x3c>)
 8001108:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800110c:	4a0b      	ldr	r2, [pc, #44]	; (800113c <MX_DMA_Init+0x3c>)
 800110e:	f043 0302 	orr.w	r3, r3, #2
 8001112:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <MX_DMA_Init+0x3c>)
 8001118:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	607b      	str	r3, [r7, #4]
 8001122:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2100      	movs	r1, #0
 8001128:	2046      	movs	r0, #70	; 0x46
 800112a:	f002 f8a2 	bl	8003272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800112e:	2046      	movs	r0, #70	; 0x46
 8001130:	f002 f8b9 	bl	80032a6 <HAL_NVIC_EnableIRQ>

}
 8001134:	bf00      	nop
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	58024400 	.word	0x58024400

08001140 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
*/
void MX_GPIO_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08e      	sub	sp, #56	; 0x38
 8001144:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001156:	4b5d      	ldr	r3, [pc, #372]	; (80012cc <MX_GPIO_Init+0x18c>)
 8001158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800115c:	4a5b      	ldr	r2, [pc, #364]	; (80012cc <MX_GPIO_Init+0x18c>)
 800115e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001162:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001166:	4b59      	ldr	r3, [pc, #356]	; (80012cc <MX_GPIO_Init+0x18c>)
 8001168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800116c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001170:	623b      	str	r3, [r7, #32]
 8001172:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001174:	4b55      	ldr	r3, [pc, #340]	; (80012cc <MX_GPIO_Init+0x18c>)
 8001176:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800117a:	4a54      	ldr	r2, [pc, #336]	; (80012cc <MX_GPIO_Init+0x18c>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001184:	4b51      	ldr	r3, [pc, #324]	; (80012cc <MX_GPIO_Init+0x18c>)
 8001186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	61fb      	str	r3, [r7, #28]
 8001190:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001192:	4b4e      	ldr	r3, [pc, #312]	; (80012cc <MX_GPIO_Init+0x18c>)
 8001194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001198:	4a4c      	ldr	r2, [pc, #304]	; (80012cc <MX_GPIO_Init+0x18c>)
 800119a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800119e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011a2:	4b4a      	ldr	r3, [pc, #296]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ac:	61bb      	str	r3, [r7, #24]
 80011ae:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b0:	4b46      	ldr	r3, [pc, #280]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011b6:	4a45      	ldr	r2, [pc, #276]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011b8:	f043 0304 	orr.w	r3, r3, #4
 80011bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011c0:	4b42      	ldr	r3, [pc, #264]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011c6:	f003 0304 	and.w	r3, r3, #4
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011ce:	4b3f      	ldr	r3, [pc, #252]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011d4:	4a3d      	ldr	r2, [pc, #244]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011de:	4b3b      	ldr	r3, [pc, #236]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80011ec:	4b37      	ldr	r3, [pc, #220]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011f2:	4a36      	ldr	r2, [pc, #216]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011fc:	4b33      	ldr	r3, [pc, #204]	; (80012cc <MX_GPIO_Init+0x18c>)
 80011fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800120a:	4b30      	ldr	r3, [pc, #192]	; (80012cc <MX_GPIO_Init+0x18c>)
 800120c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001210:	4a2e      	ldr	r2, [pc, #184]	; (80012cc <MX_GPIO_Init+0x18c>)
 8001212:	f043 0320 	orr.w	r3, r3, #32
 8001216:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800121a:	4b2c      	ldr	r3, [pc, #176]	; (80012cc <MX_GPIO_Init+0x18c>)
 800121c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001220:	f003 0320 	and.w	r3, r3, #32
 8001224:	60bb      	str	r3, [r7, #8]
 8001226:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001228:	4b28      	ldr	r3, [pc, #160]	; (80012cc <MX_GPIO_Init+0x18c>)
 800122a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800122e:	4a27      	ldr	r2, [pc, #156]	; (80012cc <MX_GPIO_Init+0x18c>)
 8001230:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001234:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001238:	4b24      	ldr	r3, [pc, #144]	; (80012cc <MX_GPIO_Init+0x18c>)
 800123a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800123e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, PWD_Pin|LCD_Pin, GPIO_PIN_SET);
 8001246:	2201      	movs	r2, #1
 8001248:	f44f 5101 	mov.w	r1, #8256	; 0x2040
 800124c:	4820      	ldr	r0, [pc, #128]	; (80012d0 <MX_GPIO_Init+0x190>)
 800124e:	f005 fe41 	bl	8006ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001258:	481e      	ldr	r0, [pc, #120]	; (80012d4 <MX_GPIO_Init+0x194>)
 800125a:	f005 fe3b 	bl	8006ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001264:	481c      	ldr	r0, [pc, #112]	; (80012d8 <MX_GPIO_Init+0x198>)
 8001266:	f005 fe35 	bl	8006ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = PWD_Pin|LCD_Pin;
 800126a:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001270:	2301      	movs	r3, #1
 8001272:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001278:	2300      	movs	r3, #0
 800127a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800127c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001280:	4619      	mov	r1, r3
 8001282:	4813      	ldr	r0, [pc, #76]	; (80012d0 <MX_GPIO_Init+0x190>)
 8001284:	f005 fc5e 	bl	8006b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001288:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128e:	2301      	movs	r3, #1
 8001290:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001296:	2300      	movs	r3, #0
 8001298:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800129a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129e:	4619      	mov	r1, r3
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <MX_GPIO_Init+0x194>)
 80012a2:	f005 fc4f 	bl	8006b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 80012a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ac:	2301      	movs	r3, #1
 80012ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b4:	2300      	movs	r3, #0
 80012b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 80012b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012bc:	4619      	mov	r1, r3
 80012be:	4806      	ldr	r0, [pc, #24]	; (80012d8 <MX_GPIO_Init+0x198>)
 80012c0:	f005 fc40 	bl	8006b44 <HAL_GPIO_Init>

}
 80012c4:	bf00      	nop
 80012c6:	3738      	adds	r7, #56	; 0x38
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	58024400 	.word	0x58024400
 80012d0:	58021c00 	.word	0x58021c00
 80012d4:	58020800 	.word	0x58020800
 80012d8:	58022400 	.word	0x58022400

080012dc <LCD_WriteCommand>:
*	芥板: ㄤ灞骞у跺ㄥユ浠
*
****************************************************************************************************************************************/

void  LCD_WriteCommand(uint8_t lcd_command)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
   LCD_DC_Command;     // 版浠ら 寮杈轰靛钩锛浠ｈ〃娆′杈 浠
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012ec:	4806      	ldr	r0, [pc, #24]	; (8001308 <LCD_WriteCommand+0x2c>)
 80012ee:	f005 fdf1 	bl	8006ed4 <HAL_GPIO_WritePin>

   HAL_SPI_Transmit(&LCD_SPI, &lcd_command, 1, 1000); // SPI浼杈
 80012f2:	1df9      	adds	r1, r7, #7
 80012f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012f8:	2201      	movs	r2, #1
 80012fa:	4804      	ldr	r0, [pc, #16]	; (800130c <LCD_WriteCommand+0x30>)
 80012fc:	f008 fb20 	bl	8009940 <HAL_SPI_Transmit>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	58022400 	.word	0x58022400
 800130c:	2000036c 	.word	0x2000036c

08001310 <LCD_WriteData_8bit>:
*	芥板: 8浣版
*	
****************************************************************************************************************************************/

void  LCD_WriteData_8bit(uint8_t lcd_data)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
   LCD_DC_Data;     // 版浠ら 寮杈洪靛钩锛浠ｈ〃娆′杈 版
 800131a:	2201      	movs	r2, #1
 800131c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <LCD_WriteData_8bit+0x2c>)
 8001322:	f005 fdd7 	bl	8006ed4 <HAL_GPIO_WritePin>

   HAL_SPI_Transmit(&LCD_SPI, &lcd_data, 1, 1000) ; // SPI浼杈
 8001326:	1df9      	adds	r1, r7, #7
 8001328:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132c:	2201      	movs	r2, #1
 800132e:	4804      	ldr	r0, [pc, #16]	; (8001340 <LCD_WriteData_8bit+0x30>)
 8001330:	f008 fb06 	bl	8009940 <HAL_SPI_Transmit>
}
 8001334:	bf00      	nop
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	58022400 	.word	0x58022400
 8001340:	2000036c 	.word	0x2000036c

08001344 <LCD_WriteData_16bit>:
*	芥板: 16浣版
*	
****************************************************************************************************************************************/

void  LCD_WriteData_16bit(uint16_t lcd_data)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	80fb      	strh	r3, [r7, #6]
   uint8_t lcd_data_buff[2];    // 版
   LCD_DC_Data;      // 版浠ら 寮杈洪靛钩锛浠ｈ〃娆′杈 版
 800134e:	2201      	movs	r2, #1
 8001350:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001354:	480b      	ldr	r0, [pc, #44]	; (8001384 <LCD_WriteData_16bit+0x40>)
 8001356:	f005 fdbd 	bl	8006ed4 <HAL_GPIO_WritePin>
 
   lcd_data_buff[0] = lcd_data>>8;  // 灏版
 800135a:	88fb      	ldrh	r3, [r7, #6]
 800135c:	0a1b      	lsrs	r3, r3, #8
 800135e:	b29b      	uxth	r3, r3
 8001360:	b2db      	uxtb	r3, r3
 8001362:	733b      	strb	r3, [r7, #12]
   lcd_data_buff[1] = lcd_data;
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	b2db      	uxtb	r3, r3
 8001368:	737b      	strb	r3, [r7, #13]
		
	HAL_SPI_Transmit(&LCD_SPI, lcd_data_buff, 2, 1000) ;   // SPI浼杈
 800136a:	f107 010c 	add.w	r1, r7, #12
 800136e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001372:	2202      	movs	r2, #2
 8001374:	4804      	ldr	r0, [pc, #16]	; (8001388 <LCD_WriteData_16bit+0x44>)
 8001376:	f008 fae3 	bl	8009940 <HAL_SPI_Transmit>
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	58022400 	.word	0x58022400
 8001388:	2000036c 	.word	0x2000036c

0800138c <SPI_LCD_Init>:
*	芥板: 濮SPI浠ュ灞骞у跺ㄧ绉
*	
****************************************************************************************************************************************/

void SPI_LCD_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	HAL_Delay(10);               	// 灞骞瀹澶浣讹涓靛浣锛锛瑕绛寰冲5ms藉浠
 8001390:	200a      	movs	r0, #10
 8001392:	f001 fe63 	bl	800305c <HAL_Delay>
 	LCD_WriteCommand(0x36);       // 惧璁块у 浠わㄤ璁剧疆璁块惧瑰
 8001396:	2036      	movs	r0, #54	; 0x36
 8001398:	f7ff ffa0 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x00);     // 缃 浠涓颁浠宸板筹RGB绱煎
 800139c:	2000      	movs	r0, #0
 800139e:	f7ff ffb7 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0x3A);			// ュｅ绱煎 浠わㄤ璁剧疆浣跨 12浣16浣杩18浣
 80013a2:	203a      	movs	r0, #58	; 0x3a
 80013a4:	f7ff ff9a 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x05);     // 姝ゅ缃 16浣 绱煎
 80013a8:	2005      	movs	r0, #5
 80013aa:	f7ff ffb1 	bl	8001310 <LCD_WriteData_8bit>

// ヤュ澶芥靛璁剧疆浠わ存ヤ娇ㄥ瀹剁璁惧
 	LCD_WriteCommand(0xB2);			
 80013ae:	20b2      	movs	r0, #178	; 0xb2
 80013b0:	f7ff ff94 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x0C);
 80013b4:	200c      	movs	r0, #12
 80013b6:	f7ff ffab 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0C); 
 80013ba:	200c      	movs	r0, #12
 80013bc:	f7ff ffa8 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x00); 
 80013c0:	2000      	movs	r0, #0
 80013c2:	f7ff ffa5 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x33); 
 80013c6:	2033      	movs	r0, #51	; 0x33
 80013c8:	f7ff ffa2 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x33); 			
 80013cc:	2033      	movs	r0, #51	; 0x33
 80013ce:	f7ff ff9f 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xB7);		   // 靛璁剧疆浠
 80013d2:	20b7      	movs	r0, #183	; 0xb7
 80013d4:	f7ff ff82 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x35);     // VGH = 13.26V锛VGL = -10.43V
 80013d8:	2035      	movs	r0, #53	; 0x35
 80013da:	f7ff ff99 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xBB);			// 辩靛璁剧疆浠
 80013de:	20bb      	movs	r0, #187	; 0xbb
 80013e0:	f7ff ff7c 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x19);     // VCOM = 1.35V
 80013e4:	2019      	movs	r0, #25
 80013e6:	f7ff ff93 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC0);
 80013ea:	20c0      	movs	r0, #192	; 0xc0
 80013ec:	f7ff ff76 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x2C);
 80013f0:	202c      	movs	r0, #44	; 0x2c
 80013f2:	f7ff ff8d 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC2);       // VDV  VRH ユ璁剧疆
 80013f6:	20c2      	movs	r0, #194	; 0xc2
 80013f8:	f7ff ff70 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x01);     // VDV  VRH 辩ㄦ疯遍缃
 80013fc:	2001      	movs	r0, #1
 80013fe:	f7ff ff87 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC3);			// VRH靛 璁剧疆浠
 8001402:	20c3      	movs	r0, #195	; 0xc3
 8001404:	f7ff ff6a 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x12);     // VRH靛 = 4.6+( vcom+vcom offset+vdv)
 8001408:	2012      	movs	r0, #18
 800140a:	f7ff ff81 	bl	8001310 <LCD_WriteData_8bit>
				
	LCD_WriteCommand(0xC4);		   // VDV靛 璁剧疆浠
 800140e:	20c4      	movs	r0, #196	; 0xc4
 8001410:	f7ff ff64 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x20);     // VDV靛 = 0v
 8001414:	2020      	movs	r0, #32
 8001416:	f7ff ff7b 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC6); 		// 姝ｅ父妯″甯ху舵浠
 800141a:	20c6      	movs	r0, #198	; 0xc6
 800141c:	f7ff ff5e 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0x0F);   	// 璁剧疆灞骞у跺ㄧ锋板抚涓60甯
 8001420:	200f      	movs	r0, #15
 8001422:	f7ff ff75 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xD0);			// 垫у舵浠
 8001426:	20d0      	movs	r0, #208	; 0xd0
 8001428:	f7ff ff58 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0xA4);     // 版锛哄0xA4
 800142c:	20a4      	movs	r0, #164	; 0xa4
 800142e:	f7ff ff6f 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0xA1);     // AVDD = 6.8V 锛AVDD = -4.8V 锛VDS = 2.3V
 8001432:	20a1      	movs	r0, #161	; 0xa1
 8001434:	f7ff ff6c 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xE0);       // 姝ｆ靛浼介┈艰惧
 8001438:	20e0      	movs	r0, #224	; 0xe0
 800143a:	f7ff ff4f 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0xD0);
 800143e:	20d0      	movs	r0, #208	; 0xd0
 8001440:	f7ff ff66 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x04);
 8001444:	2004      	movs	r0, #4
 8001446:	f7ff ff63 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0D);
 800144a:	200d      	movs	r0, #13
 800144c:	f7ff ff60 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x11);
 8001450:	2011      	movs	r0, #17
 8001452:	f7ff ff5d 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x13);
 8001456:	2013      	movs	r0, #19
 8001458:	f7ff ff5a 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2B);
 800145c:	202b      	movs	r0, #43	; 0x2b
 800145e:	f7ff ff57 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x3F);
 8001462:	203f      	movs	r0, #63	; 0x3f
 8001464:	f7ff ff54 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x54);
 8001468:	2054      	movs	r0, #84	; 0x54
 800146a:	f7ff ff51 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x4C);
 800146e:	204c      	movs	r0, #76	; 0x4c
 8001470:	f7ff ff4e 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x18);
 8001474:	2018      	movs	r0, #24
 8001476:	f7ff ff4b 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0D);
 800147a:	200d      	movs	r0, #13
 800147c:	f7ff ff48 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0B);
 8001480:	200b      	movs	r0, #11
 8001482:	f7ff ff45 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 8001486:	201f      	movs	r0, #31
 8001488:	f7ff ff42 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x23);
 800148c:	2023      	movs	r0, #35	; 0x23
 800148e:	f7ff ff3f 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xE1);      // 璐靛浼介┈艰惧
 8001492:	20e1      	movs	r0, #225	; 0xe1
 8001494:	f7ff ff22 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_8bit(0xD0);
 8001498:	20d0      	movs	r0, #208	; 0xd0
 800149a:	f7ff ff39 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x04);
 800149e:	2004      	movs	r0, #4
 80014a0:	f7ff ff36 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0C);
 80014a4:	200c      	movs	r0, #12
 80014a6:	f7ff ff33 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x11);
 80014aa:	2011      	movs	r0, #17
 80014ac:	f7ff ff30 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x13);
 80014b0:	2013      	movs	r0, #19
 80014b2:	f7ff ff2d 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2C);
 80014b6:	202c      	movs	r0, #44	; 0x2c
 80014b8:	f7ff ff2a 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x3F);
 80014bc:	203f      	movs	r0, #63	; 0x3f
 80014be:	f7ff ff27 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x44);
 80014c2:	2044      	movs	r0, #68	; 0x44
 80014c4:	f7ff ff24 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x51);
 80014c8:	2051      	movs	r0, #81	; 0x51
 80014ca:	f7ff ff21 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2F);
 80014ce:	202f      	movs	r0, #47	; 0x2f
 80014d0:	f7ff ff1e 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 80014d4:	201f      	movs	r0, #31
 80014d6:	f7ff ff1b 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 80014da:	201f      	movs	r0, #31
 80014dc:	f7ff ff18 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x20);
 80014e0:	2020      	movs	r0, #32
 80014e2:	f7ff ff15 	bl	8001310 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x23);
 80014e6:	2023      	movs	r0, #35	; 0x23
 80014e8:	f7ff ff12 	bl	8001310 <LCD_WriteData_8bit>

	LCD_WriteCommand(0x21);       // 寮撅涓洪㈡挎甯搁锛浣瑕杩
 80014ec:	2021      	movs	r0, #33	; 0x21
 80014ee:	f7ff fef5 	bl	80012dc <LCD_WriteCommand>

 // 轰浠わLCDу跺ㄥㄥ涓点澶浣讹浼ㄨヤ妯″ 锛姝ゆ浣灞骞涔锛瑕轰
	LCD_WriteCommand(0x11);       // 轰 浠
 80014f2:	2011      	movs	r0, #17
 80014f4:	f7ff fef2 	bl	80012dc <LCD_WriteCommand>
	HAL_Delay(120);               // 瑕绛寰120ms锛璁╃垫靛堕佃矾绋冲涓
 80014f8:	2078      	movs	r0, #120	; 0x78
 80014fa:	f001 fdaf 	bl	800305c <HAL_Delay>

 // 寮剧ず浠わLCDу跺ㄥㄥ涓点澶浣讹浼ㄥ抽剧ず
	LCD_WriteCommand(0x29);       // 寮剧ず
 80014fe:	2029      	movs	r0, #41	; 0x29
 8001500:	f7ff feec 	bl	80012dc <LCD_WriteCommand>
	
// 浠ヤ杩琛涓浜椹卞ㄧ榛璁よ剧疆
    LCD_SetDirection(Direction_V);  	   //	璁剧疆剧ず瑰
 8001504:	2002      	movs	r0, #2
 8001506:	f000 f8b5 	bl	8001674 <LCD_SetDirection>
	LCD_SetBackColor(LCD_RED);           // 璁剧疆
 800150a:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 800150e:	f000 f881 	bl	8001614 <LCD_SetBackColor>
 	LCD_SetColor(LCD_WHITE);               // 璁剧疆荤
 8001512:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8001516:	f000 f84d 	bl	80015b4 <LCD_SetColor>
	LCD_Clear();                           // 娓灞
 800151a:	f000 f915 	bl	8001748 <LCD_Clear>

// ㄩㄨ剧疆瀹姣涔锛寮
   LCD_Backlight_ON;  // 寮杈洪靛钩逛寒
 800151e:	2201      	movs	r2, #1
 8001520:	2140      	movs	r1, #64	; 0x40
 8001522:	4802      	ldr	r0, [pc, #8]	; (800152c <SPI_LCD_Init+0x1a0>)
 8001524:	f005 fcd6 	bl	8006ed4 <HAL_GPIO_WritePin>
}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}
 800152c:	58021c00 	.word	0x58021c00

08001530 <LCD_SetAddress>:
*	
*	芥板:   璁剧疆瑕剧ず哄
*****************************************************************************************************************************************/

void LCD_SetAddress(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)		
{
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4604      	mov	r4, r0
 8001538:	4608      	mov	r0, r1
 800153a:	4611      	mov	r1, r2
 800153c:	461a      	mov	r2, r3
 800153e:	4623      	mov	r3, r4
 8001540:	80fb      	strh	r3, [r7, #6]
 8001542:	4603      	mov	r3, r0
 8001544:	80bb      	strh	r3, [r7, #4]
 8001546:	460b      	mov	r3, r1
 8001548:	807b      	strh	r3, [r7, #2]
 800154a:	4613      	mov	r3, r2
 800154c:	803b      	strh	r3, [r7, #0]
	LCD_WriteCommand(0x2a);			//	板璁剧疆锛X
 800154e:	202a      	movs	r0, #42	; 0x2a
 8001550:	f7ff fec4 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_16bit(x1+LCD.X_Offset);
 8001554:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <LCD_SetAddress+0x80>)
 8001556:	7b9b      	ldrb	r3, [r3, #14]
 8001558:	b29a      	uxth	r2, r3
 800155a:	88fb      	ldrh	r3, [r7, #6]
 800155c:	4413      	add	r3, r2
 800155e:	b29b      	uxth	r3, r3
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff feef 	bl	8001344 <LCD_WriteData_16bit>
	LCD_WriteData_16bit(x2+LCD.X_Offset);
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <LCD_SetAddress+0x80>)
 8001568:	7b9b      	ldrb	r3, [r3, #14]
 800156a:	b29a      	uxth	r2, r3
 800156c:	887b      	ldrh	r3, [r7, #2]
 800156e:	4413      	add	r3, r2
 8001570:	b29b      	uxth	r3, r3
 8001572:	4618      	mov	r0, r3
 8001574:	f7ff fee6 	bl	8001344 <LCD_WriteData_16bit>

	LCD_WriteCommand(0x2b);			//	琛板璁剧疆锛Y
 8001578:	202b      	movs	r0, #43	; 0x2b
 800157a:	f7ff feaf 	bl	80012dc <LCD_WriteCommand>
	LCD_WriteData_16bit(y1+LCD.Y_Offset);
 800157e:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <LCD_SetAddress+0x80>)
 8001580:	7bdb      	ldrb	r3, [r3, #15]
 8001582:	b29a      	uxth	r2, r3
 8001584:	88bb      	ldrh	r3, [r7, #4]
 8001586:	4413      	add	r3, r2
 8001588:	b29b      	uxth	r3, r3
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff feda 	bl	8001344 <LCD_WriteData_16bit>
	LCD_WriteData_16bit(y2+LCD.Y_Offset);
 8001590:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <LCD_SetAddress+0x80>)
 8001592:	7bdb      	ldrb	r3, [r3, #15]
 8001594:	b29a      	uxth	r2, r3
 8001596:	883b      	ldrh	r3, [r7, #0]
 8001598:	4413      	add	r3, r2
 800159a:	b29b      	uxth	r3, r3
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fed1 	bl	8001344 <LCD_WriteData_16bit>

	LCD_WriteCommand(0x2c);			//	寮濮ユ惧锛宠剧ず棰叉版
 80015a2:	202c      	movs	r0, #44	; 0x2c
 80015a4:	f7ff fe9a 	bl	80012dc <LCD_WriteCommand>
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd90      	pop	{r4, r7, pc}
 80015b0:	20000310 	.word	0x20000310

080015b4 <LCD_SetColor>:
*					2. 24浣棰蹭腑锛浠楂浣颁浣瀵瑰 RGB  3涓棰查
*
*****************************************************************************************************************************************/

void LCD_SetColor(uint32_t Color)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0; //涓棰查
 80015bc:	2300      	movs	r3, #0
 80015be:	81fb      	strh	r3, [r7, #14]
 80015c0:	2300      	movs	r3, #0
 80015c2:	81bb      	strh	r3, [r7, #12]
 80015c4:	2300      	movs	r3, #0
 80015c6:	817b      	strh	r3, [r7, #10]

	Red_Value   = (uint16_t)((Color&0x00F80000)>>8);   // 杞㈡ 16浣 RGB565棰
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	0a1b      	lsrs	r3, r3, #8
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	4b0f      	ldr	r3, [pc, #60]	; (800160c <LCD_SetColor+0x58>)
 80015d0:	4013      	ands	r3, r2
 80015d2:	81fb      	strh	r3, [r7, #14]
	Green_Value = (uint16_t)((Color&0x0000FC00)>>5);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	095b      	lsrs	r3, r3, #5
 80015d8:	b29b      	uxth	r3, r3
 80015da:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80015de:	81bb      	strh	r3, [r7, #12]
	Blue_Value  = (uint16_t)((Color&0x000000F8)>>3);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	08db      	lsrs	r3, r3, #3
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	f003 031f 	and.w	r3, r3, #31
 80015ea:	817b      	strh	r3, [r7, #10]

	LCD.Color = (uint16_t)(Red_Value | Green_Value | Blue_Value);  // 灏棰插ュㄥLCD
 80015ec:	89fa      	ldrh	r2, [r7, #14]
 80015ee:	89bb      	ldrh	r3, [r7, #12]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	897b      	ldrh	r3, [r7, #10]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b04      	ldr	r3, [pc, #16]	; (8001610 <LCD_SetColor+0x5c>)
 80015fe:	601a      	str	r2, [r3, #0]
}
 8001600:	bf00      	nop
 8001602:	3714      	adds	r7, #20
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	fffff800 	.word	0xfffff800
 8001610:	20000310 	.word	0x20000310

08001614 <LCD_SetBackColor>:
*					2. 24浣棰蹭腑锛浠楂浣颁浣瀵瑰 RGB  3涓棰查
*
*****************************************************************************************************************************************/

void LCD_SetBackColor(uint32_t Color)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0; //涓棰查
 800161c:	2300      	movs	r3, #0
 800161e:	81fb      	strh	r3, [r7, #14]
 8001620:	2300      	movs	r3, #0
 8001622:	81bb      	strh	r3, [r7, #12]
 8001624:	2300      	movs	r3, #0
 8001626:	817b      	strh	r3, [r7, #10]

	Red_Value   = (uint16_t)((Color&0x00F80000)>>8);   // 杞㈡ 16浣 RGB565棰
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	0a1b      	lsrs	r3, r3, #8
 800162c:	b29a      	uxth	r2, r3
 800162e:	4b0f      	ldr	r3, [pc, #60]	; (800166c <LCD_SetBackColor+0x58>)
 8001630:	4013      	ands	r3, r2
 8001632:	81fb      	strh	r3, [r7, #14]
	Green_Value = (uint16_t)((Color&0x0000FC00)>>5);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	095b      	lsrs	r3, r3, #5
 8001638:	b29b      	uxth	r3, r3
 800163a:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 800163e:	81bb      	strh	r3, [r7, #12]
	Blue_Value  = (uint16_t)((Color&0x000000F8)>>3);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	08db      	lsrs	r3, r3, #3
 8001644:	b29b      	uxth	r3, r3
 8001646:	f003 031f 	and.w	r3, r3, #31
 800164a:	817b      	strh	r3, [r7, #10]

	LCD.BackColor = (uint16_t)(Red_Value | Green_Value | Blue_Value);	// 灏棰插ュㄥLCD
 800164c:	89fa      	ldrh	r2, [r7, #14]
 800164e:	89bb      	ldrh	r3, [r7, #12]
 8001650:	4313      	orrs	r3, r2
 8001652:	b29a      	uxth	r2, r3
 8001654:	897b      	ldrh	r3, [r7, #10]
 8001656:	4313      	orrs	r3, r2
 8001658:	b29b      	uxth	r3, r3
 800165a:	461a      	mov	r2, r3
 800165c:	4b04      	ldr	r3, [pc, #16]	; (8001670 <LCD_SetBackColor+0x5c>)
 800165e:	605a      	str	r2, [r3, #4]
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	fffff800 	.word	0xfffff800
 8001670:	20000310 	.word	0x20000310

08001674 <LCD_SetDirection>:
*              2. 浣跨ㄧず渚 LCD_DisplayDirection(Direction_H) 锛宠剧疆灞骞妯灞剧ず
*
*****************************************************************************************************************************************/

void LCD_SetDirection(uint8_t direction)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	71fb      	strb	r3, [r7, #7]
	LCD.Direction = direction;    // ュㄥLCD
 800167e:	4a31      	ldr	r2, [pc, #196]	; (8001744 <LCD_SetDirection+0xd0>)
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	7253      	strb	r3, [r2, #9]

   if( direction == Direction_H )   // 妯灞剧ず
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d113      	bne.n	80016b2 <LCD_SetDirection+0x3e>
   {
      LCD_WriteCommand(0x36);    		// 惧璁块у 浠わㄤ璁剧疆璁块惧瑰
 800168a:	2036      	movs	r0, #54	; 0x36
 800168c:	f7ff fe26 	bl	80012dc <LCD_WriteCommand>
      LCD_WriteData_8bit(0x70);        // 妯灞剧ず
 8001690:	2070      	movs	r0, #112	; 0x70
 8001692:	f7ff fe3d 	bl	8001310 <LCD_WriteData_8bit>
      LCD.X_Offset   = 20;             // 璁剧疆у跺ㄥ绉婚
 8001696:	4b2b      	ldr	r3, [pc, #172]	; (8001744 <LCD_SetDirection+0xd0>)
 8001698:	2214      	movs	r2, #20
 800169a:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;   
 800169c:	4b29      	ldr	r3, [pc, #164]	; (8001744 <LCD_SetDirection+0xd0>)
 800169e:	2200      	movs	r2, #0
 80016a0:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Height;		// 拌奸裤瀹
 80016a2:	4b28      	ldr	r3, [pc, #160]	; (8001744 <LCD_SetDirection+0xd0>)
 80016a4:	f44f 728c 	mov.w	r2, #280	; 0x118
 80016a8:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Width;		
 80016aa:	4b26      	ldr	r3, [pc, #152]	; (8001744 <LCD_SetDirection+0xd0>)
 80016ac:	22f0      	movs	r2, #240	; 0xf0
 80016ae:	819a      	strh	r2, [r3, #12]
      LCD.X_Offset   = 0;              // 璁剧疆у跺ㄥ绉婚
      LCD.Y_Offset   = 20;     
      LCD.Width      = LCD_Width;		// 拌奸裤瀹
      LCD.Height     = LCD_Height;				
   }   
}
 80016b0:	e043      	b.n	800173a <LCD_SetDirection+0xc6>
   else if( direction == Direction_V )
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d113      	bne.n	80016e0 <LCD_SetDirection+0x6c>
      LCD_WriteCommand(0x36);    		// 惧璁块у 浠わㄤ璁剧疆璁块惧瑰
 80016b8:	2036      	movs	r0, #54	; 0x36
 80016ba:	f7ff fe0f 	bl	80012dc <LCD_WriteCommand>
      LCD_WriteData_8bit(0x00);        // 存剧ず
 80016be:	2000      	movs	r0, #0
 80016c0:	f7ff fe26 	bl	8001310 <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 璁剧疆у跺ㄥ绉婚
 80016c4:	4b1f      	ldr	r3, [pc, #124]	; (8001744 <LCD_SetDirection+0xd0>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 20;     
 80016ca:	4b1e      	ldr	r3, [pc, #120]	; (8001744 <LCD_SetDirection+0xd0>)
 80016cc:	2214      	movs	r2, #20
 80016ce:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Width;		// 拌奸裤瀹
 80016d0:	4b1c      	ldr	r3, [pc, #112]	; (8001744 <LCD_SetDirection+0xd0>)
 80016d2:	22f0      	movs	r2, #240	; 0xf0
 80016d4:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Height;						
 80016d6:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <LCD_SetDirection+0xd0>)
 80016d8:	f44f 728c 	mov.w	r2, #280	; 0x118
 80016dc:	819a      	strh	r2, [r3, #12]
}
 80016de:	e02c      	b.n	800173a <LCD_SetDirection+0xc6>
   else if( direction == Direction_H_Flip )
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d113      	bne.n	800170e <LCD_SetDirection+0x9a>
      LCD_WriteCommand(0x36);   			 // 惧璁块у 浠わㄤ璁剧疆璁块惧瑰
 80016e6:	2036      	movs	r0, #54	; 0x36
 80016e8:	f7ff fdf8 	bl	80012dc <LCD_WriteCommand>
      LCD_WriteData_8bit(0xA0);         // 妯灞剧ず锛骞朵涓缈昏浆锛RGB绱煎
 80016ec:	20a0      	movs	r0, #160	; 0xa0
 80016ee:	f7ff fe0f 	bl	8001310 <LCD_WriteData_8bit>
      LCD.X_Offset   = 20;              // 璁剧疆у跺ㄥ绉婚
 80016f2:	4b14      	ldr	r3, [pc, #80]	; (8001744 <LCD_SetDirection+0xd0>)
 80016f4:	2214      	movs	r2, #20
 80016f6:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;      
 80016f8:	4b12      	ldr	r3, [pc, #72]	; (8001744 <LCD_SetDirection+0xd0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Height;		 // 拌奸裤瀹
 80016fe:	4b11      	ldr	r3, [pc, #68]	; (8001744 <LCD_SetDirection+0xd0>)
 8001700:	f44f 728c 	mov.w	r2, #280	; 0x118
 8001704:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Width;				
 8001706:	4b0f      	ldr	r3, [pc, #60]	; (8001744 <LCD_SetDirection+0xd0>)
 8001708:	22f0      	movs	r2, #240	; 0xf0
 800170a:	819a      	strh	r2, [r3, #12]
}
 800170c:	e015      	b.n	800173a <LCD_SetDirection+0xc6>
   else if( direction == Direction_V_Flip )
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	2b03      	cmp	r3, #3
 8001712:	d112      	bne.n	800173a <LCD_SetDirection+0xc6>
      LCD_WriteCommand(0x36);    		// 惧璁块у 浠わㄤ璁剧疆璁块惧瑰
 8001714:	2036      	movs	r0, #54	; 0x36
 8001716:	f7ff fde1 	bl	80012dc <LCD_WriteCommand>
      LCD_WriteData_8bit(0xC0);        // 存剧ず 锛骞朵涓缈昏浆锛RGB绱煎
 800171a:	20c0      	movs	r0, #192	; 0xc0
 800171c:	f7ff fdf8 	bl	8001310 <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 璁剧疆у跺ㄥ绉婚
 8001720:	4b08      	ldr	r3, [pc, #32]	; (8001744 <LCD_SetDirection+0xd0>)
 8001722:	2200      	movs	r2, #0
 8001724:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 20;     
 8001726:	4b07      	ldr	r3, [pc, #28]	; (8001744 <LCD_SetDirection+0xd0>)
 8001728:	2214      	movs	r2, #20
 800172a:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Width;		// 拌奸裤瀹
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <LCD_SetDirection+0xd0>)
 800172e:	22f0      	movs	r2, #240	; 0xf0
 8001730:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Height;				
 8001732:	4b04      	ldr	r3, [pc, #16]	; (8001744 <LCD_SetDirection+0xd0>)
 8001734:	f44f 728c 	mov.w	r2, #280	; 0x118
 8001738:	819a      	strh	r2, [r3, #12]
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000310 	.word	0x20000310

08001748 <LCD_Clear>:
*	璇    :	 LCD_SetBackColor() 璁剧疆瑕娓ょ诧璋ㄨュ芥版灞冲
*
*****************************************************************************************************************************************/

void LCD_Clear(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
   LCD_SetAddress(0,0,LCD.Width-1,LCD.Height-1);	// 璁剧疆
 800174c:	4b16      	ldr	r3, [pc, #88]	; (80017a8 <LCD_Clear+0x60>)
 800174e:	895b      	ldrh	r3, [r3, #10]
 8001750:	3b01      	subs	r3, #1
 8001752:	b29a      	uxth	r2, r3
 8001754:	4b14      	ldr	r3, [pc, #80]	; (80017a8 <LCD_Clear+0x60>)
 8001756:	899b      	ldrh	r3, [r3, #12]
 8001758:	3b01      	subs	r3, #1
 800175a:	b29b      	uxth	r3, r3
 800175c:	2100      	movs	r1, #0
 800175e:	2000      	movs	r0, #0
 8001760:	f7ff fee6 	bl	8001530 <LCD_SetAddress>
	
	LCD_DC_Data;     // 版浠ら 寮杈洪靛钩锛浠ｈ〃娆′杈 版
 8001764:	2201      	movs	r2, #1
 8001766:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800176a:	4810      	ldr	r0, [pc, #64]	; (80017ac <LCD_Clear+0x64>)
 800176c:	f005 fbb2 	bl	8006ed4 <HAL_GPIO_WritePin>

// 淇逛负16浣版瀹藉害锛ユ版村锛涓瑕
   LCD_SPI.Init.DataSize 	= SPI_DATASIZE_16BIT;   //	16浣版瀹藉害
 8001770:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <LCD_Clear+0x68>)
 8001772:	220f      	movs	r2, #15
 8001774:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);		
 8001776:	480e      	ldr	r0, [pc, #56]	; (80017b0 <LCD_Clear+0x68>)
 8001778:	f007 ffdc 	bl	8009734 <HAL_SPI_Init>
	
   LCD_SPI_Transmit(&LCD_SPI, LCD.BackColor, LCD.Width * LCD.Height) ;   // ㄤ杈
 800177c:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <LCD_Clear+0x60>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	b29b      	uxth	r3, r3
 8001782:	4a09      	ldr	r2, [pc, #36]	; (80017a8 <LCD_Clear+0x60>)
 8001784:	8952      	ldrh	r2, [r2, #10]
 8001786:	4611      	mov	r1, r2
 8001788:	4a07      	ldr	r2, [pc, #28]	; (80017a8 <LCD_Clear+0x60>)
 800178a:	8992      	ldrh	r2, [r2, #12]
 800178c:	fb01 f202 	mul.w	r2, r1, r2
 8001790:	4619      	mov	r1, r3
 8001792:	4807      	ldr	r0, [pc, #28]	; (80017b0 <LCD_Clear+0x68>)
 8001794:	f000 f920 	bl	80019d8 <LCD_SPI_Transmit>

// 瑰8浣版瀹藉害锛涓烘浠ゅㄥ版芥8浣浼杈
	LCD_SPI.Init.DataSize 	= SPI_DATASIZE_8BIT;    //	8浣版瀹藉害
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <LCD_Clear+0x68>)
 800179a:	2207      	movs	r2, #7
 800179c:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);
 800179e:	4804      	ldr	r0, [pc, #16]	; (80017b0 <LCD_Clear+0x68>)
 80017a0:	f007 ffc8 	bl	8009734 <HAL_SPI_Init>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000310 	.word	0x20000310
 80017ac:	58022400 	.word	0x58022400
 80017b0:	2000036c 	.word	0x2000036c

080017b4 <LCD_CopyBuffer>:
*	璇    : 归澶跺芥帮ㄤ绉绘 LVGL 灏澶撮惧剧ず烘
*						 
*****************************************************************************************************************************************/

void	LCD_CopyBuffer(uint16_t x, uint16_t y,uint16_t width,uint16_t height,uint16_t *DataBuff)
{
 80017b4:	b590      	push	{r4, r7, lr}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4604      	mov	r4, r0
 80017bc:	4608      	mov	r0, r1
 80017be:	4611      	mov	r1, r2
 80017c0:	461a      	mov	r2, r3
 80017c2:	4623      	mov	r3, r4
 80017c4:	80fb      	strh	r3, [r7, #6]
 80017c6:	4603      	mov	r3, r0
 80017c8:	80bb      	strh	r3, [r7, #4]
 80017ca:	460b      	mov	r3, r1
 80017cc:	807b      	strh	r3, [r7, #2]
 80017ce:	4613      	mov	r3, r2
 80017d0:	803b      	strh	r3, [r7, #0]
	
	LCD_SetAddress(x,y,x+width-1,y+height-1);
 80017d2:	88fa      	ldrh	r2, [r7, #6]
 80017d4:	887b      	ldrh	r3, [r7, #2]
 80017d6:	4413      	add	r3, r2
 80017d8:	b29b      	uxth	r3, r3
 80017da:	3b01      	subs	r3, #1
 80017dc:	b29c      	uxth	r4, r3
 80017de:	88ba      	ldrh	r2, [r7, #4]
 80017e0:	883b      	ldrh	r3, [r7, #0]
 80017e2:	4413      	add	r3, r2
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	3b01      	subs	r3, #1
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	88b9      	ldrh	r1, [r7, #4]
 80017ec:	88f8      	ldrh	r0, [r7, #6]
 80017ee:	4622      	mov	r2, r4
 80017f0:	f7ff fe9e 	bl	8001530 <LCD_SetAddress>

	LCD_DC_Data;     // 版浠ら 寮杈洪靛钩锛浠ｈ〃娆′杈 版
 80017f4:	2201      	movs	r2, #1
 80017f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017fa:	480e      	ldr	r0, [pc, #56]	; (8001834 <LCD_CopyBuffer+0x80>)
 80017fc:	f005 fb6a 	bl	8006ed4 <HAL_GPIO_WritePin>

// 淇逛负16浣版瀹藉害锛ユ版村锛涓瑕
   LCD_SPI.Init.DataSize 	= SPI_DATASIZE_16BIT;   //	16浣版瀹藉害
 8001800:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <LCD_CopyBuffer+0x84>)
 8001802:	220f      	movs	r2, #15
 8001804:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);		
 8001806:	480c      	ldr	r0, [pc, #48]	; (8001838 <LCD_CopyBuffer+0x84>)
 8001808:	f007 ff94 	bl	8009734 <HAL_SPI_Init>
	
	LCD_SPI_TransmitBuffer(&LCD_SPI, DataBuff,width * height) ;
 800180c:	887b      	ldrh	r3, [r7, #2]
 800180e:	883a      	ldrh	r2, [r7, #0]
 8001810:	fb02 f303 	mul.w	r3, r2, r3
 8001814:	461a      	mov	r2, r3
 8001816:	69b9      	ldr	r1, [r7, #24]
 8001818:	4807      	ldr	r0, [pc, #28]	; (8001838 <LCD_CopyBuffer+0x84>)
 800181a:	f000 f9f5 	bl	8001c08 <LCD_SPI_TransmitBuffer>
	
//	HAL_SPI_Transmit(&hspi5, (uint8_t *)DataBuff, (x2-x1+1) * (y2-y1+1), 1000) ;
	
// 瑰8浣版瀹藉害锛涓烘浠ゅㄥ版芥8浣浼杈
	LCD_SPI.Init.DataSize 	= SPI_DATASIZE_8BIT;    //	8浣版瀹藉害
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <LCD_CopyBuffer+0x84>)
 8001820:	2207      	movs	r2, #7
 8001822:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);		
 8001824:	4804      	ldr	r0, [pc, #16]	; (8001838 <LCD_CopyBuffer+0x84>)
 8001826:	f007 ff85 	bl	8009734 <HAL_SPI_Init>
	
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	bd90      	pop	{r4, r7, pc}
 8001832:	bf00      	nop
 8001834:	58022400 	.word	0x58022400
 8001838:	2000036c 	.word	0x2000036c

0800183c <LCD_SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
HAL_StatusTypeDef LCD_SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	4613      	mov	r3, r2
 800184a:	71fb      	strb	r3, [r7, #7]
   /* Wait until flag is set */
   while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800184c:	e010      	b.n	8001870 <LCD_SPI_WaitOnFlagUntilTimeout+0x34>
   {
      /* Check for the Timeout */
      if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800184e:	f001 fbf9 	bl	8003044 <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	429a      	cmp	r2, r3
 800185c:	d803      	bhi.n	8001866 <LCD_SPI_WaitOnFlagUntilTimeout+0x2a>
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001864:	d102      	bne.n	800186c <LCD_SPI_WaitOnFlagUntilTimeout+0x30>
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d101      	bne.n	8001870 <LCD_SPI_WaitOnFlagUntilTimeout+0x34>
      {
         return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e00f      	b.n	8001890 <LCD_SPI_WaitOnFlagUntilTimeout+0x54>
   while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	695a      	ldr	r2, [r3, #20]
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	4013      	ands	r3, r2
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	429a      	cmp	r2, r3
 800187e:	bf0c      	ite	eq
 8001880:	2301      	moveq	r3, #1
 8001882:	2300      	movne	r3, #0
 8001884:	b2db      	uxtb	r3, r3
 8001886:	461a      	mov	r2, r3
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	429a      	cmp	r2, r3
 800188c:	d0df      	beq.n	800184e <LCD_SPI_WaitOnFlagUntilTimeout+0x12>
      }
   }
   return HAL_OK;
 800188e:	2300      	movs	r3, #0
}
 8001890:	4618      	mov	r0, r3
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <LCD_SPI_CloseTransfer>:
 *               the configuration information for SPI module.
 * @retval HAL_ERROR: if any error detected
 *         HAL_OK: if nothing detected
 */
 void LCD_SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	699a      	ldr	r2, [r3, #24]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f042 0208 	orr.w	r2, r2, #8
 80018b6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	699a      	ldr	r2, [r3, #24]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f042 0210 	orr.w	r2, r2, #16
 80018c6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f022 0201 	bic.w	r2, r2, #1
 80018d6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	6919      	ldr	r1, [r3, #16]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	4b3c      	ldr	r3, [pc, #240]	; (80019d4 <LCD_SPI_CloseTransfer+0x13c>)
 80018e4:	400b      	ands	r3, r1
 80018e6:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	689a      	ldr	r2, [r3, #8]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80018f6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b04      	cmp	r3, #4
 8001902:	d014      	beq.n	800192e <LCD_SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f003 0320 	and.w	r3, r3, #32
 800190a:	2b00      	cmp	r3, #0
 800190c:	d00f      	beq.n	800192e <LCD_SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001914:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	699a      	ldr	r2, [r3, #24]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f042 0220 	orr.w	r2, r2, #32
 800192c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b03      	cmp	r3, #3
 8001938:	d014      	beq.n	8001964 <LCD_SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001940:	2b00      	cmp	r3, #0
 8001942:	d00f      	beq.n	8001964 <LCD_SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800194a:	f043 0204 	orr.w	r2, r3, #4
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	699a      	ldr	r2, [r3, #24]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001962:	619a      	str	r2, [r3, #24]
    }
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800196a:	2b00      	cmp	r3, #0
 800196c:	d00f      	beq.n	800198e <LCD_SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001974:	f043 0201 	orr.w	r2, r3, #1
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	699a      	ldr	r2, [r3, #24]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800198c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001994:	2b00      	cmp	r3, #0
 8001996:	d00f      	beq.n	80019b8 <LCD_SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800199e:	f043 0208 	orr.w	r2, r3, #8
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	699a      	ldr	r2, [r3, #24]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80019b6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80019c8:	bf00      	nop
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	fffffc90 	.word	0xfffffc90

080019d8 <LCD_SPI_Transmit>:
  * @param  Size   : 版澶у
  * @retval HAL status
  */

HAL_StatusTypeDef LCD_SPI_Transmit(SPI_HandleTypeDef *hspi,uint16_t pData, uint32_t Size)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08c      	sub	sp, #48	; 0x30
 80019dc:	af02      	add	r7, sp, #8
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	460b      	mov	r3, r1
 80019e2:	607a      	str	r2, [r7, #4]
 80019e4:	817b      	strh	r3, [r7, #10]
   uint32_t    tickstart;  
   uint32_t    Timeout = 1000;      // 瓒跺ゆ
 80019e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ea:	623b      	str	r3, [r7, #32]
   uint32_t    LCD_pData_32bit;     // 32浣浼杈剁版
   uint32_t    LCD_TxDataCount;     // 浼杈璁℃
   HAL_StatusTypeDef errorcode = HAL_OK;
 80019ec:	2300      	movs	r3, #0
 80019ee:	77fb      	strb	r3, [r7, #31]

	/* Check Direction parameter */
	assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

	/* Process Locked */
	__HAL_LOCK(hspi);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d101      	bne.n	80019fe <LCD_SPI_Transmit+0x26>
 80019fa:	2302      	movs	r3, #2
 80019fc:	e0fe      	b.n	8001bfc <LCD_SPI_Transmit+0x224>
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2201      	movs	r2, #1
 8001a02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	/* Init tickstart for timeout management*/
	tickstart = HAL_GetTick();
 8001a06:	f001 fb1d 	bl	8003044 <HAL_GetTick>
 8001a0a:	61b8      	str	r0, [r7, #24]

	if (hspi->State != HAL_SPI_STATE_READY)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d007      	beq.n	8001a28 <LCD_SPI_Transmit+0x50>
	{
		errorcode = HAL_BUSY;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	77fb      	strb	r3, [r7, #31]
		__HAL_UNLOCK(hspi);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		return errorcode;
 8001a24:	7ffb      	ldrb	r3, [r7, #31]
 8001a26:	e0e9      	b.n	8001bfc <LCD_SPI_Transmit+0x224>
	}

	if ( Size == 0UL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d107      	bne.n	8001a3e <LCD_SPI_Transmit+0x66>
	{
		errorcode = HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	77fb      	strb	r3, [r7, #31]
		__HAL_UNLOCK(hspi);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		return errorcode;
 8001a3a:	7ffb      	ldrb	r3, [r7, #31]
 8001a3c:	e0de      	b.n	8001bfc <LCD_SPI_Transmit+0x224>
	}

	/* Set the transaction information */
	hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2203      	movs	r2, #3
 8001a42:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	LCD_TxDataCount   = Size;                // 浼杈版垮害
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
	LCD_pData_32bit   = (pData<<16)|pData ;  // 32浣浼杈讹骞2涓绱圭棰
 8001a52:	897b      	ldrh	r3, [r7, #10]
 8001a54:	041a      	lsls	r2, r3, #16
 8001a56:	897b      	ldrh	r3, [r7, #10]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	617b      	str	r3, [r7, #20]

	/*Init field not used in handle to zero */
	hspi->pRxBuffPtr  = NULL;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	665a      	str	r2, [r3, #100]	; 0x64
	hspi->RxXferSize  = (uint16_t) 0UL;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	hspi->RxXferCount = (uint16_t) 0UL;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	hspi->TxISR       = NULL;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	2200      	movs	r2, #0
 8001a76:	675a      	str	r2, [r3, #116]	; 0x74
	hspi->RxISR       = NULL;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	671a      	str	r2, [r3, #112]	; 0x70

	/* Configure communication direction : 1Line */
	if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8001a86:	d107      	bne.n	8001a98 <LCD_SPI_Transmit+0xc0>
	{
		SPI_1LINE_TX(hspi);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a96:	601a      	str	r2, [r3, #0]
	}

// 涓浣跨ㄧ‖浠 TSIZE у讹姝ゅ璁剧疆涓0锛充朵杈版垮害
	MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	6859      	ldr	r1, [r3, #4]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	4b58      	ldr	r3, [pc, #352]	; (8001c04 <LCD_SPI_Transmit+0x22c>)
 8001aa4:	400b      	ands	r3, r1
 8001aa6:	6053      	str	r3, [r2, #4]

	/* Enable SPI peripheral */
	__HAL_SPI_ENABLE(hspi);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f042 0201 	orr.w	r2, r2, #1
 8001ab6:	601a      	str	r2, [r3, #0]

	if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ac0:	d14e      	bne.n	8001b60 <LCD_SPI_Transmit+0x188>
	{
		 /* Master transfer start */
		 SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ad0:	601a      	str	r2, [r3, #0]
	}

	/* Transmit data in 16 Bit mode */
	while (LCD_TxDataCount > 0UL)
 8001ad2:	e045      	b.n	8001b60 <LCD_SPI_Transmit+0x188>
	{
		/* Wait until TXP flag is set to send data */
		if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d11a      	bne.n	8001b18 <LCD_SPI_Transmit+0x140>
		{
			if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d90b      	bls.n	8001b06 <LCD_SPI_Transmit+0x12e>
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d007      	beq.n	8001b06 <LCD_SPI_Transmit+0x12e>
			{
				*((__IO uint32_t *)&hspi->Instance->TXDR) = (uint32_t )LCD_pData_32bit;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	621a      	str	r2, [r3, #32]
				LCD_TxDataCount -= (uint16_t)2UL;
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	3b02      	subs	r3, #2
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
 8001b04:	e02c      	b.n	8001b60 <LCD_SPI_Transmit+0x188>
			}
			else
			{
				*((__IO uint16_t *)&hspi->Instance->TXDR) =  (uint16_t )pData;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	3320      	adds	r3, #32
 8001b0c:	897a      	ldrh	r2, [r7, #10]
 8001b0e:	801a      	strh	r2, [r3, #0]
				LCD_TxDataCount--;
 8001b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b12:	3b01      	subs	r3, #1
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
 8001b16:	e023      	b.n	8001b60 <LCD_SPI_Transmit+0x188>
			}
		}
		else
		{
			/* Timeout management */
			if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b18:	f001 fa94 	bl	8003044 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	6a3a      	ldr	r2, [r7, #32]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d803      	bhi.n	8001b30 <LCD_SPI_Transmit+0x158>
 8001b28:	6a3b      	ldr	r3, [r7, #32]
 8001b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b2e:	d102      	bne.n	8001b36 <LCD_SPI_Transmit+0x15e>
 8001b30:	6a3b      	ldr	r3, [r7, #32]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d114      	bne.n	8001b60 <LCD_SPI_Transmit+0x188>
			{
				/* Call standard close procedure with error check */
				LCD_SPI_CloseTransfer(hspi);
 8001b36:	68f8      	ldr	r0, [r7, #12]
 8001b38:	f7ff feae 	bl	8001898 <LCD_SPI_CloseTransfer>

				/* Process Unlocked */
				__HAL_UNLOCK(hspi);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

				SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
				hspi->State = HAL_SPI_STATE_READY;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
				return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e04d      	b.n	8001bfc <LCD_SPI_Transmit+0x224>
	while (LCD_TxDataCount > 0UL)
 8001b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1b6      	bne.n	8001ad4 <LCD_SPI_Transmit+0xfc>
			}
		}
	}

	if (LCD_SPI_WaitOnFlagUntilTimeout(hspi, SPI_SR_TXC, RESET, tickstart, Timeout) != HAL_OK)
 8001b66:	6a3b      	ldr	r3, [r7, #32]
 8001b68:	9300      	str	r3, [sp, #0]
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f7ff fe62 	bl	800183c <LCD_SPI_WaitOnFlagUntilTimeout>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d007      	beq.n	8001b8e <LCD_SPI_Transmit+0x1b6>
	{
		SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b84:	f043 0220 	orr.w	r2, r3, #32
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	SET_BIT((hspi)->Instance->CR1 , SPI_CR1_CSUSP); // 璇锋璧SPI浼杈
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001b9c:	601a      	str	r2, [r3, #0]
	/* 绛寰SPI璧 */
	if (LCD_SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_SUSP, RESET, tickstart, Timeout) != HAL_OK)
 8001b9e:	6a3b      	ldr	r3, [r7, #32]
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f7ff fe46 	bl	800183c <LCD_SPI_WaitOnFlagUntilTimeout>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d007      	beq.n	8001bc6 <LCD_SPI_Transmit+0x1ee>
	{
		SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001bbc:	f043 0220 	orr.w	r2, r3, #32
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
	LCD_SPI_CloseTransfer(hspi);   /* Call standard close procedure with error check */
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f7ff fe66 	bl	8001898 <LCD_SPI_CloseTransfer>

	SET_BIT((hspi)->Instance->IFCR , SPI_IFCR_SUSPC);  // 娓ゆ璧锋蹇浣
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	699a      	ldr	r2, [r3, #24]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001bda:	619a      	str	r2, [r3, #24]


	/* Process Unlocked */
	__HAL_UNLOCK(hspi);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2200      	movs	r2, #0
 8001be0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	hspi->State = HAL_SPI_STATE_READY;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

	if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <LCD_SPI_Transmit+0x222>
	{
		return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e000      	b.n	8001bfc <LCD_SPI_Transmit+0x224>
	}
	return errorcode;
 8001bfa:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3728      	adds	r7, #40	; 0x28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	ffff0000 	.word	0xffff0000

08001c08 <LCD_SPI_TransmitBuffer>:
  * @param  pData  : 瑕ョ版
  * @param  Size   : 版澶у
  * @retval HAL status
  */
HAL_StatusTypeDef LCD_SPI_TransmitBuffer (SPI_HandleTypeDef *hspi, uint16_t *pData, uint32_t Size)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08a      	sub	sp, #40	; 0x28
 8001c0c:	af02      	add	r7, sp, #8
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
   uint32_t    tickstart;  
   uint32_t    Timeout = 1000;      // 瓒跺ゆ
 8001c14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c18:	61bb      	str	r3, [r7, #24]
   uint32_t    LCD_TxDataCount;     // 浼杈璁℃
   HAL_StatusTypeDef errorcode = HAL_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	75fb      	strb	r3, [r7, #23]

	/* Check Direction parameter */
	assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

	/* Process Locked */
	__HAL_LOCK(hspi);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d101      	bne.n	8001c2c <LCD_SPI_TransmitBuffer+0x24>
 8001c28:	2302      	movs	r3, #2
 8001c2a:	e0fe      	b.n	8001e2a <LCD_SPI_TransmitBuffer+0x222>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	/* Init tickstart for timeout management*/
	tickstart = HAL_GetTick();
 8001c34:	f001 fa06 	bl	8003044 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

	if (hspi->State != HAL_SPI_STATE_READY)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d007      	beq.n	8001c56 <LCD_SPI_TransmitBuffer+0x4e>
	{
		errorcode = HAL_BUSY;
 8001c46:	2302      	movs	r3, #2
 8001c48:	75fb      	strb	r3, [r7, #23]
		__HAL_UNLOCK(hspi);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		return errorcode;
 8001c52:	7dfb      	ldrb	r3, [r7, #23]
 8001c54:	e0e9      	b.n	8001e2a <LCD_SPI_TransmitBuffer+0x222>
	}

	if ( Size == 0UL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d107      	bne.n	8001c6c <LCD_SPI_TransmitBuffer+0x64>
	{
		errorcode = HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	75fb      	strb	r3, [r7, #23]
		__HAL_UNLOCK(hspi);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2200      	movs	r2, #0
 8001c64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		return errorcode;
 8001c68:	7dfb      	ldrb	r3, [r7, #23]
 8001c6a:	e0de      	b.n	8001e2a <LCD_SPI_TransmitBuffer+0x222>
	}

	/* Set the transaction information */
	hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2203      	movs	r2, #3
 8001c70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	LCD_TxDataCount   = Size;                // 浼杈版垮害
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	61fb      	str	r3, [r7, #28]

	/*Init field not used in handle to zero */
	hspi->pRxBuffPtr  = NULL;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2200      	movs	r2, #0
 8001c84:	665a      	str	r2, [r3, #100]	; 0x64
	hspi->RxXferSize  = (uint16_t) 0UL;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	hspi->RxXferCount = (uint16_t) 0UL;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	hspi->TxISR       = NULL;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	675a      	str	r2, [r3, #116]	; 0x74
	hspi->RxISR       = NULL;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	671a      	str	r2, [r3, #112]	; 0x70

	/* Configure communication direction : 1Line */
	if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8001caa:	d107      	bne.n	8001cbc <LCD_SPI_TransmitBuffer+0xb4>
	{
		SPI_1LINE_TX(hspi);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cba:	601a      	str	r2, [r3, #0]
	}

// 涓浣跨ㄧ‖浠 TSIZE у讹姝ゅ璁剧疆涓0锛充朵杈版垮害
	MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6859      	ldr	r1, [r3, #4]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4b5b      	ldr	r3, [pc, #364]	; (8001e34 <LCD_SPI_TransmitBuffer+0x22c>)
 8001cc8:	400b      	ands	r3, r1
 8001cca:	6053      	str	r3, [r2, #4]

	/* Enable SPI peripheral */
	__HAL_SPI_ENABLE(hspi);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f042 0201 	orr.w	r2, r2, #1
 8001cda:	601a      	str	r2, [r3, #0]

	if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ce4:	d153      	bne.n	8001d8e <LCD_SPI_TransmitBuffer+0x186>
	{
		 /* Master transfer start */
		 SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cf4:	601a      	str	r2, [r3, #0]
	}

	/* Transmit data in 16 Bit mode */
	while (LCD_TxDataCount > 0UL)
 8001cf6:	e04a      	b.n	8001d8e <LCD_SPI_TransmitBuffer+0x186>
	{
		/* Wait until TXP flag is set to send data */
		if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d11f      	bne.n	8001d46 <LCD_SPI_TransmitBuffer+0x13e>
		{
			if ((LCD_TxDataCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d90f      	bls.n	8001d2c <LCD_SPI_TransmitBuffer+0x124>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d00b      	beq.n	8001d2c <LCD_SPI_TransmitBuffer+0x124>
			{
				*((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)pData);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68ba      	ldr	r2, [r7, #8]
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	621a      	str	r2, [r3, #32]
				pData += 2;
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	3304      	adds	r3, #4
 8001d22:	60bb      	str	r3, [r7, #8]
				LCD_TxDataCount -= 2;
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	3b02      	subs	r3, #2
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	e030      	b.n	8001d8e <LCD_SPI_TransmitBuffer+0x186>
			}
			else
			{
				*((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)pData);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3320      	adds	r3, #32
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	8812      	ldrh	r2, [r2, #0]
 8001d36:	801a      	strh	r2, [r3, #0]
				pData += 1;
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	3302      	adds	r3, #2
 8001d3c:	60bb      	str	r3, [r7, #8]
				LCD_TxDataCount--;
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3b01      	subs	r3, #1
 8001d42:	61fb      	str	r3, [r7, #28]
 8001d44:	e023      	b.n	8001d8e <LCD_SPI_TransmitBuffer+0x186>
			}
		}
		else
		{
			/* Timeout management */
			if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d46:	f001 f97d 	bl	8003044 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d803      	bhi.n	8001d5e <LCD_SPI_TransmitBuffer+0x156>
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d5c:	d102      	bne.n	8001d64 <LCD_SPI_TransmitBuffer+0x15c>
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d114      	bne.n	8001d8e <LCD_SPI_TransmitBuffer+0x186>
			{
				/* Call standard close procedure with error check */
				LCD_SPI_CloseTransfer(hspi);
 8001d64:	68f8      	ldr	r0, [r7, #12]
 8001d66:	f7ff fd97 	bl	8001898 <LCD_SPI_CloseTransfer>

				/* Process Unlocked */
				__HAL_UNLOCK(hspi);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

				SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d78:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
				hspi->State = HAL_SPI_STATE_READY;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2201      	movs	r2, #1
 8001d86:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
				return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e04d      	b.n	8001e2a <LCD_SPI_TransmitBuffer+0x222>
	while (LCD_TxDataCount > 0UL)
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1b1      	bne.n	8001cf8 <LCD_SPI_TransmitBuffer+0xf0>
			}
		}
	}

	if (LCD_SPI_WaitOnFlagUntilTimeout(hspi, SPI_SR_TXC, RESET, tickstart, Timeout) != HAL_OK)
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	f7ff fd4b 	bl	800183c <LCD_SPI_WaitOnFlagUntilTimeout>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d007      	beq.n	8001dbc <LCD_SPI_TransmitBuffer+0x1b4>
	{
		SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001db2:	f043 0220 	orr.w	r2, r3, #32
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	SET_BIT((hspi)->Instance->CR1 , SPI_CR1_CSUSP); // 璇锋璧SPI浼杈
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001dca:	601a      	str	r2, [r3, #0]
	/* 绛寰SPI璧 */
	if (LCD_SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_SUSP, RESET, tickstart, Timeout) != HAL_OK)
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f7ff fd2f 	bl	800183c <LCD_SPI_WaitOnFlagUntilTimeout>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d007      	beq.n	8001df4 <LCD_SPI_TransmitBuffer+0x1ec>
	{
		SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001dea:	f043 0220 	orr.w	r2, r3, #32
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
	LCD_SPI_CloseTransfer(hspi);   /* Call standard close procedure with error check */
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f7ff fd4f 	bl	8001898 <LCD_SPI_CloseTransfer>

	SET_BIT((hspi)->Instance->IFCR , SPI_IFCR_SUSPC);  // 娓ゆ璧锋蹇浣
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	699a      	ldr	r2, [r3, #24]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e08:	619a      	str	r2, [r3, #24]


	/* Process Unlocked */
	__HAL_UNLOCK(hspi);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	hspi->State = HAL_SPI_STATE_READY;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

	if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <LCD_SPI_TransmitBuffer+0x220>
	{
		return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <LCD_SPI_TransmitBuffer+0x222>
	}
	return errorcode;
 8001e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3720      	adds	r7, #32
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	ffff0000 	.word	0xffff0000

08001e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001e3e:	f000 f953 	bl	80020e8 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001e42:	4b4f      	ldr	r3, [pc, #316]	; (8001f80 <main+0x148>)
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d11b      	bne.n	8001e86 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e4e:	f3bf 8f4f 	dsb	sy
}
 8001e52:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e54:	f3bf 8f6f 	isb	sy
}
 8001e58:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001e5a:	4b49      	ldr	r3, [pc, #292]	; (8001f80 <main+0x148>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001e62:	f3bf 8f4f 	dsb	sy
}
 8001e66:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e68:	f3bf 8f6f 	isb	sy
}
 8001e6c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001e6e:	4b44      	ldr	r3, [pc, #272]	; (8001f80 <main+0x148>)
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	4a43      	ldr	r2, [pc, #268]	; (8001f80 <main+0x148>)
 8001e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e78:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e7a:	f3bf 8f4f 	dsb	sy
}
 8001e7e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e80:	f3bf 8f6f 	isb	sy
}
 8001e84:	e000      	b.n	8001e88 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001e86:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001e88:	4b3d      	ldr	r3, [pc, #244]	; (8001f80 <main+0x148>)
 8001e8a:	695b      	ldr	r3, [r3, #20]
 8001e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d138      	bne.n	8001f06 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001e94:	4b3a      	ldr	r3, [pc, #232]	; (8001f80 <main+0x148>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001e9c:	f3bf 8f4f 	dsb	sy
}
 8001ea0:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001ea2:	4b37      	ldr	r3, [pc, #220]	; (8001f80 <main+0x148>)
 8001ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ea8:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	0b5b      	lsrs	r3, r3, #13
 8001eae:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001eb2:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	08db      	lsrs	r3, r3, #3
 8001eb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ebc:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	015a      	lsls	r2, r3, #5
 8001ec2:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001ec6:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001ecc:	492c      	ldr	r1, [pc, #176]	; (8001f80 <main+0x148>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	1e5a      	subs	r2, r3, #1
 8001ed8:	607a      	str	r2, [r7, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1ef      	bne.n	8001ebe <main+0x86>
    } while(sets-- != 0U);
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	1e5a      	subs	r2, r3, #1
 8001ee2:	60ba      	str	r2, [r7, #8]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d1e5      	bne.n	8001eb4 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ee8:	f3bf 8f4f 	dsb	sy
}
 8001eec:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001eee:	4b24      	ldr	r3, [pc, #144]	; (8001f80 <main+0x148>)
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	4a23      	ldr	r2, [pc, #140]	; (8001f80 <main+0x148>)
 8001ef4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ef8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001efa:	f3bf 8f4f 	dsb	sy
}
 8001efe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f00:	f3bf 8f6f 	isb	sy
}
 8001f04:	e000      	b.n	8001f08 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001f06:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f08:	f001 f816 	bl	8002f38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f0c:	f000 f83e 	bl	8001f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f10:	f7ff f916 	bl	8001140 <MX_GPIO_Init>
  MX_SPI5_Init();
 8001f14:	f000 fc68 	bl	80027e8 <MX_SPI5_Init>
  MX_USART1_UART_Init();
 8001f18:	f000 ff20 	bl	8002d5c <MX_USART1_UART_Init>
  MX_CRC_Init();
 8001f1c:	f7fe fdae 	bl	8000a7c <MX_CRC_Init>
  MX_DMA_Init();
 8001f20:	f7ff f8ee 	bl	8001100 <MX_DMA_Init>
  MX_DCMI_Init();
 8001f24:	f7fe fdee 	bl	8000b04 <MX_DCMI_Init>
  MX_QUADSPI_Init();
 8001f28:	f000 f910 	bl	800214c <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
    __HAL_DCMI_ENABLE_IT(&hdcmi, DCMI_IT_FRAME);
 8001f2c:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <main+0x14c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	4b14      	ldr	r3, [pc, #80]	; (8001f84 <main+0x14c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f042 0201 	orr.w	r2, r2, #1
 8001f3a:	60da      	str	r2, [r3, #12]
    SPI_LCD_Init();
 8001f3c:	f7ff fa26 	bl	800138c <SPI_LCD_Init>
    DCMI_OV5640_Init();   			 	// DCMI以及OV5640初始化
 8001f40:	f7fe ff1c 	bl	8000d7c <DCMI_OV5640_Init>
    OV5640_AF_Download_Firmware();
 8001f44:	f7ff f850 	bl	8000fe8 <OV5640_AF_Download_Firmware>
    OV5640_AF_Trigger_Constant();
 8001f48:	f7ff f898 	bl	800107c <OV5640_AF_Trigger_Constant>

    OV5640_DMA_Transmit_Continuous(Camera_Buffer, Display_BufferSize);  // 启动DMA连续传输
 8001f4c:	f248 3140 	movw	r1, #33600	; 0x8340
 8001f50:	f04f 5010 	mov.w	r0, #603979776	; 0x24000000
 8001f54:	f7fe ff4c 	bl	8000df0 <OV5640_DMA_Transmit_Continuous>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1) {
        if (OV5640_FrameState == 1)
 8001f58:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <main+0x150>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d1fa      	bne.n	8001f58 <main+0x120>
        {
            OV5640_FrameState = 0;
 8001f62:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <main+0x150>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	701a      	strb	r2, [r3, #0]
            LCD_CopyBuffer(0, 0, Display_Width, Display_Height, (uint16_t *) Camera_Buffer);    // 将图像数据复制到屏幕
 8001f68:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001f72:	22f0      	movs	r2, #240	; 0xf0
 8001f74:	2100      	movs	r1, #0
 8001f76:	2000      	movs	r0, #0
 8001f78:	f7ff fc1c 	bl	80017b4 <LCD_CopyBuffer>
        if (OV5640_FrameState == 1)
 8001f7c:	e7ec      	b.n	8001f58 <main+0x120>
 8001f7e:	bf00      	nop
 8001f80:	e000ed00 	.word	0xe000ed00
 8001f84:	20000228 	.word	0x20000228
 8001f88:	20000224 	.word	0x20000224

08001f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b09e      	sub	sp, #120	; 0x78
 8001f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f96:	224c      	movs	r2, #76	; 0x4c
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f009 f8dc 	bl	800b158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fa0:	f107 030c 	add.w	r3, r7, #12
 8001fa4:	2220      	movs	r2, #32
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f009 f8d5 	bl	800b158 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001fae:	2002      	movs	r0, #2
 8001fb0:	f004 ffaa 	bl	8006f08 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	4b48      	ldr	r3, [pc, #288]	; (80020dc <SystemClock_Config+0x150>)
 8001fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fbc:	4a47      	ldr	r2, [pc, #284]	; (80020dc <SystemClock_Config+0x150>)
 8001fbe:	f023 0301 	bic.w	r3, r3, #1
 8001fc2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001fc4:	4b45      	ldr	r3, [pc, #276]	; (80020dc <SystemClock_Config+0x150>)
 8001fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc8:	f003 0301 	and.w	r3, r3, #1
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	4b44      	ldr	r3, [pc, #272]	; (80020e0 <SystemClock_Config+0x154>)
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	4a43      	ldr	r2, [pc, #268]	; (80020e0 <SystemClock_Config+0x154>)
 8001fd4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fd8:	6193      	str	r3, [r2, #24]
 8001fda:	4b41      	ldr	r3, [pc, #260]	; (80020e0 <SystemClock_Config+0x154>)
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001fe6:	bf00      	nop
 8001fe8:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <SystemClock_Config+0x154>)
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001ff0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ff4:	d1f8      	bne.n	8001fe8 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff6:	4b3b      	ldr	r3, [pc, #236]	; (80020e4 <SystemClock_Config+0x158>)
 8001ff8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ffc:	4a39      	ldr	r2, [pc, #228]	; (80020e4 <SystemClock_Config+0x158>)
 8001ffe:	f043 0302 	orr.w	r3, r3, #2
 8002002:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002006:	4b37      	ldr	r3, [pc, #220]	; (80020e4 <SystemClock_Config+0x158>)
 8002008:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002014:	2300      	movs	r3, #0
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	4b31      	ldr	r3, [pc, #196]	; (80020e0 <SystemClock_Config+0x154>)
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	4a30      	ldr	r2, [pc, #192]	; (80020e0 <SystemClock_Config+0x154>)
 800201e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002022:	6193      	str	r3, [r2, #24]
 8002024:	4b2e      	ldr	r3, [pc, #184]	; (80020e0 <SystemClock_Config+0x154>)
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800202c:	603b      	str	r3, [r7, #0]
 800202e:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <SystemClock_Config+0x150>)
 8002030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002032:	4a2a      	ldr	r2, [pc, #168]	; (80020dc <SystemClock_Config+0x150>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	62d3      	str	r3, [r2, #44]	; 0x2c
 800203a:	4b28      	ldr	r3, [pc, #160]	; (80020dc <SystemClock_Config+0x150>)
 800203c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002046:	bf00      	nop
 8002048:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <SystemClock_Config+0x154>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002050:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002054:	d1f8      	bne.n	8002048 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002056:	2301      	movs	r3, #1
 8002058:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800205a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800205e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002060:	2302      	movs	r3, #2
 8002062:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002064:	2302      	movs	r3, #2
 8002066:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 8002068:	2305      	movs	r3, #5
 800206a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 800206c:	23c0      	movs	r3, #192	; 0xc0
 800206e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002070:	2302      	movs	r3, #2
 8002072:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002074:	2304      	movs	r3, #4
 8002076:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002078:	2302      	movs	r3, #2
 800207a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800207c:	2308      	movs	r3, #8
 800207e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002080:	2300      	movs	r3, #0
 8002082:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002088:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800208c:	4618      	mov	r0, r3
 800208e:	f005 f82f 	bl	80070f0 <HAL_RCC_OscConfig>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <SystemClock_Config+0x110>
  {
    Error_Handler();
 8002098:	f000 f853 	bl	8002142 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800209c:	233f      	movs	r3, #63	; 0x3f
 800209e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020a0:	2303      	movs	r3, #3
 80020a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80020a4:	2300      	movs	r3, #0
 80020a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80020a8:	2308      	movs	r3, #8
 80020aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80020ac:	2340      	movs	r3, #64	; 0x40
 80020ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80020b0:	2340      	movs	r3, #64	; 0x40
 80020b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80020b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80020ba:	2340      	movs	r3, #64	; 0x40
 80020bc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80020be:	f107 030c 	add.w	r3, r7, #12
 80020c2:	2104      	movs	r1, #4
 80020c4:	4618      	mov	r0, r3
 80020c6:	f005 fc41 	bl	800794c <HAL_RCC_ClockConfig>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <SystemClock_Config+0x148>
  {
    Error_Handler();
 80020d0:	f000 f837 	bl	8002142 <Error_Handler>
  }
}
 80020d4:	bf00      	nop
 80020d6:	3778      	adds	r7, #120	; 0x78
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	58000400 	.word	0x58000400
 80020e0:	58024800 	.word	0x58024800
 80020e4:	58024400 	.word	0x58024400

080020e8 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80020ee:	463b      	mov	r3, r7
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80020fa:	f001 f8ef 	bl	80032dc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80020fe:	2301      	movs	r3, #1
 8002100:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002102:	2300      	movs	r3, #0
 8002104:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8002106:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 800210a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 800210c:	2312      	movs	r3, #18
 800210e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8002110:	2300      	movs	r3, #0
 8002112:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002114:	2300      	movs	r3, #0
 8002116:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002118:	2303      	movs	r3, #3
 800211a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800211c:	2300      	movs	r3, #0
 800211e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002120:	2301      	movs	r3, #1
 8002122:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8002124:	2301      	movs	r3, #1
 8002126:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8002128:	2301      	movs	r3, #1
 800212a:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800212c:	463b      	mov	r3, r7
 800212e:	4618      	mov	r0, r3
 8002130:	f001 f90c 	bl	800334c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002134:	2004      	movs	r0, #4
 8002136:	f001 f8e9 	bl	800330c <HAL_MPU_Enable>

}
 800213a:	bf00      	nop
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002146:	b672      	cpsid	i
}
 8002148:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 800214a:	e7fe      	b.n	800214a <Error_Handler+0x8>

0800214c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8002150:	4b12      	ldr	r3, [pc, #72]	; (800219c <MX_QUADSPI_Init+0x50>)
 8002152:	4a13      	ldr	r2, [pc, #76]	; (80021a0 <MX_QUADSPI_Init+0x54>)
 8002154:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8002156:	4b11      	ldr	r3, [pc, #68]	; (800219c <MX_QUADSPI_Init+0x50>)
 8002158:	2201      	movs	r2, #1
 800215a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 32;
 800215c:	4b0f      	ldr	r3, [pc, #60]	; (800219c <MX_QUADSPI_Init+0x50>)
 800215e:	2220      	movs	r2, #32
 8002160:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8002162:	4b0e      	ldr	r3, [pc, #56]	; (800219c <MX_QUADSPI_Init+0x50>)
 8002164:	2210      	movs	r2, #16
 8002166:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 22;
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <MX_QUADSPI_Init+0x50>)
 800216a:	2216      	movs	r2, #22
 800216c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800216e:	4b0b      	ldr	r3, [pc, #44]	; (800219c <MX_QUADSPI_Init+0x50>)
 8002170:	2200      	movs	r2, #0
 8002172:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_3;
 8002174:	4b09      	ldr	r3, [pc, #36]	; (800219c <MX_QUADSPI_Init+0x50>)
 8002176:	2201      	movs	r2, #1
 8002178:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800217a:	4b08      	ldr	r3, [pc, #32]	; (800219c <MX_QUADSPI_Init+0x50>)
 800217c:	2200      	movs	r2, #0
 800217e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <MX_QUADSPI_Init+0x50>)
 8002182:	2200      	movs	r2, #0
 8002184:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002186:	4805      	ldr	r0, [pc, #20]	; (800219c <MX_QUADSPI_Init+0x50>)
 8002188:	f004 fef8 	bl	8006f7c <HAL_QSPI_Init>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8002192:	f7ff ffd6 	bl	8002142 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	20000320 	.word	0x20000320
 80021a0:	52005000 	.word	0x52005000

080021a4 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b0ba      	sub	sp, #232	; 0xe8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021bc:	f107 0318 	add.w	r3, r7, #24
 80021c0:	22bc      	movs	r2, #188	; 0xbc
 80021c2:	2100      	movs	r1, #0
 80021c4:	4618      	mov	r0, r3
 80021c6:	f008 ffc7 	bl	800b158 <memset>
  if(qspiHandle->Instance==QUADSPI)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a42      	ldr	r2, [pc, #264]	; (80022d8 <HAL_QSPI_MspInit+0x134>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d17c      	bne.n	80022ce <HAL_QSPI_MspInit+0x12a>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80021d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 80021da:	2300      	movs	r3, #0
 80021dc:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021de:	f107 0318 	add.w	r3, r7, #24
 80021e2:	4618      	mov	r0, r3
 80021e4:	f005 ff3e 	bl	8008064 <HAL_RCCEx_PeriphCLKConfig>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <HAL_QSPI_MspInit+0x4e>
    {
      Error_Handler();
 80021ee:	f7ff ffa8 	bl	8002142 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80021f2:	4b3a      	ldr	r3, [pc, #232]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 80021f4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80021f8:	4a38      	ldr	r2, [pc, #224]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 80021fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021fe:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8002202:	4b36      	ldr	r3, [pc, #216]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 8002204:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002208:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002210:	4b32      	ldr	r3, [pc, #200]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 8002212:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002216:	4a31      	ldr	r2, [pc, #196]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 8002218:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800221c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002220:	4b2e      	ldr	r3, [pc, #184]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 8002222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800222e:	4b2b      	ldr	r3, [pc, #172]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 8002230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002234:	4a29      	ldr	r2, [pc, #164]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 8002236:	f043 0320 	orr.w	r3, r3, #32
 800223a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800223e:	4b27      	ldr	r3, [pc, #156]	; (80022dc <HAL_QSPI_MspInit+0x138>)
 8002240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002244:	f003 0320 	and.w	r3, r3, #32
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	68fb      	ldr	r3, [r7, #12]
    PF7     ------> QUADSPI_BK1_IO2
    PF8     ------> QUADSPI_BK1_IO0
    PF10     ------> QUADSPI_CLK
    PF9     ------> QUADSPI_BK1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800224c:	2340      	movs	r3, #64	; 0x40
 800224e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225e:	2300      	movs	r3, #0
 8002260:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002264:	230a      	movs	r3, #10
 8002266:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800226a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800226e:	4619      	mov	r1, r3
 8002270:	481b      	ldr	r0, [pc, #108]	; (80022e0 <HAL_QSPI_MspInit+0x13c>)
 8002272:	f004 fc67 	bl	8006b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8002276:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800227a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227e:	2302      	movs	r3, #2
 8002280:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228a:	2300      	movs	r3, #0
 800228c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002290:	2309      	movs	r3, #9
 8002292:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002296:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800229a:	4619      	mov	r1, r3
 800229c:	4811      	ldr	r0, [pc, #68]	; (80022e4 <HAL_QSPI_MspInit+0x140>)
 800229e:	f004 fc51 	bl	8006b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022aa:	2302      	movs	r3, #2
 80022ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b6:	2300      	movs	r3, #0
 80022b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80022bc:	230a      	movs	r3, #10
 80022be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80022c2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80022c6:	4619      	mov	r1, r3
 80022c8:	4806      	ldr	r0, [pc, #24]	; (80022e4 <HAL_QSPI_MspInit+0x140>)
 80022ca:	f004 fc3b 	bl	8006b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80022ce:	bf00      	nop
 80022d0:	37e8      	adds	r7, #232	; 0xe8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	52005000 	.word	0x52005000
 80022dc:	58024400 	.word	0x58024400
 80022e0:	58021800 	.word	0x58021800
 80022e4:	58021400 	.word	0x58021400

080022e8 <SCCB_GPIO_Config>:
*	芥板: 濮IICGPIO,ㄦ借
*	璇    : 变IIC淇￠搴涓楂锛杩IOｉ搴缃涓2M冲
******************************************************************************************/

void SCCB_GPIO_Config (void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ee:	f107 030c 	add.w	r3, r7, #12
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	60da      	str	r2, [r3, #12]
 80022fc:	611a      	str	r2, [r3, #16]

	SCCB_SCL_CLK_ENABLE;	//濮IOｆ堕
 80022fe:	4b25      	ldr	r3, [pc, #148]	; (8002394 <SCCB_GPIO_Config+0xac>)
 8002300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002304:	4a23      	ldr	r2, [pc, #140]	; (8002394 <SCCB_GPIO_Config+0xac>)
 8002306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800230a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800230e:	4b21      	ldr	r3, [pc, #132]	; (8002394 <SCCB_GPIO_Config+0xac>)
 8002310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	68bb      	ldr	r3, [r7, #8]
	SCCB_SDA_CLK_ENABLE;
 800231c:	4b1d      	ldr	r3, [pc, #116]	; (8002394 <SCCB_GPIO_Config+0xac>)
 800231e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002322:	4a1c      	ldr	r2, [pc, #112]	; (8002394 <SCCB_GPIO_Config+0xac>)
 8002324:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002328:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800232c:	4b19      	ldr	r3, [pc, #100]	; (8002394 <SCCB_GPIO_Config+0xac>)
 800232e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002336:	607b      	str	r3, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]


	GPIO_InitStruct.Pin 			= SCCB_SCL_PIN;				   // SCL寮
 800233a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800233e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode 		= GPIO_MODE_OUTPUT_OD;			// 寮婕杈
 8002340:	2311      	movs	r3, #17
 8002342:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;						// 涓甯涓涓
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;			// 搴绛绾
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(SCCB_SCL_PORT, &GPIO_InitStruct);
 800234c:	f107 030c 	add.w	r3, r7, #12
 8002350:	4619      	mov	r1, r3
 8002352:	4811      	ldr	r0, [pc, #68]	; (8002398 <SCCB_GPIO_Config+0xb0>)
 8002354:	f004 fbf6 	bl	8006b44 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin 			= SCCB_SDA_PIN;				// SDA寮
 8002358:	f44f 7300 	mov.w	r3, #512	; 0x200
 800235c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(SCCB_SDA_PORT, &GPIO_InitStruct);
 800235e:	f107 030c 	add.w	r3, r7, #12
 8002362:	4619      	mov	r1, r3
 8002364:	480c      	ldr	r0, [pc, #48]	; (8002398 <SCCB_GPIO_Config+0xb0>)
 8002366:	f004 fbed 	bl	8006b44 <HAL_GPIO_Init>

	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;      			// ㄦ借
 800236a:	2301      	movs	r3, #1
 800236c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull  = GPIO_PULLUP;		 					// 涓
 800236e:	2301      	movs	r3, #1
 8002370:	617b      	str	r3, [r7, #20]

	HAL_GPIO_WritePin(SCCB_SCL_PORT, SCCB_SCL_PIN, GPIO_PIN_SET);		// SCL杈洪靛钩
 8002372:	2201      	movs	r2, #1
 8002374:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002378:	4807      	ldr	r0, [pc, #28]	; (8002398 <SCCB_GPIO_Config+0xb0>)
 800237a:	f004 fdab 	bl	8006ed4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCCB_SDA_PORT, SCCB_SDA_PIN, GPIO_PIN_SET);    // SDA杈洪靛钩
 800237e:	2201      	movs	r2, #1
 8002380:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002384:	4804      	ldr	r0, [pc, #16]	; (8002398 <SCCB_GPIO_Config+0xb0>)
 8002386:	f004 fda5 	bl	8006ed4 <HAL_GPIO_WritePin>

}
 800238a:	bf00      	nop
 800238c:	3720      	adds	r7, #32
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	58024400 	.word	0x58024400
 8002398:	58022000 	.word	0x58022000

0800239c <SCCB_Delay>:
*	芥板: 绠寤舵跺芥
*	璇    : 涓轰绉绘绠渚挎т瀵瑰欢剁簿搴瑕姹涓楂锛浠ヤ瑕浣跨ㄥ跺ㄥ寤舵
******************************************************************************************/

void SCCB_Delay(uint32_t a)
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
	volatile uint16_t i;
	while (a --)
 80023a4:	e00b      	b.n	80023be <SCCB_Delay+0x22>
	{
		for (i = 0; i < 6; i++);
 80023a6:	2300      	movs	r3, #0
 80023a8:	81fb      	strh	r3, [r7, #14]
 80023aa:	e004      	b.n	80023b6 <SCCB_Delay+0x1a>
 80023ac:	89fb      	ldrh	r3, [r7, #14]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	3301      	adds	r3, #1
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	81fb      	strh	r3, [r7, #14]
 80023b6:	89fb      	ldrh	r3, [r7, #14]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	2b05      	cmp	r3, #5
 80023bc:	d9f6      	bls.n	80023ac <SCCB_Delay+0x10>
	while (a --)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	1e5a      	subs	r2, r3, #1
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1ee      	bne.n	80023a6 <SCCB_Delay+0xa>
	}
}
 80023c8:	bf00      	nop
 80023ca:	bf00      	nop
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
	...

080023d8 <SCCB_Start>:
*	芥板: IIC璧峰淇″
*	璇    : SCL澶浜楂靛钩达SDA遍颁璺冲涓鸿捣濮淇″
******************************************************************************************/

void SCCB_Start(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
	SCCB_SDA(1);
 80023dc:	2201      	movs	r2, #1
 80023de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023e2:	4810      	ldr	r0, [pc, #64]	; (8002424 <SCCB_Start+0x4c>)
 80023e4:	f004 fd76 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_SCL(1);
 80023e8:	2201      	movs	r2, #1
 80023ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023ee:	480d      	ldr	r0, [pc, #52]	; (8002424 <SCCB_Start+0x4c>)
 80023f0:	f004 fd70 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 80023f4:	2008      	movs	r0, #8
 80023f6:	f7ff ffd1 	bl	800239c <SCCB_Delay>

	SCCB_SDA(0);
 80023fa:	2200      	movs	r2, #0
 80023fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002400:	4808      	ldr	r0, [pc, #32]	; (8002424 <SCCB_Start+0x4c>)
 8002402:	f004 fd67 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 8002406:	2008      	movs	r0, #8
 8002408:	f7ff ffc8 	bl	800239c <SCCB_Delay>
	SCCB_SCL(0);
 800240c:	2200      	movs	r2, #0
 800240e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002412:	4804      	ldr	r0, [pc, #16]	; (8002424 <SCCB_Start+0x4c>)
 8002414:	f004 fd5e 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 8002418:	2008      	movs	r0, #8
 800241a:	f7ff ffbf 	bl	800239c <SCCB_Delay>
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	58022000 	.word	0x58022000

08002428 <SCCB_Stop>:
*	芥板: IIC姝淇″
*	璇    : SCL澶浜楂靛钩达SDA变伴璺冲涓鸿捣濮淇″
******************************************************************************************/

void SCCB_Stop(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	SCCB_SCL(0);
 800242c:	2200      	movs	r2, #0
 800242e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002432:	4811      	ldr	r0, [pc, #68]	; (8002478 <SCCB_Stop+0x50>)
 8002434:	f004 fd4e 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 8002438:	2008      	movs	r0, #8
 800243a:	f7ff ffaf 	bl	800239c <SCCB_Delay>
	SCCB_SDA(0);
 800243e:	2200      	movs	r2, #0
 8002440:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002444:	480c      	ldr	r0, [pc, #48]	; (8002478 <SCCB_Stop+0x50>)
 8002446:	f004 fd45 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 800244a:	2008      	movs	r0, #8
 800244c:	f7ff ffa6 	bl	800239c <SCCB_Delay>

	SCCB_SCL(1);
 8002450:	2201      	movs	r2, #1
 8002452:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002456:	4808      	ldr	r0, [pc, #32]	; (8002478 <SCCB_Stop+0x50>)
 8002458:	f004 fd3c 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 800245c:	2008      	movs	r0, #8
 800245e:	f7ff ff9d 	bl	800239c <SCCB_Delay>
	SCCB_SDA(1);
 8002462:	2201      	movs	r2, #1
 8002464:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002468:	4803      	ldr	r0, [pc, #12]	; (8002478 <SCCB_Stop+0x50>)
 800246a:	f004 fd33 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 800246e:	2008      	movs	r0, #8
 8002470:	f7ff ff94 	bl	800239c <SCCB_Delay>
}
 8002474:	bf00      	nop
 8002476:	bd80      	pop	{r7, pc}
 8002478:	58022000 	.word	0x58022000

0800247c <SCCB_ACK>:
*	芥板: IIC搴绛淇″
*	璇    : SCL涓洪靛钩达SDA寮杈轰负浣靛钩锛浜х搴绛淇″
******************************************************************************************/

void SCCB_ACK(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
	SCCB_SCL(0);
 8002480:	2200      	movs	r2, #0
 8002482:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002486:	4814      	ldr	r0, [pc, #80]	; (80024d8 <SCCB_ACK+0x5c>)
 8002488:	f004 fd24 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 800248c:	2008      	movs	r0, #8
 800248e:	f7ff ff85 	bl	800239c <SCCB_Delay>
	SCCB_SDA(0);
 8002492:	2200      	movs	r2, #0
 8002494:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002498:	480f      	ldr	r0, [pc, #60]	; (80024d8 <SCCB_ACK+0x5c>)
 800249a:	f004 fd1b 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 800249e:	2008      	movs	r0, #8
 80024a0:	f7ff ff7c 	bl	800239c <SCCB_Delay>
	SCCB_SCL(1);
 80024a4:	2201      	movs	r2, #1
 80024a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024aa:	480b      	ldr	r0, [pc, #44]	; (80024d8 <SCCB_ACK+0x5c>)
 80024ac:	f004 fd12 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 80024b0:	2008      	movs	r0, #8
 80024b2:	f7ff ff73 	bl	800239c <SCCB_Delay>

	SCCB_SCL(0);		// SCL杈轰讹SDA搴绔虫楂锛炬荤嚎
 80024b6:	2200      	movs	r2, #0
 80024b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024bc:	4806      	ldr	r0, [pc, #24]	; (80024d8 <SCCB_ACK+0x5c>)
 80024be:	f004 fd09 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_SDA(1);
 80024c2:	2201      	movs	r2, #1
 80024c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024c8:	4803      	ldr	r0, [pc, #12]	; (80024d8 <SCCB_ACK+0x5c>)
 80024ca:	f004 fd03 	bl	8006ed4 <HAL_GPIO_WritePin>

	SCCB_Delay(SCCB_DelayVaule);
 80024ce:	2008      	movs	r0, #8
 80024d0:	f7ff ff64 	bl	800239c <SCCB_Delay>

}
 80024d4:	bf00      	nop
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	58022000 	.word	0x58022000

080024dc <SCCB_NoACK>:
*	芥板: IIC搴绛淇″
*	璇    : SCL涓洪靛钩达SDA寮涓洪靛钩锛浜х搴绛淇″
******************************************************************************************/

void SCCB_NoACK(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
	SCCB_SCL(0);
 80024e0:	2200      	movs	r2, #0
 80024e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024e6:	4811      	ldr	r0, [pc, #68]	; (800252c <SCCB_NoACK+0x50>)
 80024e8:	f004 fcf4 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 80024ec:	2008      	movs	r0, #8
 80024ee:	f7ff ff55 	bl	800239c <SCCB_Delay>
	SCCB_SDA(1);
 80024f2:	2201      	movs	r2, #1
 80024f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024f8:	480c      	ldr	r0, [pc, #48]	; (800252c <SCCB_NoACK+0x50>)
 80024fa:	f004 fceb 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 80024fe:	2008      	movs	r0, #8
 8002500:	f7ff ff4c 	bl	800239c <SCCB_Delay>
	SCCB_SCL(1);
 8002504:	2201      	movs	r2, #1
 8002506:	f44f 7180 	mov.w	r1, #256	; 0x100
 800250a:	4808      	ldr	r0, [pc, #32]	; (800252c <SCCB_NoACK+0x50>)
 800250c:	f004 fce2 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 8002510:	2008      	movs	r0, #8
 8002512:	f7ff ff43 	bl	800239c <SCCB_Delay>

	SCCB_SCL(0);
 8002516:	2200      	movs	r2, #0
 8002518:	f44f 7180 	mov.w	r1, #256	; 0x100
 800251c:	4803      	ldr	r0, [pc, #12]	; (800252c <SCCB_NoACK+0x50>)
 800251e:	f004 fcd9 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 8002522:	2008      	movs	r0, #8
 8002524:	f7ff ff3a 	bl	800239c <SCCB_Delay>
}
 8002528:	bf00      	nop
 800252a:	bd80      	pop	{r7, pc}
 800252c:	58022000 	.word	0x58022000

08002530 <SCCB_WaitACK>:
*	芥板: 绛寰ユ惰惧哄绛淇″
*	璇    : SCL涓洪靛钩达ユ娴SDA寮涓轰靛钩锛ユ惰惧搴姝ｅ父
******************************************************************************************/

uint8_t SCCB_WaitACK(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
	SCCB_SDA(1);
 8002534:	2201      	movs	r2, #1
 8002536:	f44f 7100 	mov.w	r1, #512	; 0x200
 800253a:	4817      	ldr	r0, [pc, #92]	; (8002598 <SCCB_WaitACK+0x68>)
 800253c:	f004 fcca 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 8002540:	2008      	movs	r0, #8
 8002542:	f7ff ff2b 	bl	800239c <SCCB_Delay>
	SCCB_SCL(1);
 8002546:	2201      	movs	r2, #1
 8002548:	f44f 7180 	mov.w	r1, #256	; 0x100
 800254c:	4812      	ldr	r0, [pc, #72]	; (8002598 <SCCB_WaitACK+0x68>)
 800254e:	f004 fcc1 	bl	8006ed4 <HAL_GPIO_WritePin>
	SCCB_Delay(SCCB_DelayVaule);
 8002552:	2008      	movs	r0, #8
 8002554:	f7ff ff22 	bl	800239c <SCCB_Delay>

	if( HAL_GPIO_ReadPin(SCCB_SDA_PORT,SCCB_SDA_PIN) != 0) //ゆ璁惧哄搴
 8002558:	f44f 7100 	mov.w	r1, #512	; 0x200
 800255c:	480e      	ldr	r0, [pc, #56]	; (8002598 <SCCB_WaitACK+0x68>)
 800255e:	f004 fca1 	bl	8006ea4 <HAL_GPIO_ReadPin>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d00a      	beq.n	800257e <SCCB_WaitACK+0x4e>
	{
		SCCB_SCL(0);
 8002568:	2200      	movs	r2, #0
 800256a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800256e:	480a      	ldr	r0, [pc, #40]	; (8002598 <SCCB_WaitACK+0x68>)
 8002570:	f004 fcb0 	bl	8006ed4 <HAL_GPIO_WritePin>
		SCCB_Delay( SCCB_DelayVaule );
 8002574:	2008      	movs	r0, #8
 8002576:	f7ff ff11 	bl	800239c <SCCB_Delay>
		return ACK_ERR;	//搴绛
 800257a:	2300      	movs	r3, #0
 800257c:	e009      	b.n	8002592 <SCCB_WaitACK+0x62>
	}
	else
	{
		SCCB_SCL(0);
 800257e:	2200      	movs	r2, #0
 8002580:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002584:	4804      	ldr	r0, [pc, #16]	; (8002598 <SCCB_WaitACK+0x68>)
 8002586:	f004 fca5 	bl	8006ed4 <HAL_GPIO_WritePin>
		SCCB_Delay( SCCB_DelayVaule );
 800258a:	2008      	movs	r0, #8
 800258c:	f7ff ff06 	bl	800239c <SCCB_Delay>
		return ACK_OK;	//搴绛姝ｅ父
 8002590:	2301      	movs	r3, #1
	}
}
 8002592:	4618      	mov	r0, r3
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	58022000 	.word	0x58022000

0800259c <SCCB_WriteByte>:
*	芥板:	涓瀛版
*	璇    :   楂浣ㄥ
******************************************************************************************/

uint8_t SCCB_WriteByte(uint8_t IIC_Data)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	71fb      	strb	r3, [r7, #7]
	uint8_t i;

	for (i = 0; i < 8; i++)
 80025a6:	2300      	movs	r3, #0
 80025a8:	73fb      	strb	r3, [r7, #15]
 80025aa:	e031      	b.n	8002610 <SCCB_WriteByte+0x74>
	{
		SCCB_SDA(IIC_Data & 0x80);
 80025ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	da06      	bge.n	80025c2 <SCCB_WriteByte+0x26>
 80025b4:	2201      	movs	r2, #1
 80025b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025ba:	481a      	ldr	r0, [pc, #104]	; (8002624 <SCCB_WriteByte+0x88>)
 80025bc:	f004 fc8a 	bl	8006ed4 <HAL_GPIO_WritePin>
 80025c0:	e005      	b.n	80025ce <SCCB_WriteByte+0x32>
 80025c2:	2200      	movs	r2, #0
 80025c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025c8:	4816      	ldr	r0, [pc, #88]	; (8002624 <SCCB_WriteByte+0x88>)
 80025ca:	f004 fc83 	bl	8006ed4 <HAL_GPIO_WritePin>

		SCCB_Delay( SCCB_DelayVaule );
 80025ce:	2008      	movs	r0, #8
 80025d0:	f7ff fee4 	bl	800239c <SCCB_Delay>
		SCCB_SCL(1);
 80025d4:	2201      	movs	r2, #1
 80025d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025da:	4812      	ldr	r0, [pc, #72]	; (8002624 <SCCB_WriteByte+0x88>)
 80025dc:	f004 fc7a 	bl	8006ed4 <HAL_GPIO_WritePin>
		SCCB_Delay( SCCB_DelayVaule );
 80025e0:	2008      	movs	r0, #8
 80025e2:	f7ff fedb 	bl	800239c <SCCB_Delay>
		SCCB_SCL(0);
 80025e6:	2200      	movs	r2, #0
 80025e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025ec:	480d      	ldr	r0, [pc, #52]	; (8002624 <SCCB_WriteByte+0x88>)
 80025ee:	f004 fc71 	bl	8006ed4 <HAL_GPIO_WritePin>
		if(i == 7)
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
 80025f4:	2b07      	cmp	r3, #7
 80025f6:	d105      	bne.n	8002604 <SCCB_WriteByte+0x68>
		{
			SCCB_SDA(1);
 80025f8:	2201      	movs	r2, #1
 80025fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025fe:	4809      	ldr	r0, [pc, #36]	; (8002624 <SCCB_WriteByte+0x88>)
 8002600:	f004 fc68 	bl	8006ed4 <HAL_GPIO_WritePin>
		}
		IIC_Data <<= 1;
 8002604:	79fb      	ldrb	r3, [r7, #7]
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 800260a:	7bfb      	ldrb	r3, [r7, #15]
 800260c:	3301      	adds	r3, #1
 800260e:	73fb      	strb	r3, [r7, #15]
 8002610:	7bfb      	ldrb	r3, [r7, #15]
 8002612:	2b07      	cmp	r3, #7
 8002614:	d9ca      	bls.n	80025ac <SCCB_WriteByte+0x10>
	}

	return SCCB_WaitACK(); //绛寰璁惧搴
 8002616:	f7ff ff8b 	bl	8002530 <SCCB_WaitACK>
 800261a:	4603      	mov	r3, r0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3710      	adds	r7, #16
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	58022000 	.word	0x58022000

08002628 <SCCB_ReadByte>:
*	璇    :   1.楂浣ㄥ
*				   2.搴ㄤ富烘ユ舵涓瀛版跺搴绛淇″
******************************************************************************************/

uint8_t SCCB_ReadByte(uint8_t ACK_Mode)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	71fb      	strb	r3, [r7, #7]
	uint8_t IIC_Data = 0;
 8002632:	2300      	movs	r3, #0
 8002634:	73fb      	strb	r3, [r7, #15]
	uint8_t i = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < 8; i++)
 800263a:	2300      	movs	r3, #0
 800263c:	73bb      	strb	r3, [r7, #14]
 800263e:	e025      	b.n	800268c <SCCB_ReadByte+0x64>
	{
		IIC_Data <<= 1;
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	73fb      	strb	r3, [r7, #15]
		
		SCCB_SCL(1);
 8002646:	2201      	movs	r2, #1
 8002648:	f44f 7180 	mov.w	r1, #256	; 0x100
 800264c:	4817      	ldr	r0, [pc, #92]	; (80026ac <SCCB_ReadByte+0x84>)
 800264e:	f004 fc41 	bl	8006ed4 <HAL_GPIO_WritePin>
		SCCB_Delay( SCCB_DelayVaule );
 8002652:	2008      	movs	r0, #8
 8002654:	f7ff fea2 	bl	800239c <SCCB_Delay>
		IIC_Data |= (HAL_GPIO_ReadPin(SCCB_SDA_PORT,SCCB_SDA_PIN) & 0x01);
 8002658:	f44f 7100 	mov.w	r1, #512	; 0x200
 800265c:	4813      	ldr	r0, [pc, #76]	; (80026ac <SCCB_ReadByte+0x84>)
 800265e:	f004 fc21 	bl	8006ea4 <HAL_GPIO_ReadPin>
 8002662:	4603      	mov	r3, r0
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	b25a      	sxtb	r2, r3
 800266a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800266e:	4313      	orrs	r3, r2
 8002670:	b25b      	sxtb	r3, r3
 8002672:	73fb      	strb	r3, [r7, #15]
		SCCB_SCL(0);
 8002674:	2200      	movs	r2, #0
 8002676:	f44f 7180 	mov.w	r1, #256	; 0x100
 800267a:	480c      	ldr	r0, [pc, #48]	; (80026ac <SCCB_ReadByte+0x84>)
 800267c:	f004 fc2a 	bl	8006ed4 <HAL_GPIO_WritePin>
		SCCB_Delay( SCCB_DelayVaule );
 8002680:	2008      	movs	r0, #8
 8002682:	f7ff fe8b 	bl	800239c <SCCB_Delay>
	for (i = 0; i < 8; i++)
 8002686:	7bbb      	ldrb	r3, [r7, #14]
 8002688:	3301      	adds	r3, #1
 800268a:	73bb      	strb	r3, [r7, #14]
 800268c:	7bbb      	ldrb	r3, [r7, #14]
 800268e:	2b07      	cmp	r3, #7
 8002690:	d9d6      	bls.n	8002640 <SCCB_ReadByte+0x18>
	}

	if ( ACK_Mode == 1 )				//	搴绛淇″
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d102      	bne.n	800269e <SCCB_ReadByte+0x76>
		SCCB_ACK();
 8002698:	f7ff fef0 	bl	800247c <SCCB_ACK>
 800269c:	e001      	b.n	80026a2 <SCCB_ReadByte+0x7a>
	else
		SCCB_NoACK();		 	// 搴绛淇″
 800269e:	f7ff ff1d 	bl	80024dc <SCCB_NoACK>

	return IIC_Data;
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3710      	adds	r7, #16
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	58022000 	.word	0x58022000

080026b0 <SCCB_WriteHandle_16Bit>:
*
*	芥板:	瀵规瀹瀵瀛(16浣板)ц浣锛OV5640ㄥ
************************************************************************************************************************************/

uint8_t SCCB_WriteHandle_16Bit (uint16_t addr)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	80fb      	strh	r3, [r7, #6]
	uint8_t status;		// 舵蹇浣

	SCCB_Start();	// IIC淇
 80026ba:	f7ff fe8d 	bl	80023d8 <SCCB_Start>
	if( SCCB_WriteByte(OV5640_DEVICE_ADDRESS) == ACK_OK ) //版浠
 80026be:	2078      	movs	r0, #120	; 0x78
 80026c0:	f7ff ff6c 	bl	800259c <SCCB_WriteByte>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d113      	bne.n	80026f2 <SCCB_WriteHandle_16Bit+0x42>
	{
		if( SCCB_WriteByte((uint8_t)(addr >> 8)) == ACK_OK ) //16浣板
 80026ca:	88fb      	ldrh	r3, [r7, #6]
 80026cc:	0a1b      	lsrs	r3, r3, #8
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff ff62 	bl	800259c <SCCB_WriteByte>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d109      	bne.n	80026f2 <SCCB_WriteHandle_16Bit+0x42>
		{
			if( SCCB_WriteByte((uint8_t)(addr)) != ACK_OK )
 80026de:	88fb      	ldrh	r3, [r7, #6]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff ff5a 	bl	800259c <SCCB_WriteByte>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d001      	beq.n	80026f2 <SCCB_WriteHandle_16Bit+0x42>
			{
				status = ERROR;	// 浣澶辫触
 80026ee:	2301      	movs	r3, #1
 80026f0:	73fb      	strb	r3, [r7, #15]
			}
		}
	}
	status = SUCCESS;	// 浣
 80026f2:	2300      	movs	r3, #0
 80026f4:	73fb      	strb	r3, [r7, #15]
	return status;
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3710      	adds	r7, #16
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <SCCB_WriteReg_16Bit>:
*
*	芥板:	瀵规瀹瀵瀛(16浣板)涓瀛版锛OV5640ㄥ
************************************************************************************************************************************/

uint8_t SCCB_WriteReg_16Bit(uint16_t addr,uint8_t value)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	460a      	mov	r2, r1
 800270a:	80fb      	strh	r3, [r7, #6]
 800270c:	4613      	mov	r3, r2
 800270e:	717b      	strb	r3, [r7, #5]
	uint8_t status;

	SCCB_Start(); //IIC璁
 8002710:	f7ff fe62 	bl	80023d8 <SCCB_Start>

	if( SCCB_WriteHandle_16Bit(addr) == SUCCESS)	//ヨ浣瀵瀛
 8002714:	88fb      	ldrh	r3, [r7, #6]
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff ffca 	bl	80026b0 <SCCB_WriteHandle_16Bit>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d108      	bne.n	8002734 <SCCB_WriteReg_16Bit+0x34>
	{
		if (SCCB_WriteByte(value) != ACK_OK) //版
 8002722:	797b      	ldrb	r3, [r7, #5]
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff39 	bl	800259c <SCCB_WriteByte>
 800272a:	4603      	mov	r3, r0
 800272c:	2b01      	cmp	r3, #1
 800272e:	d001      	beq.n	8002734 <SCCB_WriteReg_16Bit+0x34>
		{
			status = ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	73fb      	strb	r3, [r7, #15]
		}
	}
	SCCB_Stop(); // 姝㈤璁
 8002734:	f7ff fe78 	bl	8002428 <SCCB_Stop>

	status = SUCCESS;	// ユ
 8002738:	2300      	movs	r3, #0
 800273a:	73fb      	strb	r3, [r7, #15]
	return status;
 800273c:	7bfb      	ldrb	r3, [r7, #15]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <SCCB_ReadReg_16Bit>:
*
*	芥板:	瀵规瀹瀵瀛(16浣板)璇诲涓瀛版锛OV5640ㄥ
************************************************************************************************************************************/

uint8_t SCCB_ReadReg_16Bit (uint16_t addr)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b084      	sub	sp, #16
 800274a:	af00      	add	r7, sp, #0
 800274c:	4603      	mov	r3, r0
 800274e:	80fb      	strh	r3, [r7, #6]
   uint8_t value = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	73fb      	strb	r3, [r7, #15]

	SCCB_Start();		// IIC淇
 8002754:	f7ff fe40 	bl	80023d8 <SCCB_Start>

	if( SCCB_WriteHandle_16Bit(addr) == SUCCESS) //ヨ浣瀵瀛
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff ffa8 	bl	80026b0 <SCCB_WriteHandle_16Bit>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d110      	bne.n	8002788 <SCCB_ReadReg_16Bit+0x42>
	{
      SCCB_Stop();	// 姝IIC淇
 8002766:	f7ff fe5f 	bl	8002428 <SCCB_Stop>
		SCCB_Start(); //板IIC璁
 800276a:	f7ff fe35 	bl	80023d8 <SCCB_Start>

		if (SCCB_WriteByte(OV5640_DEVICE_ADDRESS|0X01) == ACK_OK)	// 璇诲戒护
 800276e:	2079      	movs	r0, #121	; 0x79
 8002770:	f7ff ff14 	bl	800259c <SCCB_WriteByte>
 8002774:	4603      	mov	r3, r0
 8002776:	2b01      	cmp	r3, #1
 8002778:	d104      	bne.n	8002784 <SCCB_ReadReg_16Bit+0x3e>
		{
			value = SCCB_ReadByte(0);	// 璇诲版涓涓版跺 搴绛淇″
 800277a:	2000      	movs	r0, #0
 800277c:	f7ff ff54 	bl	8002628 <SCCB_ReadByte>
 8002780:	4603      	mov	r3, r0
 8002782:	73fb      	strb	r3, [r7, #15]
		}
		SCCB_Stop();	// 姝IIC淇
 8002784:	f7ff fe50 	bl	8002428 <SCCB_Stop>

	}

	return value;
 8002788:	7bfb      	ldrb	r3, [r7, #15]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <SCCB_WriteBuffer_16Bit>:
*
*	芥板:	瀵规瀹瀵瀛(16浣板)归版锛OV5640 ヨㄥ圭轰欢剁ㄥ
************************************************************************************************************************************/

uint8_t SCCB_WriteBuffer_16Bit(uint16_t addr,uint8_t *pData, uint32_t size)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b086      	sub	sp, #24
 8002796:	af00      	add	r7, sp, #0
 8002798:	4603      	mov	r3, r0
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	607a      	str	r2, [r7, #4]
 800279e:	81fb      	strh	r3, [r7, #14]
	uint8_t status;
	uint32_t i;

	SCCB_Start(); //IIC璁
 80027a0:	f7ff fe1a 	bl	80023d8 <SCCB_Start>

	if( SCCB_WriteHandle_16Bit(addr) == SUCCESS)	//ヨ浣瀵瀛
 80027a4:	89fb      	ldrh	r3, [r7, #14]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff ff82 	bl	80026b0 <SCCB_WriteHandle_16Bit>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d111      	bne.n	80027d6 <SCCB_WriteBuffer_16Bit+0x44>
	{
		for(i=0;i<size;i++)
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	e00a      	b.n	80027ce <SCCB_WriteBuffer_16Bit+0x3c>
		{
			SCCB_WriteByte(*pData);//版
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff feed 	bl	800259c <SCCB_WriteByte>
			pData++;
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	3301      	adds	r3, #1
 80027c6:	60bb      	str	r3, [r7, #8]
		for(i=0;i<size;i++)
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	3301      	adds	r3, #1
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d3f0      	bcc.n	80027b8 <SCCB_WriteBuffer_16Bit+0x26>
		}
	}
	SCCB_Stop(); // 姝㈤璁
 80027d6:	f7ff fe27 	bl	8002428 <SCCB_Stop>

	status = SUCCESS;	// ユ
 80027da:	2300      	movs	r3, #0
 80027dc:	74fb      	strb	r3, [r7, #19]
	return status;
 80027de:	7cfb      	ldrb	r3, [r7, #19]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 80027ec:	4b27      	ldr	r3, [pc, #156]	; (800288c <MX_SPI5_Init+0xa4>)
 80027ee:	4a28      	ldr	r2, [pc, #160]	; (8002890 <MX_SPI5_Init+0xa8>)
 80027f0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80027f2:	4b26      	ldr	r3, [pc, #152]	; (800288c <MX_SPI5_Init+0xa4>)
 80027f4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80027f8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80027fa:	4b24      	ldr	r3, [pc, #144]	; (800288c <MX_SPI5_Init+0xa4>)
 80027fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002800:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002802:	4b22      	ldr	r3, [pc, #136]	; (800288c <MX_SPI5_Init+0xa4>)
 8002804:	2207      	movs	r2, #7
 8002806:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002808:	4b20      	ldr	r3, [pc, #128]	; (800288c <MX_SPI5_Init+0xa4>)
 800280a:	2200      	movs	r2, #0
 800280c:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800280e:	4b1f      	ldr	r3, [pc, #124]	; (800288c <MX_SPI5_Init+0xa4>)
 8002810:	2200      	movs	r2, #0
 8002812:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002814:	4b1d      	ldr	r3, [pc, #116]	; (800288c <MX_SPI5_Init+0xa4>)
 8002816:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800281a:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800281c:	4b1b      	ldr	r3, [pc, #108]	; (800288c <MX_SPI5_Init+0xa4>)
 800281e:	2200      	movs	r2, #0
 8002820:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002822:	4b1a      	ldr	r3, [pc, #104]	; (800288c <MX_SPI5_Init+0xa4>)
 8002824:	2200      	movs	r2, #0
 8002826:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002828:	4b18      	ldr	r3, [pc, #96]	; (800288c <MX_SPI5_Init+0xa4>)
 800282a:	2200      	movs	r2, #0
 800282c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800282e:	4b17      	ldr	r3, [pc, #92]	; (800288c <MX_SPI5_Init+0xa4>)
 8002830:	2200      	movs	r2, #0
 8002832:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8002834:	4b15      	ldr	r3, [pc, #84]	; (800288c <MX_SPI5_Init+0xa4>)
 8002836:	2200      	movs	r2, #0
 8002838:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800283a:	4b14      	ldr	r3, [pc, #80]	; (800288c <MX_SPI5_Init+0xa4>)
 800283c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002840:	635a      	str	r2, [r3, #52]	; 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002842:	4b12      	ldr	r3, [pc, #72]	; (800288c <MX_SPI5_Init+0xa4>)
 8002844:	2200      	movs	r2, #0
 8002846:	639a      	str	r2, [r3, #56]	; 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_02DATA;
 8002848:	4b10      	ldr	r3, [pc, #64]	; (800288c <MX_SPI5_Init+0xa4>)
 800284a:	2220      	movs	r2, #32
 800284c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800284e:	4b0f      	ldr	r3, [pc, #60]	; (800288c <MX_SPI5_Init+0xa4>)
 8002850:	2200      	movs	r2, #0
 8002852:	641a      	str	r2, [r3, #64]	; 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002854:	4b0d      	ldr	r3, [pc, #52]	; (800288c <MX_SPI5_Init+0xa4>)
 8002856:	2200      	movs	r2, #0
 8002858:	645a      	str	r2, [r3, #68]	; 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800285a:	4b0c      	ldr	r3, [pc, #48]	; (800288c <MX_SPI5_Init+0xa4>)
 800285c:	2200      	movs	r2, #0
 800285e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002860:	4b0a      	ldr	r3, [pc, #40]	; (800288c <MX_SPI5_Init+0xa4>)
 8002862:	2200      	movs	r2, #0
 8002864:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002866:	4b09      	ldr	r3, [pc, #36]	; (800288c <MX_SPI5_Init+0xa4>)
 8002868:	2200      	movs	r2, #0
 800286a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800286c:	4b07      	ldr	r3, [pc, #28]	; (800288c <MX_SPI5_Init+0xa4>)
 800286e:	2200      	movs	r2, #0
 8002870:	655a      	str	r2, [r3, #84]	; 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <MX_SPI5_Init+0xa4>)
 8002874:	2200      	movs	r2, #0
 8002876:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002878:	4804      	ldr	r0, [pc, #16]	; (800288c <MX_SPI5_Init+0xa4>)
 800287a:	f006 ff5b 	bl	8009734 <HAL_SPI_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8002884:	f7ff fc5d 	bl	8002142 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002888:	bf00      	nop
 800288a:	bd80      	pop	{r7, pc}
 800288c:	2000036c 	.word	0x2000036c
 8002890:	40015000 	.word	0x40015000

08002894 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b0ba      	sub	sp, #232	; 0xe8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028ac:	f107 0318 	add.w	r3, r7, #24
 80028b0:	22bc      	movs	r2, #188	; 0xbc
 80028b2:	2100      	movs	r1, #0
 80028b4:	4618      	mov	r0, r3
 80028b6:	f008 fc4f 	bl	800b158 <memset>
  if(spiHandle->Instance==SPI5)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a49      	ldr	r2, [pc, #292]	; (80029e4 <HAL_SPI_MspInit+0x150>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	f040 808b 	bne.w	80029dc <HAL_SPI_MspInit+0x148>

  /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 80028c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80028cc:	2300      	movs	r3, #0
 80028ce:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028d0:	f107 0318 	add.w	r3, r7, #24
 80028d4:	4618      	mov	r0, r3
 80028d6:	f005 fbc5 	bl	8008064 <HAL_RCCEx_PeriphCLKConfig>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 80028e0:	f7ff fc2f 	bl	8002142 <Error_Handler>
    }

    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80028e4:	4b40      	ldr	r3, [pc, #256]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 80028e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80028ea:	4a3f      	ldr	r2, [pc, #252]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 80028ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028f0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80028f4:	4b3c      	ldr	r3, [pc, #240]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 80028f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80028fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028fe:	617b      	str	r3, [r7, #20]
 8002900:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002902:	4b39      	ldr	r3, [pc, #228]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 8002904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002908:	4a37      	ldr	r2, [pc, #220]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 800290a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800290e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002912:	4b35      	ldr	r3, [pc, #212]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 8002914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002918:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002920:	4b31      	ldr	r3, [pc, #196]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 8002922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002926:	4a30      	ldr	r2, [pc, #192]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 8002928:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800292c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002930:	4b2d      	ldr	r3, [pc, #180]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 8002932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002936:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800293e:	4b2a      	ldr	r3, [pc, #168]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 8002940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002944:	4a28      	ldr	r2, [pc, #160]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 8002946:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800294a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800294e:	4b26      	ldr	r3, [pc, #152]	; (80029e8 <HAL_SPI_MspInit+0x154>)
 8002950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	68bb      	ldr	r3, [r7, #8]
    /**SPI5 GPIO Configuration
    PK0     ------> SPI5_SCK
    PJ10     ------> SPI5_MOSI
    PH5     ------> SPI5_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800295c:	2301      	movs	r3, #1
 800295e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002962:	2302      	movs	r3, #2
 8002964:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296e:	2300      	movs	r3, #0
 8002970:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002974:	2305      	movs	r3, #5
 8002976:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800297a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800297e:	4619      	mov	r1, r3
 8002980:	481a      	ldr	r0, [pc, #104]	; (80029ec <HAL_SPI_MspInit+0x158>)
 8002982:	f004 f8df 	bl	8006b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002986:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800298a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298e:	2302      	movs	r3, #2
 8002990:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002994:	2300      	movs	r3, #0
 8002996:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299a:	2300      	movs	r3, #0
 800299c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80029a0:	2305      	movs	r3, #5
 80029a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80029a6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80029aa:	4619      	mov	r1, r3
 80029ac:	4810      	ldr	r0, [pc, #64]	; (80029f0 <HAL_SPI_MspInit+0x15c>)
 80029ae:	f004 f8c9 	bl	8006b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80029b2:	2320      	movs	r3, #32
 80029b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b8:	2302      	movs	r3, #2
 80029ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c4:	2300      	movs	r3, #0
 80029c6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80029ca:	2305      	movs	r3, #5
 80029cc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80029d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80029d4:	4619      	mov	r1, r3
 80029d6:	4807      	ldr	r0, [pc, #28]	; (80029f4 <HAL_SPI_MspInit+0x160>)
 80029d8:	f004 f8b4 	bl	8006b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80029dc:	bf00      	nop
 80029de:	37e8      	adds	r7, #232	; 0xe8
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40015000 	.word	0x40015000
 80029e8:	58024400 	.word	0x58024400
 80029ec:	58022800 	.word	0x58022800
 80029f0:	58022400 	.word	0x58022400
 80029f4:	58021c00 	.word	0x58021c00

080029f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029fe:	4b0d      	ldr	r3, [pc, #52]	; (8002a34 <HAL_MspInit+0x3c>)
 8002a00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002a04:	4a0b      	ldr	r2, [pc, #44]	; (8002a34 <HAL_MspInit+0x3c>)
 8002a06:	f043 0302 	orr.w	r3, r3, #2
 8002a0a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_MspInit+0x3c>)
 8002a10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	607b      	str	r3, [r7, #4]
 8002a1a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2100      	movs	r1, #0
 8002a20:	2051      	movs	r0, #81	; 0x51
 8002a22:	f000 fc26 	bl	8003272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8002a26:	2051      	movs	r0, #81	; 0x51
 8002a28:	f000 fc3d 	bl	80032a6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	58024400 	.word	0x58024400

08002a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a3c:	e7fe      	b.n	8002a3c <NMI_Handler+0x4>

08002a3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a42:	e7fe      	b.n	8002a42 <HardFault_Handler+0x4>

08002a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a48:	e7fe      	b.n	8002a48 <MemManage_Handler+0x4>

08002a4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a4e:	e7fe      	b.n	8002a4e <BusFault_Handler+0x4>

08002a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a54:	e7fe      	b.n	8002a54 <UsageFault_Handler+0x4>

08002a56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a56:	b480      	push	{r7}
 8002a58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a68:	bf00      	nop
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a72:	b480      	push	{r7}
 8002a74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a84:	f000 faca 	bl	800301c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a88:	bf00      	nop
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8002a90:	4802      	ldr	r0, [pc, #8]	; (8002a9c <DMA2_Stream7_IRQHandler+0x10>)
 8002a92:	f002 f895 	bl	8004bc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000290 	.word	0x20000290

08002aa0 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8002aa4:	4802      	ldr	r0, [pc, #8]	; (8002ab0 <DCMI_IRQHandler+0x10>)
 8002aa6:	f000 fed9 	bl	800385c <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000228 	.word	0x20000228

08002ab4 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	af00      	add	r7, sp, #0
	return 1;
 8002ac6:	2301      	movs	r3, #1
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <_kill>:

int _kill(int pid, int sig)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b082      	sub	sp, #8
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
 8002ada:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002adc:	f008 fb12 	bl	800b104 <__errno>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2216      	movs	r2, #22
 8002ae4:	601a      	str	r2, [r3, #0]
	return -1;
 8002ae6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <_exit>:

void _exit (int status)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002afa:	f04f 31ff 	mov.w	r1, #4294967295
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7ff ffe7 	bl	8002ad2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b04:	e7fe      	b.n	8002b04 <_exit+0x12>

08002b06 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b086      	sub	sp, #24
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b12:	2300      	movs	r3, #0
 8002b14:	617b      	str	r3, [r7, #20]
 8002b16:	e00a      	b.n	8002b2e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b18:	f3af 8000 	nop.w
 8002b1c:	4601      	mov	r1, r0
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	60ba      	str	r2, [r7, #8]
 8002b24:	b2ca      	uxtb	r2, r1
 8002b26:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	dbf0      	blt.n	8002b18 <_read+0x12>
	}

return len;
 8002b36:	687b      	ldr	r3, [r7, #4]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	e009      	b.n	8002b66 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	60ba      	str	r2, [r7, #8]
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f000 f9b0 	bl	8002ec0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	3301      	adds	r3, #1
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	dbf1      	blt.n	8002b52 <_write+0x12>
	}
	return len;
 8002b6e:	687b      	ldr	r3, [r7, #4]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <_close>:

int _close(int file)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
	return -1;
 8002b80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ba0:	605a      	str	r2, [r3, #4]
	return 0;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <_isatty>:

int _isatty(int file)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
	return 1;
 8002bb8:	2301      	movs	r3, #1
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b085      	sub	sp, #20
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	60f8      	str	r0, [r7, #12]
 8002bce:	60b9      	str	r1, [r7, #8]
 8002bd0:	607a      	str	r2, [r7, #4]
	return 0;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002be8:	4a14      	ldr	r2, [pc, #80]	; (8002c3c <_sbrk+0x5c>)
 8002bea:	4b15      	ldr	r3, [pc, #84]	; (8002c40 <_sbrk+0x60>)
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bf4:	4b13      	ldr	r3, [pc, #76]	; (8002c44 <_sbrk+0x64>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d102      	bne.n	8002c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bfc:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <_sbrk+0x64>)
 8002bfe:	4a12      	ldr	r2, [pc, #72]	; (8002c48 <_sbrk+0x68>)
 8002c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c02:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <_sbrk+0x64>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4413      	add	r3, r2
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d207      	bcs.n	8002c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c10:	f008 fa78 	bl	800b104 <__errno>
 8002c14:	4603      	mov	r3, r0
 8002c16:	220c      	movs	r2, #12
 8002c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c1e:	e009      	b.n	8002c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c20:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <_sbrk+0x64>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c26:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <_sbrk+0x64>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	4a05      	ldr	r2, [pc, #20]	; (8002c44 <_sbrk+0x64>)
 8002c30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c32:	68fb      	ldr	r3, [r7, #12]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3718      	adds	r7, #24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	24080000 	.word	0x24080000
 8002c40:	00002000 	.word	0x00002000
 8002c44:	200003f4 	.word	0x200003f4
 8002c48:	200004a0 	.word	0x200004a0

08002c4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002c50:	4b37      	ldr	r3, [pc, #220]	; (8002d30 <SystemInit+0xe4>)
 8002c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c56:	4a36      	ldr	r2, [pc, #216]	; (8002d30 <SystemInit+0xe4>)
 8002c58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002c60:	4b34      	ldr	r3, [pc, #208]	; (8002d34 <SystemInit+0xe8>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 030f 	and.w	r3, r3, #15
 8002c68:	2b06      	cmp	r3, #6
 8002c6a:	d807      	bhi.n	8002c7c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002c6c:	4b31      	ldr	r3, [pc, #196]	; (8002d34 <SystemInit+0xe8>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f023 030f 	bic.w	r3, r3, #15
 8002c74:	4a2f      	ldr	r2, [pc, #188]	; (8002d34 <SystemInit+0xe8>)
 8002c76:	f043 0307 	orr.w	r3, r3, #7
 8002c7a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002c7c:	4b2e      	ldr	r3, [pc, #184]	; (8002d38 <SystemInit+0xec>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a2d      	ldr	r2, [pc, #180]	; (8002d38 <SystemInit+0xec>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002c88:	4b2b      	ldr	r3, [pc, #172]	; (8002d38 <SystemInit+0xec>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002c8e:	4b2a      	ldr	r3, [pc, #168]	; (8002d38 <SystemInit+0xec>)
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	4929      	ldr	r1, [pc, #164]	; (8002d38 <SystemInit+0xec>)
 8002c94:	4b29      	ldr	r3, [pc, #164]	; (8002d3c <SystemInit+0xf0>)
 8002c96:	4013      	ands	r3, r2
 8002c98:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002c9a:	4b26      	ldr	r3, [pc, #152]	; (8002d34 <SystemInit+0xe8>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0308 	and.w	r3, r3, #8
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d007      	beq.n	8002cb6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002ca6:	4b23      	ldr	r3, [pc, #140]	; (8002d34 <SystemInit+0xe8>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f023 030f 	bic.w	r3, r3, #15
 8002cae:	4a21      	ldr	r2, [pc, #132]	; (8002d34 <SystemInit+0xe8>)
 8002cb0:	f043 0307 	orr.w	r3, r3, #7
 8002cb4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002cb6:	4b20      	ldr	r3, [pc, #128]	; (8002d38 <SystemInit+0xec>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002cbc:	4b1e      	ldr	r3, [pc, #120]	; (8002d38 <SystemInit+0xec>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002cc2:	4b1d      	ldr	r3, [pc, #116]	; (8002d38 <SystemInit+0xec>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002cc8:	4b1b      	ldr	r3, [pc, #108]	; (8002d38 <SystemInit+0xec>)
 8002cca:	4a1d      	ldr	r2, [pc, #116]	; (8002d40 <SystemInit+0xf4>)
 8002ccc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002cce:	4b1a      	ldr	r3, [pc, #104]	; (8002d38 <SystemInit+0xec>)
 8002cd0:	4a1c      	ldr	r2, [pc, #112]	; (8002d44 <SystemInit+0xf8>)
 8002cd2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002cd4:	4b18      	ldr	r3, [pc, #96]	; (8002d38 <SystemInit+0xec>)
 8002cd6:	4a1c      	ldr	r2, [pc, #112]	; (8002d48 <SystemInit+0xfc>)
 8002cd8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002cda:	4b17      	ldr	r3, [pc, #92]	; (8002d38 <SystemInit+0xec>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002ce0:	4b15      	ldr	r3, [pc, #84]	; (8002d38 <SystemInit+0xec>)
 8002ce2:	4a19      	ldr	r2, [pc, #100]	; (8002d48 <SystemInit+0xfc>)
 8002ce4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002ce6:	4b14      	ldr	r3, [pc, #80]	; (8002d38 <SystemInit+0xec>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002cec:	4b12      	ldr	r3, [pc, #72]	; (8002d38 <SystemInit+0xec>)
 8002cee:	4a16      	ldr	r2, [pc, #88]	; (8002d48 <SystemInit+0xfc>)
 8002cf0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002cf2:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <SystemInit+0xec>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002cf8:	4b0f      	ldr	r3, [pc, #60]	; (8002d38 <SystemInit+0xec>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a0e      	ldr	r2, [pc, #56]	; (8002d38 <SystemInit+0xec>)
 8002cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d02:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002d04:	4b0c      	ldr	r3, [pc, #48]	; (8002d38 <SystemInit+0xec>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002d0a:	4b10      	ldr	r3, [pc, #64]	; (8002d4c <SystemInit+0x100>)
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <SystemInit+0x104>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d16:	d202      	bcs.n	8002d1e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002d18:	4b0e      	ldr	r3, [pc, #56]	; (8002d54 <SystemInit+0x108>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002d1e:	4b0e      	ldr	r3, [pc, #56]	; (8002d58 <SystemInit+0x10c>)
 8002d20:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002d24:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002d26:	bf00      	nop
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	e000ed00 	.word	0xe000ed00
 8002d34:	52002000 	.word	0x52002000
 8002d38:	58024400 	.word	0x58024400
 8002d3c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002d40:	02020200 	.word	0x02020200
 8002d44:	01ff0000 	.word	0x01ff0000
 8002d48:	01010280 	.word	0x01010280
 8002d4c:	5c001000 	.word	0x5c001000
 8002d50:	ffff0000 	.word	0xffff0000
 8002d54:	51008108 	.word	0x51008108
 8002d58:	52004000 	.word	0x52004000

08002d5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d60:	4b22      	ldr	r3, [pc, #136]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d62:	4a23      	ldr	r2, [pc, #140]	; (8002df0 <MX_USART1_UART_Init+0x94>)
 8002d64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d66:	4b21      	ldr	r3, [pc, #132]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d6e:	4b1f      	ldr	r3, [pc, #124]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d74:	4b1d      	ldr	r3, [pc, #116]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d7a:	4b1c      	ldr	r3, [pc, #112]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d80:	4b1a      	ldr	r3, [pc, #104]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d82:	220c      	movs	r2, #12
 8002d84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d86:	4b19      	ldr	r3, [pc, #100]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d8c:	4b17      	ldr	r3, [pc, #92]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d92:	4b16      	ldr	r3, [pc, #88]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d98:	4b14      	ldr	r3, [pc, #80]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d9e:	4b13      	ldr	r3, [pc, #76]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002da4:	4811      	ldr	r0, [pc, #68]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002da6:	f007 f8a6 	bl	8009ef6 <HAL_UART_Init>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002db0:	f7ff f9c7 	bl	8002142 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002db4:	2100      	movs	r1, #0
 8002db6:	480d      	ldr	r0, [pc, #52]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002db8:	f008 f8da 	bl	800af70 <HAL_UARTEx_SetTxFifoThreshold>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002dc2:	f7ff f9be 	bl	8002142 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4808      	ldr	r0, [pc, #32]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002dca:	f008 f90f 	bl	800afec <HAL_UARTEx_SetRxFifoThreshold>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002dd4:	f7ff f9b5 	bl	8002142 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002dd8:	4804      	ldr	r0, [pc, #16]	; (8002dec <MX_USART1_UART_Init+0x90>)
 8002dda:	f008 f890 	bl	800aefe <HAL_UARTEx_DisableFifoMode>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002de4:	f7ff f9ad 	bl	8002142 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002de8:	bf00      	nop
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	200003f8 	.word	0x200003f8
 8002df0:	40011000 	.word	0x40011000

08002df4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b0b8      	sub	sp, #224	; 0xe0
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	60da      	str	r2, [r3, #12]
 8002e0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e0c:	f107 0310 	add.w	r3, r7, #16
 8002e10:	22bc      	movs	r2, #188	; 0xbc
 8002e12:	2100      	movs	r1, #0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f008 f99f 	bl	800b158 <memset>
  if(uartHandle->Instance==USART1)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a25      	ldr	r2, [pc, #148]	; (8002eb4 <HAL_UART_MspInit+0xc0>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d142      	bne.n	8002eaa <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002e24:	2301      	movs	r3, #1
 8002e26:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e2e:	f107 0310 	add.w	r3, r7, #16
 8002e32:	4618      	mov	r0, r3
 8002e34:	f005 f916 	bl	8008064 <HAL_RCCEx_PeriphCLKConfig>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002e3e:	f7ff f980 	bl	8002142 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e42:	4b1d      	ldr	r3, [pc, #116]	; (8002eb8 <HAL_UART_MspInit+0xc4>)
 8002e44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e48:	4a1b      	ldr	r2, [pc, #108]	; (8002eb8 <HAL_UART_MspInit+0xc4>)
 8002e4a:	f043 0310 	orr.w	r3, r3, #16
 8002e4e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002e52:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_UART_MspInit+0xc4>)
 8002e54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e58:	f003 0310 	and.w	r3, r3, #16
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e60:	4b15      	ldr	r3, [pc, #84]	; (8002eb8 <HAL_UART_MspInit+0xc4>)
 8002e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e66:	4a14      	ldr	r2, [pc, #80]	; (8002eb8 <HAL_UART_MspInit+0xc4>)
 8002e68:	f043 0301 	orr.w	r3, r3, #1
 8002e6c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e70:	4b11      	ldr	r3, [pc, #68]	; (8002eb8 <HAL_UART_MspInit+0xc4>)
 8002e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	60bb      	str	r3, [r7, #8]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8002e7e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e82:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e86:	2302      	movs	r3, #2
 8002e88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e92:	2300      	movs	r3, #0
 8002e94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e98:	2307      	movs	r3, #7
 8002e9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e9e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	4805      	ldr	r0, [pc, #20]	; (8002ebc <HAL_UART_MspInit+0xc8>)
 8002ea6:	f003 fe4d 	bl	8006b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002eaa:	bf00      	nop
 8002eac:	37e0      	adds	r7, #224	; 0xe0
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40011000 	.word	0x40011000
 8002eb8:	58024400 	.word	0x58024400
 8002ebc:	58020000 	.word	0x58020000

08002ec0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 8002ec8:	1d39      	adds	r1, r7, #4
 8002eca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ece:	2201      	movs	r2, #1
 8002ed0:	4803      	ldr	r0, [pc, #12]	; (8002ee0 <__io_putchar+0x20>)
 8002ed2:	f007 f860 	bl	8009f96 <HAL_UART_Transmit>
 return ch;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 }
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	200003f8 	.word	0x200003f8

08002ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002ee4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f1c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ee8:	f7ff feb0 	bl	8002c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002eec:	480c      	ldr	r0, [pc, #48]	; (8002f20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002eee:	490d      	ldr	r1, [pc, #52]	; (8002f24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ef0:	4a0d      	ldr	r2, [pc, #52]	; (8002f28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ef4:	e002      	b.n	8002efc <LoopCopyDataInit>

08002ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002efa:	3304      	adds	r3, #4

08002efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f00:	d3f9      	bcc.n	8002ef6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f02:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f04:	4c0a      	ldr	r4, [pc, #40]	; (8002f30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f08:	e001      	b.n	8002f0e <LoopFillZerobss>

08002f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f0c:	3204      	adds	r2, #4

08002f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f10:	d3fb      	bcc.n	8002f0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f12:	f008 f8fd 	bl	800b110 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f16:	f7fe ff8f 	bl	8001e38 <main>
  bx  lr
 8002f1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f1c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f24:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002f28:	080112ec 	.word	0x080112ec
  ldr r2, =_sbss
 8002f2c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002f30:	2000049c 	.word	0x2000049c

08002f34 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f34:	e7fe      	b.n	8002f34 <ADC3_IRQHandler>
	...

08002f38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f3e:	2003      	movs	r0, #3
 8002f40:	f000 f98c 	bl	800325c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f44:	f004 feb8 	bl	8007cb8 <HAL_RCC_GetSysClockFreq>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	4b15      	ldr	r3, [pc, #84]	; (8002fa0 <HAL_Init+0x68>)
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	0a1b      	lsrs	r3, r3, #8
 8002f50:	f003 030f 	and.w	r3, r3, #15
 8002f54:	4913      	ldr	r1, [pc, #76]	; (8002fa4 <HAL_Init+0x6c>)
 8002f56:	5ccb      	ldrb	r3, [r1, r3]
 8002f58:	f003 031f 	and.w	r3, r3, #31
 8002f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f60:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f62:	4b0f      	ldr	r3, [pc, #60]	; (8002fa0 <HAL_Init+0x68>)
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	f003 030f 	and.w	r3, r3, #15
 8002f6a:	4a0e      	ldr	r2, [pc, #56]	; (8002fa4 <HAL_Init+0x6c>)
 8002f6c:	5cd3      	ldrb	r3, [r2, r3]
 8002f6e:	f003 031f 	and.w	r3, r3, #31
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	fa22 f303 	lsr.w	r3, r2, r3
 8002f78:	4a0b      	ldr	r2, [pc, #44]	; (8002fa8 <HAL_Init+0x70>)
 8002f7a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f7c:	4a0b      	ldr	r2, [pc, #44]	; (8002fac <HAL_Init+0x74>)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f82:	200f      	movs	r0, #15
 8002f84:	f000 f814 	bl	8002fb0 <HAL_InitTick>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e002      	b.n	8002f98 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002f92:	f7ff fd31 	bl	80029f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	58024400 	.word	0x58024400
 8002fa4:	08010dec 	.word	0x08010dec
 8002fa8:	20000004 	.word	0x20000004
 8002fac:	20000000 	.word	0x20000000

08002fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002fb8:	4b15      	ldr	r3, [pc, #84]	; (8003010 <HAL_InitTick+0x60>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e021      	b.n	8003008 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002fc4:	4b13      	ldr	r3, [pc, #76]	; (8003014 <HAL_InitTick+0x64>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b11      	ldr	r3, [pc, #68]	; (8003010 <HAL_InitTick+0x60>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f000 f971 	bl	80032c2 <HAL_SYSTICK_Config>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e00e      	b.n	8003008 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b0f      	cmp	r3, #15
 8002fee:	d80a      	bhi.n	8003006 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff8:	f000 f93b 	bl	8003272 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ffc:	4a06      	ldr	r2, [pc, #24]	; (8003018 <HAL_InitTick+0x68>)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	e000      	b.n	8003008 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
}
 8003008:	4618      	mov	r0, r3
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	2000000c 	.word	0x2000000c
 8003014:	20000000 	.word	0x20000000
 8003018:	20000008 	.word	0x20000008

0800301c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003020:	4b06      	ldr	r3, [pc, #24]	; (800303c <HAL_IncTick+0x20>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	461a      	mov	r2, r3
 8003026:	4b06      	ldr	r3, [pc, #24]	; (8003040 <HAL_IncTick+0x24>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4413      	add	r3, r2
 800302c:	4a04      	ldr	r2, [pc, #16]	; (8003040 <HAL_IncTick+0x24>)
 800302e:	6013      	str	r3, [r2, #0]
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	2000000c 	.word	0x2000000c
 8003040:	20000488 	.word	0x20000488

08003044 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return uwTick;
 8003048:	4b03      	ldr	r3, [pc, #12]	; (8003058 <HAL_GetTick+0x14>)
 800304a:	681b      	ldr	r3, [r3, #0]
}
 800304c:	4618      	mov	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	20000488 	.word	0x20000488

0800305c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003064:	f7ff ffee 	bl	8003044 <HAL_GetTick>
 8003068:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003074:	d005      	beq.n	8003082 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003076:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <HAL_Delay+0x44>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	461a      	mov	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	4413      	add	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003082:	bf00      	nop
 8003084:	f7ff ffde 	bl	8003044 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	429a      	cmp	r2, r3
 8003092:	d8f7      	bhi.n	8003084 <HAL_Delay+0x28>
  {
  }
}
 8003094:	bf00      	nop
 8003096:	bf00      	nop
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	2000000c 	.word	0x2000000c

080030a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80030a8:	4b03      	ldr	r3, [pc, #12]	; (80030b8 <HAL_GetREVID+0x14>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	0c1b      	lsrs	r3, r3, #16
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	5c001000 	.word	0x5c001000

080030bc <__NVIC_SetPriorityGrouping>:
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030cc:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <__NVIC_SetPriorityGrouping+0x40>)
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030d8:	4013      	ands	r3, r2
 80030da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030e4:	4b06      	ldr	r3, [pc, #24]	; (8003100 <__NVIC_SetPriorityGrouping+0x44>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ea:	4a04      	ldr	r2, [pc, #16]	; (80030fc <__NVIC_SetPriorityGrouping+0x40>)
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	60d3      	str	r3, [r2, #12]
}
 80030f0:	bf00      	nop
 80030f2:	3714      	adds	r7, #20
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	e000ed00 	.word	0xe000ed00
 8003100:	05fa0000 	.word	0x05fa0000

08003104 <__NVIC_GetPriorityGrouping>:
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003108:	4b04      	ldr	r3, [pc, #16]	; (800311c <__NVIC_GetPriorityGrouping+0x18>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	0a1b      	lsrs	r3, r3, #8
 800310e:	f003 0307 	and.w	r3, r3, #7
}
 8003112:	4618      	mov	r0, r3
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	e000ed00 	.word	0xe000ed00

08003120 <__NVIC_EnableIRQ>:
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	4603      	mov	r3, r0
 8003128:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800312a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800312e:	2b00      	cmp	r3, #0
 8003130:	db0b      	blt.n	800314a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003132:	88fb      	ldrh	r3, [r7, #6]
 8003134:	f003 021f 	and.w	r2, r3, #31
 8003138:	4907      	ldr	r1, [pc, #28]	; (8003158 <__NVIC_EnableIRQ+0x38>)
 800313a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800313e:	095b      	lsrs	r3, r3, #5
 8003140:	2001      	movs	r0, #1
 8003142:	fa00 f202 	lsl.w	r2, r0, r2
 8003146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	e000e100 	.word	0xe000e100

0800315c <__NVIC_SetPriority>:
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	6039      	str	r1, [r7, #0]
 8003166:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003168:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800316c:	2b00      	cmp	r3, #0
 800316e:	db0a      	blt.n	8003186 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	b2da      	uxtb	r2, r3
 8003174:	490c      	ldr	r1, [pc, #48]	; (80031a8 <__NVIC_SetPriority+0x4c>)
 8003176:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800317a:	0112      	lsls	r2, r2, #4
 800317c:	b2d2      	uxtb	r2, r2
 800317e:	440b      	add	r3, r1
 8003180:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003184:	e00a      	b.n	800319c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	b2da      	uxtb	r2, r3
 800318a:	4908      	ldr	r1, [pc, #32]	; (80031ac <__NVIC_SetPriority+0x50>)
 800318c:	88fb      	ldrh	r3, [r7, #6]
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	3b04      	subs	r3, #4
 8003194:	0112      	lsls	r2, r2, #4
 8003196:	b2d2      	uxtb	r2, r2
 8003198:	440b      	add	r3, r1
 800319a:	761a      	strb	r2, [r3, #24]
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	e000e100 	.word	0xe000e100
 80031ac:	e000ed00 	.word	0xe000ed00

080031b0 <NVIC_EncodePriority>:
{
 80031b0:	b480      	push	{r7}
 80031b2:	b089      	sub	sp, #36	; 0x24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	f1c3 0307 	rsb	r3, r3, #7
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	bf28      	it	cs
 80031ce:	2304      	movcs	r3, #4
 80031d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	3304      	adds	r3, #4
 80031d6:	2b06      	cmp	r3, #6
 80031d8:	d902      	bls.n	80031e0 <NVIC_EncodePriority+0x30>
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	3b03      	subs	r3, #3
 80031de:	e000      	b.n	80031e2 <NVIC_EncodePriority+0x32>
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e4:	f04f 32ff 	mov.w	r2, #4294967295
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	fa02 f303 	lsl.w	r3, r2, r3
 80031ee:	43da      	mvns	r2, r3
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	401a      	ands	r2, r3
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031f8:	f04f 31ff 	mov.w	r1, #4294967295
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003202:	43d9      	mvns	r1, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003208:	4313      	orrs	r3, r2
}
 800320a:	4618      	mov	r0, r3
 800320c:	3724      	adds	r7, #36	; 0x24
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
	...

08003218 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	3b01      	subs	r3, #1
 8003224:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003228:	d301      	bcc.n	800322e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800322a:	2301      	movs	r3, #1
 800322c:	e00f      	b.n	800324e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800322e:	4a0a      	ldr	r2, [pc, #40]	; (8003258 <SysTick_Config+0x40>)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3b01      	subs	r3, #1
 8003234:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003236:	210f      	movs	r1, #15
 8003238:	f04f 30ff 	mov.w	r0, #4294967295
 800323c:	f7ff ff8e 	bl	800315c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003240:	4b05      	ldr	r3, [pc, #20]	; (8003258 <SysTick_Config+0x40>)
 8003242:	2200      	movs	r2, #0
 8003244:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003246:	4b04      	ldr	r3, [pc, #16]	; (8003258 <SysTick_Config+0x40>)
 8003248:	2207      	movs	r2, #7
 800324a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	e000e010 	.word	0xe000e010

0800325c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f7ff ff29 	bl	80030bc <__NVIC_SetPriorityGrouping>
}
 800326a:	bf00      	nop
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003272:	b580      	push	{r7, lr}
 8003274:	b086      	sub	sp, #24
 8003276:	af00      	add	r7, sp, #0
 8003278:	4603      	mov	r3, r0
 800327a:	60b9      	str	r1, [r7, #8]
 800327c:	607a      	str	r2, [r7, #4]
 800327e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003280:	f7ff ff40 	bl	8003104 <__NVIC_GetPriorityGrouping>
 8003284:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	68b9      	ldr	r1, [r7, #8]
 800328a:	6978      	ldr	r0, [r7, #20]
 800328c:	f7ff ff90 	bl	80031b0 <NVIC_EncodePriority>
 8003290:	4602      	mov	r2, r0
 8003292:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003296:	4611      	mov	r1, r2
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff5f 	bl	800315c <__NVIC_SetPriority>
}
 800329e:	bf00      	nop
 80032a0:	3718      	adds	r7, #24
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	4603      	mov	r3, r0
 80032ae:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff ff33 	bl	8003120 <__NVIC_EnableIRQ>
}
 80032ba:	bf00      	nop
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b082      	sub	sp, #8
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7ff ffa4 	bl	8003218 <SysTick_Config>
 80032d0:	4603      	mov	r3, r0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
	...

080032dc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80032e0:	f3bf 8f5f 	dmb	sy
}
 80032e4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80032e6:	4b07      	ldr	r3, [pc, #28]	; (8003304 <HAL_MPU_Disable+0x28>)
 80032e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ea:	4a06      	ldr	r2, [pc, #24]	; (8003304 <HAL_MPU_Disable+0x28>)
 80032ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f0:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80032f2:	4b05      	ldr	r3, [pc, #20]	; (8003308 <HAL_MPU_Disable+0x2c>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	605a      	str	r2, [r3, #4]
}
 80032f8:	bf00      	nop
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	e000ed00 	.word	0xe000ed00
 8003308:	e000ed90 	.word	0xe000ed90

0800330c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003314:	4a0b      	ldr	r2, [pc, #44]	; (8003344 <HAL_MPU_Enable+0x38>)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800331e:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <HAL_MPU_Enable+0x3c>)
 8003320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003322:	4a09      	ldr	r2, [pc, #36]	; (8003348 <HAL_MPU_Enable+0x3c>)
 8003324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003328:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800332a:	f3bf 8f4f 	dsb	sy
}
 800332e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003330:	f3bf 8f6f 	isb	sy
}
 8003334:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	e000ed90 	.word	0xe000ed90
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	785a      	ldrb	r2, [r3, #1]
 8003358:	4b1d      	ldr	r3, [pc, #116]	; (80033d0 <HAL_MPU_ConfigRegion+0x84>)
 800335a:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d029      	beq.n	80033b8 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8003364:	4a1a      	ldr	r2, [pc, #104]	; (80033d0 <HAL_MPU_ConfigRegion+0x84>)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	7b1b      	ldrb	r3, [r3, #12]
 8003370:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	7adb      	ldrb	r3, [r3, #11]
 8003376:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003378:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	7a9b      	ldrb	r3, [r3, #10]
 800337e:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003380:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	7b5b      	ldrb	r3, [r3, #13]
 8003386:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003388:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	7b9b      	ldrb	r3, [r3, #14]
 800338e:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003390:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	7bdb      	ldrb	r3, [r3, #15]
 8003396:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003398:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	7a5b      	ldrb	r3, [r3, #9]
 800339e:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80033a0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	7a1b      	ldrb	r3, [r3, #8]
 80033a6:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80033a8:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	7812      	ldrb	r2, [r2, #0]
 80033ae:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80033b0:	4a07      	ldr	r2, [pc, #28]	; (80033d0 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80033b2:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80033b4:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 80033b6:	e005      	b.n	80033c4 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 80033b8:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <HAL_MPU_ConfigRegion+0x84>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80033be:	4b04      	ldr	r3, [pc, #16]	; (80033d0 <HAL_MPU_ConfigRegion+0x84>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	611a      	str	r2, [r3, #16]
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	e000ed90 	.word	0xe000ed90

080033d4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e054      	b.n	8003490 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	7f5b      	ldrb	r3, [r3, #29]
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d105      	bne.n	80033fc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7fd fb62 	bl	8000ac0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2202      	movs	r2, #2
 8003400:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	791b      	ldrb	r3, [r3, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10c      	bne.n	8003424 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a22      	ldr	r2, [pc, #136]	; (8003498 <HAL_CRC_Init+0xc4>)
 8003410:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0218 	bic.w	r2, r2, #24
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	e00c      	b.n	800343e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6899      	ldr	r1, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	461a      	mov	r2, r3
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 f834 	bl	800349c <HAL_CRCEx_Polynomial_Set>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e028      	b.n	8003490 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	795b      	ldrb	r3, [r3, #5]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d105      	bne.n	8003452 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f04f 32ff 	mov.w	r2, #4294967295
 800344e:	611a      	str	r2, [r3, #16]
 8003450:	e004      	b.n	800345c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	6912      	ldr	r2, [r2, #16]
 800345a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	695a      	ldr	r2, [r3, #20]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	699a      	ldr	r2, [r3, #24]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	04c11db7 	.word	0x04c11db7

0800349c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034a8:	2300      	movs	r3, #0
 80034aa:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80034ac:	231f      	movs	r3, #31
 80034ae:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80034b0:	bf00      	nop
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1e5a      	subs	r2, r3, #1
 80034b6:	613a      	str	r2, [r7, #16]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d009      	beq.n	80034d0 <HAL_CRCEx_Polynomial_Set+0x34>
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	f003 031f 	and.w	r3, r3, #31
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	fa22 f303 	lsr.w	r3, r2, r3
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d0f0      	beq.n	80034b2 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b18      	cmp	r3, #24
 80034d4:	d846      	bhi.n	8003564 <HAL_CRCEx_Polynomial_Set+0xc8>
 80034d6:	a201      	add	r2, pc, #4	; (adr r2, 80034dc <HAL_CRCEx_Polynomial_Set+0x40>)
 80034d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034dc:	0800356b 	.word	0x0800356b
 80034e0:	08003565 	.word	0x08003565
 80034e4:	08003565 	.word	0x08003565
 80034e8:	08003565 	.word	0x08003565
 80034ec:	08003565 	.word	0x08003565
 80034f0:	08003565 	.word	0x08003565
 80034f4:	08003565 	.word	0x08003565
 80034f8:	08003565 	.word	0x08003565
 80034fc:	08003559 	.word	0x08003559
 8003500:	08003565 	.word	0x08003565
 8003504:	08003565 	.word	0x08003565
 8003508:	08003565 	.word	0x08003565
 800350c:	08003565 	.word	0x08003565
 8003510:	08003565 	.word	0x08003565
 8003514:	08003565 	.word	0x08003565
 8003518:	08003565 	.word	0x08003565
 800351c:	0800354d 	.word	0x0800354d
 8003520:	08003565 	.word	0x08003565
 8003524:	08003565 	.word	0x08003565
 8003528:	08003565 	.word	0x08003565
 800352c:	08003565 	.word	0x08003565
 8003530:	08003565 	.word	0x08003565
 8003534:	08003565 	.word	0x08003565
 8003538:	08003565 	.word	0x08003565
 800353c:	08003541 	.word	0x08003541
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	2b06      	cmp	r3, #6
 8003544:	d913      	bls.n	800356e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800354a:	e010      	b.n	800356e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	2b07      	cmp	r3, #7
 8003550:	d90f      	bls.n	8003572 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003556:	e00c      	b.n	8003572 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	2b0f      	cmp	r3, #15
 800355c:	d90b      	bls.n	8003576 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003562:	e008      	b.n	8003576 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	75fb      	strb	r3, [r7, #23]
      break;
 8003568:	e006      	b.n	8003578 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800356a:	bf00      	nop
 800356c:	e004      	b.n	8003578 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800356e:	bf00      	nop
 8003570:	e002      	b.n	8003578 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003572:	bf00      	nop
 8003574:	e000      	b.n	8003578 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003576:	bf00      	nop
  }
  if (status == HAL_OK)
 8003578:	7dfb      	ldrb	r3, [r7, #23]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d10d      	bne.n	800359a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f023 0118 	bic.w	r1, r3, #24
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	430a      	orrs	r2, r1
 8003598:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800359a:	7dfb      	ldrb	r3, [r7, #23]
}
 800359c:	4618      	mov	r0, r3
 800359e:	371c      	adds	r7, #28
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e07d      	b.n	80036b6 <HAL_DCMI_Init+0x10e>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d116      	bne.n	80035f4 <HAL_DCMI_Init+0x4c>
  {
    /* Init the DCMI Callback settings */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /* Reset callback pointers to the weak predefined callbacks */
    hdcmi->FrameEventCallback = HAL_DCMI_FrameEventCallback; /* Legacy weak FrameEventCallback  */
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a3d      	ldr	r2, [pc, #244]	; (80036c0 <HAL_DCMI_Init+0x118>)
 80035ca:	651a      	str	r2, [r3, #80]	; 0x50
    hdcmi->VsyncEventCallback = HAL_DCMI_VsyncEventCallback; /* Legacy weak VsyncEventCallback  */
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a3d      	ldr	r2, [pc, #244]	; (80036c4 <HAL_DCMI_Init+0x11c>)
 80035d0:	655a      	str	r2, [r3, #84]	; 0x54
    hdcmi->LineEventCallback  = HAL_DCMI_LineEventCallback;  /* Legacy weak LineEventCallback   */
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a3c      	ldr	r2, [pc, #240]	; (80036c8 <HAL_DCMI_Init+0x120>)
 80035d6:	659a      	str	r2, [r3, #88]	; 0x58
    hdcmi->ErrorCallback      = HAL_DCMI_ErrorCallback;      /* Legacy weak ErrorCallback       */
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a3c      	ldr	r2, [pc, #240]	; (80036cc <HAL_DCMI_Init+0x124>)
 80035dc:	65da      	str	r2, [r3, #92]	; 0x5c

    if (hdcmi->MspInitCallback == NULL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d102      	bne.n	80035ec <HAL_DCMI_Init+0x44>
    {
      /* Legacy weak MspInit Callback        */
      hdcmi->MspInitCallback = HAL_DCMI_MspInit;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a39      	ldr	r2, [pc, #228]	; (80036d0 <HAL_DCMI_Init+0x128>)
 80035ea:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	4798      	blx	r3
    HAL_DCMI_MspInit(hdcmi);
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d002      	beq.n	800360a <HAL_DCMI_Init+0x62>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	625a      	str	r2, [r3, #36]	; 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6819      	ldr	r1, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	4b2f      	ldr	r3, [pc, #188]	; (80036d4 <HAL_DCMI_Init+0x12c>)
 8003616:	400b      	ands	r3, r1
 8003618:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6819      	ldr	r1, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800362e:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	691b      	ldr	r3, [r3, #16]
 8003634:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800363a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003646:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003652:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003658:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800365e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	2b10      	cmp	r3, #16
 800366e:	d112      	bne.n	8003696 <HAL_DCMI_Init+0xee>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	7f1b      	ldrb	r3, [r3, #28]
 8003674:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	7f5b      	ldrb	r3, [r3, #29]
 800367a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800367c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	7f9b      	ldrb	r3, [r3, #30]
 8003682:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003684:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	7fdb      	ldrb	r3, [r3, #31]
 800368c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003692:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003694:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68da      	ldr	r2, [r3, #12]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f042 021e 	orr.w	r2, r2, #30
 80036a4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	08001091 	.word	0x08001091
 80036c4:	08003979 	.word	0x08003979
 80036c8:	08003965 	.word	0x08003965
 80036cc:	080010ed 	.word	0x080010ed
 80036d0:	08000b7d 	.word	0x08000b7d
 80036d4:	ffe0f007 	.word	0xffe0f007

080036d8 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af02      	add	r7, sp, #8
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d101      	bne.n	80036f4 <HAL_DCMI_Start_DMA+0x1c>
 80036f0:	2302      	movs	r3, #2
 80036f2:	e0ab      	b.n	800384c <HAL_DCMI_Start_DMA+0x174>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2202      	movs	r2, #2
 8003700:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003712:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 0202 	bic.w	r2, r2, #2
 8003722:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6819      	ldr	r1, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	430a      	orrs	r2, r1
 8003732:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003738:	4a46      	ldr	r2, [pc, #280]	; (8003854 <HAL_DCMI_Start_DMA+0x17c>)
 800373a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003740:	4a45      	ldr	r2, [pc, #276]	; (8003858 <HAL_DCMI_Start_DMA+0x180>)
 8003742:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003748:	2200      	movs	r2, #0
 800374a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	639a      	str	r2, [r3, #56]	; 0x38
  hdcmi->XferTransferNumber = 0;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	641a      	str	r2, [r3, #64]	; 0x40
  hdcmi->XferSize = 0;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdcmi->pBuffPtr = 0;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	645a      	str	r2, [r3, #68]	; 0x44

  if (Length <= 0xFFFFU)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800376a:	d219      	bcs.n	80037a0 <HAL_DCMI_Start_DMA+0xc8>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	3328      	adds	r3, #40	; 0x28
 8003776:	4619      	mov	r1, r3
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	f000 fd70 	bl	8004260 <HAL_DMA_Start_IT>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d055      	beq.n	8003832 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2240      	movs	r2, #64	; 0x40
 800378a:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      /* Return function status */
      return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e055      	b.n	800384c <HAL_DCMI_Start_DMA+0x174>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037a4:	4a2b      	ldr	r2, [pc, #172]	; (8003854 <HAL_DCMI_Start_DMA+0x17c>)
 80037a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2201      	movs	r2, #1
 80037ac:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferSize = Length;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	63da      	str	r2, [r3, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 80037ba:	e009      	b.n	80037d0 <HAL_DCMI_Start_DMA+0xf8>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037c0:	085a      	lsrs	r2, r3, #1
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	63da      	str	r2, [r3, #60]	; 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ca:	005a      	lsls	r2, r3, #1
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	639a      	str	r2, [r3, #56]	; 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037d8:	d2f0      	bcs.n	80037bc <HAL_DCMI_Start_DMA+0xe4>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037de:	1e9a      	subs	r2, r3, #2
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	4413      	add	r3, r2
 80037f6:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	3328      	adds	r3, #40	; 0x28
 8003802:	4619      	mov	r1, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	f002 fce9 	bl	80061e4 <HAL_DMAEx_MultiBufferStart_IT>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00c      	beq.n	8003832 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2240      	movs	r2, #64	; 0x40
 800381c:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      /* Return function status */
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e00c      	b.n	800384c <HAL_DCMI_Start_DMA+0x174>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f042 0201 	orr.w	r2, r2, #1
 8003840:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Return function status */
  return HAL_OK;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3718      	adds	r7, #24
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	08003a47 	.word	0x08003a47
 8003858:	08003b6d 	.word	0x08003b6d

0800385c <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f003 0304 	and.w	r3, r3, #4
 8003872:	2b00      	cmp	r3, #0
 8003874:	d016      	beq.n	80038a4 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2204      	movs	r2, #4
 800387c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003882:	f043 0202 	orr.w	r2, r3, #2
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2204      	movs	r2, #4
 800388e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003896:	4a32      	ldr	r2, [pc, #200]	; (8003960 <HAL_DCMI_IRQHandler+0x104>)
 8003898:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 ff48 	bl	8004734 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d016      	beq.n	80038dc <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2202      	movs	r2, #2
 80038b4:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ba:	f043 0201 	orr.w	r2, r3, #1
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2204      	movs	r2, #4
 80038c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ce:	4a24      	ldr	r2, [pc, #144]	; (8003960 <HAL_DCMI_IRQHandler+0x104>)
 80038d0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 ff2c 	bl	8004734 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f003 0310 	and.w	r3, r3, #16
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d007      	beq.n	80038f6 <HAL_DCMI_IRQHandler+0x9a>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2210      	movs	r2, #16
 80038ec:	615a      	str	r2, [r3, #20]

    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	4798      	blx	r3
#else
    HAL_DCMI_LineEventCallback(hdcmi);
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f003 0308 	and.w	r3, r3, #8
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d007      	beq.n	8003910 <HAL_DCMI_IRQHandler+0xb4>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2208      	movs	r2, #8
 8003906:	615a      	str	r2, [r3, #20]

    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	4798      	blx	r3
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	2b00      	cmp	r3, #0
 8003918:	d01e      	beq.n	8003958 <HAL_DCMI_IRQHandler+0xfc>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b02      	cmp	r3, #2
 8003926:	d107      	bne.n	8003938 <HAL_DCMI_IRQHandler+0xdc>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68da      	ldr	r2, [r3, #12]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 021e 	bic.w	r2, r2, #30
 8003936:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68da      	ldr	r2, [r3, #12]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0201 	bic.w	r2, r2, #1
 8003946:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2201      	movs	r2, #1
 800394e:	615a      	str	r2, [r3, #20]

    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	4798      	blx	r3
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 8003958:	bf00      	nop
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	08003b6d 	.word	0x08003b6d

08003964 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <HAL_DCMI_ConfigCrop>:
  * @param  X0    DCMI window X offset
  * @param  Y0    DCMI window Y offset
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_ConfigCrop(DCMI_HandleTypeDef *hdcmi, uint32_t X0, uint32_t Y0, uint32_t XSize, uint32_t YSize)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
 8003998:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d101      	bne.n	80039a8 <HAL_DCMI_ConfigCrop+0x1c>
 80039a4:	2302      	movs	r3, #2
 80039a6:	e01e      	b.n	80039e6 <HAL_DCMI_ConfigCrop+0x5a>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2202      	movs	r2, #2
 80039b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  assert_param(IS_DCMI_WINDOW_HEIGHT(Y0));
  assert_param(IS_DCMI_WINDOW_COORDINATE(XSize));
  assert_param(IS_DCMI_WINDOW_COORDINATE(YSize));

  /* Configure CROP */
  hdcmi->Instance->CWSIZER = (XSize | (YSize << DCMI_CWSIZE_VLINE_Pos));
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	0419      	lsls	r1, r3, #16
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi->Instance->CWSTRTR = (X0 | (Y0 << DCMI_CWSTRT_VST_Pos));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	0419      	lsls	r1, r3, #16
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	430a      	orrs	r2, r1
 80039d2:	621a      	str	r2, [r3, #32]

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <HAL_DCMI_EnableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_EnableCrop(DCMI_HandleTypeDef *hdcmi)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b083      	sub	sp, #12
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_DCMI_EnableCrop+0x16>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e018      	b.n	8003a3a <HAL_DCMI_EnableCrop+0x48>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Enable DCMI Crop feature */
  hdcmi->Instance->CR |= (uint32_t)DCMI_CR_CROP;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0204 	orr.w	r2, r2, #4
 8003a26:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b084      	sub	sp, #16
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a52:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d043      	beq.n	8003ae4 <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a68:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d118      	bne.n	8003aa8 <DCMI_DMAXferCplt+0x62>
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d015      	beq.n	8003aa8 <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a8e:	00da      	lsls	r2, r3, #3
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4413      	add	r3, r2
 8003a94:	2200      	movs	r2, #0
 8003a96:	4619      	mov	r1, r3
 8003a98:	f002 ff02 	bl	80068a0 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aa0:	1e5a      	subs	r2, r3, #1
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	639a      	str	r2, [r3, #56]	; 0x38
 8003aa6:	e044      	b.n	8003b32 <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d13c      	bne.n	8003b32 <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aca:	00da      	lsls	r2, r3, #3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	4413      	add	r3, r2
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	f002 fee4 	bl	80068a0 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003adc:	1e5a      	subs	r2, r3, #1
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	639a      	str	r2, [r3, #56]	; 0x38
 8003ae2:	e026      	b.n	8003b32 <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d006      	beq.n	8003b02 <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003afe:	60da      	str	r2, [r3, #12]
 8003b00:	e017      	b.n	8003b32 <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10f      	bne.n	8003b32 <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b16:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b1c:	0099      	lsls	r1, r3, #2
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68ba      	ldr	r2, [r7, #8]
 8003b26:	440a      	add	r2, r1
 8003b28:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	639a      	str	r2, [r3, #56]	; 0x38
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d112      	bne.n	8003b64 <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68da      	ldr	r2, [r3, #12]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f042 0201 	orr.w	r2, r2, #1
 8003b4c:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d103      	bne.n	8003b64 <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }
  }
}
 8003b64:	bf00      	nop
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b78:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d009      	beq.n	8003b98 <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b90:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	4798      	blx	r3
#else
  HAL_DCMI_ErrorCallback(hdcmi);
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8003ba0:	bf00      	nop
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003bb0:	f7ff fa48 	bl	8003044 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d101      	bne.n	8003bc0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e316      	b.n	80041ee <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a66      	ldr	r2, [pc, #408]	; (8003d60 <HAL_DMA_Init+0x1b8>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d04a      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a65      	ldr	r2, [pc, #404]	; (8003d64 <HAL_DMA_Init+0x1bc>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d045      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a63      	ldr	r2, [pc, #396]	; (8003d68 <HAL_DMA_Init+0x1c0>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d040      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a62      	ldr	r2, [pc, #392]	; (8003d6c <HAL_DMA_Init+0x1c4>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d03b      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a60      	ldr	r2, [pc, #384]	; (8003d70 <HAL_DMA_Init+0x1c8>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d036      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a5f      	ldr	r2, [pc, #380]	; (8003d74 <HAL_DMA_Init+0x1cc>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d031      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a5d      	ldr	r2, [pc, #372]	; (8003d78 <HAL_DMA_Init+0x1d0>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d02c      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a5c      	ldr	r2, [pc, #368]	; (8003d7c <HAL_DMA_Init+0x1d4>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d027      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a5a      	ldr	r2, [pc, #360]	; (8003d80 <HAL_DMA_Init+0x1d8>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d022      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a59      	ldr	r2, [pc, #356]	; (8003d84 <HAL_DMA_Init+0x1dc>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d01d      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a57      	ldr	r2, [pc, #348]	; (8003d88 <HAL_DMA_Init+0x1e0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d018      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a56      	ldr	r2, [pc, #344]	; (8003d8c <HAL_DMA_Init+0x1e4>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d013      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a54      	ldr	r2, [pc, #336]	; (8003d90 <HAL_DMA_Init+0x1e8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d00e      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a53      	ldr	r2, [pc, #332]	; (8003d94 <HAL_DMA_Init+0x1ec>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d009      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a51      	ldr	r2, [pc, #324]	; (8003d98 <HAL_DMA_Init+0x1f0>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d004      	beq.n	8003c60 <HAL_DMA_Init+0xb8>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a50      	ldr	r2, [pc, #320]	; (8003d9c <HAL_DMA_Init+0x1f4>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d101      	bne.n	8003c64 <HAL_DMA_Init+0xbc>
 8003c60:	2301      	movs	r3, #1
 8003c62:	e000      	b.n	8003c66 <HAL_DMA_Init+0xbe>
 8003c64:	2300      	movs	r3, #0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f000 813b 	beq.w	8003ee2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2202      	movs	r2, #2
 8003c70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a37      	ldr	r2, [pc, #220]	; (8003d60 <HAL_DMA_Init+0x1b8>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d04a      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a36      	ldr	r2, [pc, #216]	; (8003d64 <HAL_DMA_Init+0x1bc>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d045      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a34      	ldr	r2, [pc, #208]	; (8003d68 <HAL_DMA_Init+0x1c0>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d040      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a33      	ldr	r2, [pc, #204]	; (8003d6c <HAL_DMA_Init+0x1c4>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d03b      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a31      	ldr	r2, [pc, #196]	; (8003d70 <HAL_DMA_Init+0x1c8>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d036      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a30      	ldr	r2, [pc, #192]	; (8003d74 <HAL_DMA_Init+0x1cc>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d031      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a2e      	ldr	r2, [pc, #184]	; (8003d78 <HAL_DMA_Init+0x1d0>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d02c      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a2d      	ldr	r2, [pc, #180]	; (8003d7c <HAL_DMA_Init+0x1d4>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d027      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a2b      	ldr	r2, [pc, #172]	; (8003d80 <HAL_DMA_Init+0x1d8>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d022      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a2a      	ldr	r2, [pc, #168]	; (8003d84 <HAL_DMA_Init+0x1dc>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d01d      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a28      	ldr	r2, [pc, #160]	; (8003d88 <HAL_DMA_Init+0x1e0>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d018      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a27      	ldr	r2, [pc, #156]	; (8003d8c <HAL_DMA_Init+0x1e4>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d013      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a25      	ldr	r2, [pc, #148]	; (8003d90 <HAL_DMA_Init+0x1e8>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d00e      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a24      	ldr	r2, [pc, #144]	; (8003d94 <HAL_DMA_Init+0x1ec>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d009      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a22      	ldr	r2, [pc, #136]	; (8003d98 <HAL_DMA_Init+0x1f0>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d004      	beq.n	8003d1c <HAL_DMA_Init+0x174>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a21      	ldr	r2, [pc, #132]	; (8003d9c <HAL_DMA_Init+0x1f4>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d108      	bne.n	8003d2e <HAL_DMA_Init+0x186>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0201 	bic.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]
 8003d2c:	e007      	b.n	8003d3e <HAL_DMA_Init+0x196>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 0201 	bic.w	r2, r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003d3e:	e02f      	b.n	8003da0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d40:	f7ff f980 	bl	8003044 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b05      	cmp	r3, #5
 8003d4c:	d928      	bls.n	8003da0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2220      	movs	r2, #32
 8003d52:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2203      	movs	r2, #3
 8003d58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e246      	b.n	80041ee <HAL_DMA_Init+0x646>
 8003d60:	40020010 	.word	0x40020010
 8003d64:	40020028 	.word	0x40020028
 8003d68:	40020040 	.word	0x40020040
 8003d6c:	40020058 	.word	0x40020058
 8003d70:	40020070 	.word	0x40020070
 8003d74:	40020088 	.word	0x40020088
 8003d78:	400200a0 	.word	0x400200a0
 8003d7c:	400200b8 	.word	0x400200b8
 8003d80:	40020410 	.word	0x40020410
 8003d84:	40020428 	.word	0x40020428
 8003d88:	40020440 	.word	0x40020440
 8003d8c:	40020458 	.word	0x40020458
 8003d90:	40020470 	.word	0x40020470
 8003d94:	40020488 	.word	0x40020488
 8003d98:	400204a0 	.word	0x400204a0
 8003d9c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1c8      	bne.n	8003d40 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4b83      	ldr	r3, [pc, #524]	; (8003fc8 <HAL_DMA_Init+0x420>)
 8003dba:	4013      	ands	r3, r2
 8003dbc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003dc6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dd2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dde:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d107      	bne.n	8003e04 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003e04:	4b71      	ldr	r3, [pc, #452]	; (8003fcc <HAL_DMA_Init+0x424>)
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	4b71      	ldr	r3, [pc, #452]	; (8003fd0 <HAL_DMA_Init+0x428>)
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e10:	d328      	bcc.n	8003e64 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b28      	cmp	r3, #40	; 0x28
 8003e18:	d903      	bls.n	8003e22 <HAL_DMA_Init+0x27a>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2b2e      	cmp	r3, #46	; 0x2e
 8003e20:	d917      	bls.n	8003e52 <HAL_DMA_Init+0x2aa>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b3e      	cmp	r3, #62	; 0x3e
 8003e28:	d903      	bls.n	8003e32 <HAL_DMA_Init+0x28a>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	2b42      	cmp	r3, #66	; 0x42
 8003e30:	d90f      	bls.n	8003e52 <HAL_DMA_Init+0x2aa>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2b46      	cmp	r3, #70	; 0x46
 8003e38:	d903      	bls.n	8003e42 <HAL_DMA_Init+0x29a>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b48      	cmp	r3, #72	; 0x48
 8003e40:	d907      	bls.n	8003e52 <HAL_DMA_Init+0x2aa>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b4e      	cmp	r3, #78	; 0x4e
 8003e48:	d905      	bls.n	8003e56 <HAL_DMA_Init+0x2ae>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2b52      	cmp	r3, #82	; 0x52
 8003e50:	d801      	bhi.n	8003e56 <HAL_DMA_Init+0x2ae>
 8003e52:	2301      	movs	r3, #1
 8003e54:	e000      	b.n	8003e58 <HAL_DMA_Init+0x2b0>
 8003e56:	2300      	movs	r3, #0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e62:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f023 0307 	bic.w	r3, r3, #7
 8003e7a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d117      	bne.n	8003ebe <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00e      	beq.n	8003ebe <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f002 f815 	bl	8005ed0 <DMA_CheckFifoParam>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d008      	beq.n	8003ebe <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2240      	movs	r2, #64	; 0x40
 8003eb0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e197      	b.n	80041ee <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f001 ff50 	bl	8005d6c <DMA_CalcBaseAndBitshift>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ed4:	f003 031f 	and.w	r3, r3, #31
 8003ed8:	223f      	movs	r2, #63	; 0x3f
 8003eda:	409a      	lsls	r2, r3
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	609a      	str	r2, [r3, #8]
 8003ee0:	e0cd      	b.n	800407e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a3b      	ldr	r2, [pc, #236]	; (8003fd4 <HAL_DMA_Init+0x42c>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d022      	beq.n	8003f32 <HAL_DMA_Init+0x38a>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a39      	ldr	r2, [pc, #228]	; (8003fd8 <HAL_DMA_Init+0x430>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d01d      	beq.n	8003f32 <HAL_DMA_Init+0x38a>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a38      	ldr	r2, [pc, #224]	; (8003fdc <HAL_DMA_Init+0x434>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d018      	beq.n	8003f32 <HAL_DMA_Init+0x38a>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a36      	ldr	r2, [pc, #216]	; (8003fe0 <HAL_DMA_Init+0x438>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d013      	beq.n	8003f32 <HAL_DMA_Init+0x38a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a35      	ldr	r2, [pc, #212]	; (8003fe4 <HAL_DMA_Init+0x43c>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d00e      	beq.n	8003f32 <HAL_DMA_Init+0x38a>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a33      	ldr	r2, [pc, #204]	; (8003fe8 <HAL_DMA_Init+0x440>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d009      	beq.n	8003f32 <HAL_DMA_Init+0x38a>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a32      	ldr	r2, [pc, #200]	; (8003fec <HAL_DMA_Init+0x444>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d004      	beq.n	8003f32 <HAL_DMA_Init+0x38a>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a30      	ldr	r2, [pc, #192]	; (8003ff0 <HAL_DMA_Init+0x448>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d101      	bne.n	8003f36 <HAL_DMA_Init+0x38e>
 8003f32:	2301      	movs	r3, #1
 8003f34:	e000      	b.n	8003f38 <HAL_DMA_Init+0x390>
 8003f36:	2300      	movs	r3, #0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 8097 	beq.w	800406c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a24      	ldr	r2, [pc, #144]	; (8003fd4 <HAL_DMA_Init+0x42c>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d021      	beq.n	8003f8c <HAL_DMA_Init+0x3e4>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a22      	ldr	r2, [pc, #136]	; (8003fd8 <HAL_DMA_Init+0x430>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d01c      	beq.n	8003f8c <HAL_DMA_Init+0x3e4>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a21      	ldr	r2, [pc, #132]	; (8003fdc <HAL_DMA_Init+0x434>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d017      	beq.n	8003f8c <HAL_DMA_Init+0x3e4>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a1f      	ldr	r2, [pc, #124]	; (8003fe0 <HAL_DMA_Init+0x438>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d012      	beq.n	8003f8c <HAL_DMA_Init+0x3e4>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a1e      	ldr	r2, [pc, #120]	; (8003fe4 <HAL_DMA_Init+0x43c>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d00d      	beq.n	8003f8c <HAL_DMA_Init+0x3e4>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a1c      	ldr	r2, [pc, #112]	; (8003fe8 <HAL_DMA_Init+0x440>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d008      	beq.n	8003f8c <HAL_DMA_Init+0x3e4>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a1b      	ldr	r2, [pc, #108]	; (8003fec <HAL_DMA_Init+0x444>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d003      	beq.n	8003f8c <HAL_DMA_Init+0x3e4>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a19      	ldr	r2, [pc, #100]	; (8003ff0 <HAL_DMA_Init+0x448>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2202      	movs	r2, #2
 8003f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <HAL_DMA_Init+0x44c>)
 8003faa:	4013      	ands	r3, r2
 8003fac:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	2b40      	cmp	r3, #64	; 0x40
 8003fb4:	d020      	beq.n	8003ff8 <HAL_DMA_Init+0x450>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b80      	cmp	r3, #128	; 0x80
 8003fbc:	d102      	bne.n	8003fc4 <HAL_DMA_Init+0x41c>
 8003fbe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003fc2:	e01a      	b.n	8003ffa <HAL_DMA_Init+0x452>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	e018      	b.n	8003ffa <HAL_DMA_Init+0x452>
 8003fc8:	fe10803f 	.word	0xfe10803f
 8003fcc:	5c001000 	.word	0x5c001000
 8003fd0:	ffff0000 	.word	0xffff0000
 8003fd4:	58025408 	.word	0x58025408
 8003fd8:	5802541c 	.word	0x5802541c
 8003fdc:	58025430 	.word	0x58025430
 8003fe0:	58025444 	.word	0x58025444
 8003fe4:	58025458 	.word	0x58025458
 8003fe8:	5802546c 	.word	0x5802546c
 8003fec:	58025480 	.word	0x58025480
 8003ff0:	58025494 	.word	0x58025494
 8003ff4:	fffe000f 	.word	0xfffe000f
 8003ff8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	68d2      	ldr	r2, [r2, #12]
 8003ffe:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004000:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004008:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004010:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004018:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	69db      	ldr	r3, [r3, #28]
 800401e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004020:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004028:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	4313      	orrs	r3, r2
 800402e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	461a      	mov	r2, r3
 800403e:	4b6e      	ldr	r3, [pc, #440]	; (80041f8 <HAL_DMA_Init+0x650>)
 8004040:	4413      	add	r3, r2
 8004042:	4a6e      	ldr	r2, [pc, #440]	; (80041fc <HAL_DMA_Init+0x654>)
 8004044:	fba2 2303 	umull	r2, r3, r2, r3
 8004048:	091b      	lsrs	r3, r3, #4
 800404a:	009a      	lsls	r2, r3, #2
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f001 fe8b 	bl	8005d6c <DMA_CalcBaseAndBitshift>
 8004056:	4603      	mov	r3, r0
 8004058:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405e:	f003 031f 	and.w	r3, r3, #31
 8004062:	2201      	movs	r2, #1
 8004064:	409a      	lsls	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	605a      	str	r2, [r3, #4]
 800406a:	e008      	b.n	800407e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2240      	movs	r2, #64	; 0x40
 8004070:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2203      	movs	r2, #3
 8004076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e0b7      	b.n	80041ee <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a5f      	ldr	r2, [pc, #380]	; (8004200 <HAL_DMA_Init+0x658>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d072      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a5d      	ldr	r2, [pc, #372]	; (8004204 <HAL_DMA_Init+0x65c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d06d      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a5c      	ldr	r2, [pc, #368]	; (8004208 <HAL_DMA_Init+0x660>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d068      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a5a      	ldr	r2, [pc, #360]	; (800420c <HAL_DMA_Init+0x664>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d063      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a59      	ldr	r2, [pc, #356]	; (8004210 <HAL_DMA_Init+0x668>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d05e      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a57      	ldr	r2, [pc, #348]	; (8004214 <HAL_DMA_Init+0x66c>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d059      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a56      	ldr	r2, [pc, #344]	; (8004218 <HAL_DMA_Init+0x670>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d054      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a54      	ldr	r2, [pc, #336]	; (800421c <HAL_DMA_Init+0x674>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d04f      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a53      	ldr	r2, [pc, #332]	; (8004220 <HAL_DMA_Init+0x678>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d04a      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a51      	ldr	r2, [pc, #324]	; (8004224 <HAL_DMA_Init+0x67c>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d045      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a50      	ldr	r2, [pc, #320]	; (8004228 <HAL_DMA_Init+0x680>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d040      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a4e      	ldr	r2, [pc, #312]	; (800422c <HAL_DMA_Init+0x684>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d03b      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a4d      	ldr	r2, [pc, #308]	; (8004230 <HAL_DMA_Init+0x688>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d036      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a4b      	ldr	r2, [pc, #300]	; (8004234 <HAL_DMA_Init+0x68c>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d031      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a4a      	ldr	r2, [pc, #296]	; (8004238 <HAL_DMA_Init+0x690>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d02c      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a48      	ldr	r2, [pc, #288]	; (800423c <HAL_DMA_Init+0x694>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d027      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a47      	ldr	r2, [pc, #284]	; (8004240 <HAL_DMA_Init+0x698>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d022      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a45      	ldr	r2, [pc, #276]	; (8004244 <HAL_DMA_Init+0x69c>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d01d      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a44      	ldr	r2, [pc, #272]	; (8004248 <HAL_DMA_Init+0x6a0>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d018      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a42      	ldr	r2, [pc, #264]	; (800424c <HAL_DMA_Init+0x6a4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d013      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a41      	ldr	r2, [pc, #260]	; (8004250 <HAL_DMA_Init+0x6a8>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d00e      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a3f      	ldr	r2, [pc, #252]	; (8004254 <HAL_DMA_Init+0x6ac>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d009      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a3e      	ldr	r2, [pc, #248]	; (8004258 <HAL_DMA_Init+0x6b0>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d004      	beq.n	800416e <HAL_DMA_Init+0x5c6>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a3c      	ldr	r2, [pc, #240]	; (800425c <HAL_DMA_Init+0x6b4>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d101      	bne.n	8004172 <HAL_DMA_Init+0x5ca>
 800416e:	2301      	movs	r3, #1
 8004170:	e000      	b.n	8004174 <HAL_DMA_Init+0x5cc>
 8004172:	2300      	movs	r3, #0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d032      	beq.n	80041de <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f001 ff25 	bl	8005fc8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2b80      	cmp	r3, #128	; 0x80
 8004184:	d102      	bne.n	800418c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685a      	ldr	r2, [r3, #4]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004194:	b2d2      	uxtb	r2, r2
 8004196:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80041a0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d010      	beq.n	80041cc <HAL_DMA_Init+0x624>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	2b08      	cmp	r3, #8
 80041b0:	d80c      	bhi.n	80041cc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f001 ffa2 	bl	80060fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80041c8:	605a      	str	r2, [r3, #4]
 80041ca:	e008      	b.n	80041de <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3718      	adds	r7, #24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	a7fdabf8 	.word	0xa7fdabf8
 80041fc:	cccccccd 	.word	0xcccccccd
 8004200:	40020010 	.word	0x40020010
 8004204:	40020028 	.word	0x40020028
 8004208:	40020040 	.word	0x40020040
 800420c:	40020058 	.word	0x40020058
 8004210:	40020070 	.word	0x40020070
 8004214:	40020088 	.word	0x40020088
 8004218:	400200a0 	.word	0x400200a0
 800421c:	400200b8 	.word	0x400200b8
 8004220:	40020410 	.word	0x40020410
 8004224:	40020428 	.word	0x40020428
 8004228:	40020440 	.word	0x40020440
 800422c:	40020458 	.word	0x40020458
 8004230:	40020470 	.word	0x40020470
 8004234:	40020488 	.word	0x40020488
 8004238:	400204a0 	.word	0x400204a0
 800423c:	400204b8 	.word	0x400204b8
 8004240:	58025408 	.word	0x58025408
 8004244:	5802541c 	.word	0x5802541c
 8004248:	58025430 	.word	0x58025430
 800424c:	58025444 	.word	0x58025444
 8004250:	58025458 	.word	0x58025458
 8004254:	5802546c 	.word	0x5802546c
 8004258:	58025480 	.word	0x58025480
 800425c:	58025494 	.word	0x58025494

08004260 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
 800426c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e226      	b.n	80046ca <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004282:	2b01      	cmp	r3, #1
 8004284:	d101      	bne.n	800428a <HAL_DMA_Start_IT+0x2a>
 8004286:	2302      	movs	r3, #2
 8004288:	e21f      	b.n	80046ca <HAL_DMA_Start_IT+0x46a>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b01      	cmp	r3, #1
 800429c:	f040 820a 	bne.w	80046b4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2202      	movs	r2, #2
 80042a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a68      	ldr	r2, [pc, #416]	; (8004454 <HAL_DMA_Start_IT+0x1f4>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d04a      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a66      	ldr	r2, [pc, #408]	; (8004458 <HAL_DMA_Start_IT+0x1f8>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d045      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a65      	ldr	r2, [pc, #404]	; (800445c <HAL_DMA_Start_IT+0x1fc>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d040      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a63      	ldr	r2, [pc, #396]	; (8004460 <HAL_DMA_Start_IT+0x200>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d03b      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a62      	ldr	r2, [pc, #392]	; (8004464 <HAL_DMA_Start_IT+0x204>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d036      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a60      	ldr	r2, [pc, #384]	; (8004468 <HAL_DMA_Start_IT+0x208>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d031      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a5f      	ldr	r2, [pc, #380]	; (800446c <HAL_DMA_Start_IT+0x20c>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d02c      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a5d      	ldr	r2, [pc, #372]	; (8004470 <HAL_DMA_Start_IT+0x210>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d027      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a5c      	ldr	r2, [pc, #368]	; (8004474 <HAL_DMA_Start_IT+0x214>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d022      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a5a      	ldr	r2, [pc, #360]	; (8004478 <HAL_DMA_Start_IT+0x218>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d01d      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a59      	ldr	r2, [pc, #356]	; (800447c <HAL_DMA_Start_IT+0x21c>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d018      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a57      	ldr	r2, [pc, #348]	; (8004480 <HAL_DMA_Start_IT+0x220>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d013      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a56      	ldr	r2, [pc, #344]	; (8004484 <HAL_DMA_Start_IT+0x224>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d00e      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a54      	ldr	r2, [pc, #336]	; (8004488 <HAL_DMA_Start_IT+0x228>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d009      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a53      	ldr	r2, [pc, #332]	; (800448c <HAL_DMA_Start_IT+0x22c>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d004      	beq.n	800434e <HAL_DMA_Start_IT+0xee>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a51      	ldr	r2, [pc, #324]	; (8004490 <HAL_DMA_Start_IT+0x230>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d108      	bne.n	8004360 <HAL_DMA_Start_IT+0x100>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f022 0201 	bic.w	r2, r2, #1
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	e007      	b.n	8004370 <HAL_DMA_Start_IT+0x110>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f022 0201 	bic.w	r2, r2, #1
 800436e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	68b9      	ldr	r1, [r7, #8]
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f001 fb4c 	bl	8005a14 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a34      	ldr	r2, [pc, #208]	; (8004454 <HAL_DMA_Start_IT+0x1f4>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d04a      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a33      	ldr	r2, [pc, #204]	; (8004458 <HAL_DMA_Start_IT+0x1f8>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d045      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a31      	ldr	r2, [pc, #196]	; (800445c <HAL_DMA_Start_IT+0x1fc>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d040      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a30      	ldr	r2, [pc, #192]	; (8004460 <HAL_DMA_Start_IT+0x200>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d03b      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a2e      	ldr	r2, [pc, #184]	; (8004464 <HAL_DMA_Start_IT+0x204>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d036      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a2d      	ldr	r2, [pc, #180]	; (8004468 <HAL_DMA_Start_IT+0x208>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d031      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a2b      	ldr	r2, [pc, #172]	; (800446c <HAL_DMA_Start_IT+0x20c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d02c      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a2a      	ldr	r2, [pc, #168]	; (8004470 <HAL_DMA_Start_IT+0x210>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d027      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a28      	ldr	r2, [pc, #160]	; (8004474 <HAL_DMA_Start_IT+0x214>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d022      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a27      	ldr	r2, [pc, #156]	; (8004478 <HAL_DMA_Start_IT+0x218>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d01d      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a25      	ldr	r2, [pc, #148]	; (800447c <HAL_DMA_Start_IT+0x21c>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d018      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a24      	ldr	r2, [pc, #144]	; (8004480 <HAL_DMA_Start_IT+0x220>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d013      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a22      	ldr	r2, [pc, #136]	; (8004484 <HAL_DMA_Start_IT+0x224>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d00e      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a21      	ldr	r2, [pc, #132]	; (8004488 <HAL_DMA_Start_IT+0x228>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d009      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a1f      	ldr	r2, [pc, #124]	; (800448c <HAL_DMA_Start_IT+0x22c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d004      	beq.n	800441c <HAL_DMA_Start_IT+0x1bc>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a1e      	ldr	r2, [pc, #120]	; (8004490 <HAL_DMA_Start_IT+0x230>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d101      	bne.n	8004420 <HAL_DMA_Start_IT+0x1c0>
 800441c:	2301      	movs	r3, #1
 800441e:	e000      	b.n	8004422 <HAL_DMA_Start_IT+0x1c2>
 8004420:	2300      	movs	r3, #0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d036      	beq.n	8004494 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f023 021e 	bic.w	r2, r3, #30
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0216 	orr.w	r2, r2, #22
 8004438:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	2b00      	cmp	r3, #0
 8004440:	d03e      	beq.n	80044c0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f042 0208 	orr.w	r2, r2, #8
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	e035      	b.n	80044c0 <HAL_DMA_Start_IT+0x260>
 8004454:	40020010 	.word	0x40020010
 8004458:	40020028 	.word	0x40020028
 800445c:	40020040 	.word	0x40020040
 8004460:	40020058 	.word	0x40020058
 8004464:	40020070 	.word	0x40020070
 8004468:	40020088 	.word	0x40020088
 800446c:	400200a0 	.word	0x400200a0
 8004470:	400200b8 	.word	0x400200b8
 8004474:	40020410 	.word	0x40020410
 8004478:	40020428 	.word	0x40020428
 800447c:	40020440 	.word	0x40020440
 8004480:	40020458 	.word	0x40020458
 8004484:	40020470 	.word	0x40020470
 8004488:	40020488 	.word	0x40020488
 800448c:	400204a0 	.word	0x400204a0
 8004490:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f023 020e 	bic.w	r2, r3, #14
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f042 020a 	orr.w	r2, r2, #10
 80044a6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d007      	beq.n	80044c0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f042 0204 	orr.w	r2, r2, #4
 80044be:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a83      	ldr	r2, [pc, #524]	; (80046d4 <HAL_DMA_Start_IT+0x474>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d072      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a82      	ldr	r2, [pc, #520]	; (80046d8 <HAL_DMA_Start_IT+0x478>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d06d      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a80      	ldr	r2, [pc, #512]	; (80046dc <HAL_DMA_Start_IT+0x47c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d068      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a7f      	ldr	r2, [pc, #508]	; (80046e0 <HAL_DMA_Start_IT+0x480>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d063      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a7d      	ldr	r2, [pc, #500]	; (80046e4 <HAL_DMA_Start_IT+0x484>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d05e      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a7c      	ldr	r2, [pc, #496]	; (80046e8 <HAL_DMA_Start_IT+0x488>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d059      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a7a      	ldr	r2, [pc, #488]	; (80046ec <HAL_DMA_Start_IT+0x48c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d054      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a79      	ldr	r2, [pc, #484]	; (80046f0 <HAL_DMA_Start_IT+0x490>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d04f      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a77      	ldr	r2, [pc, #476]	; (80046f4 <HAL_DMA_Start_IT+0x494>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d04a      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a76      	ldr	r2, [pc, #472]	; (80046f8 <HAL_DMA_Start_IT+0x498>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d045      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a74      	ldr	r2, [pc, #464]	; (80046fc <HAL_DMA_Start_IT+0x49c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d040      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a73      	ldr	r2, [pc, #460]	; (8004700 <HAL_DMA_Start_IT+0x4a0>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d03b      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a71      	ldr	r2, [pc, #452]	; (8004704 <HAL_DMA_Start_IT+0x4a4>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d036      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a70      	ldr	r2, [pc, #448]	; (8004708 <HAL_DMA_Start_IT+0x4a8>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d031      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a6e      	ldr	r2, [pc, #440]	; (800470c <HAL_DMA_Start_IT+0x4ac>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d02c      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a6d      	ldr	r2, [pc, #436]	; (8004710 <HAL_DMA_Start_IT+0x4b0>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d027      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a6b      	ldr	r2, [pc, #428]	; (8004714 <HAL_DMA_Start_IT+0x4b4>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d022      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a6a      	ldr	r2, [pc, #424]	; (8004718 <HAL_DMA_Start_IT+0x4b8>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d01d      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a68      	ldr	r2, [pc, #416]	; (800471c <HAL_DMA_Start_IT+0x4bc>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d018      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a67      	ldr	r2, [pc, #412]	; (8004720 <HAL_DMA_Start_IT+0x4c0>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d013      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a65      	ldr	r2, [pc, #404]	; (8004724 <HAL_DMA_Start_IT+0x4c4>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d00e      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a64      	ldr	r2, [pc, #400]	; (8004728 <HAL_DMA_Start_IT+0x4c8>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d009      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a62      	ldr	r2, [pc, #392]	; (800472c <HAL_DMA_Start_IT+0x4cc>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d004      	beq.n	80045b0 <HAL_DMA_Start_IT+0x350>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a61      	ldr	r2, [pc, #388]	; (8004730 <HAL_DMA_Start_IT+0x4d0>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d101      	bne.n	80045b4 <HAL_DMA_Start_IT+0x354>
 80045b0:	2301      	movs	r3, #1
 80045b2:	e000      	b.n	80045b6 <HAL_DMA_Start_IT+0x356>
 80045b4:	2300      	movs	r3, #0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d01a      	beq.n	80045f0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d007      	beq.n	80045d8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045d6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d007      	beq.n	80045f0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045ee:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a37      	ldr	r2, [pc, #220]	; (80046d4 <HAL_DMA_Start_IT+0x474>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d04a      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a36      	ldr	r2, [pc, #216]	; (80046d8 <HAL_DMA_Start_IT+0x478>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d045      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a34      	ldr	r2, [pc, #208]	; (80046dc <HAL_DMA_Start_IT+0x47c>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d040      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a33      	ldr	r2, [pc, #204]	; (80046e0 <HAL_DMA_Start_IT+0x480>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d03b      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a31      	ldr	r2, [pc, #196]	; (80046e4 <HAL_DMA_Start_IT+0x484>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d036      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a30      	ldr	r2, [pc, #192]	; (80046e8 <HAL_DMA_Start_IT+0x488>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d031      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a2e      	ldr	r2, [pc, #184]	; (80046ec <HAL_DMA_Start_IT+0x48c>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d02c      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a2d      	ldr	r2, [pc, #180]	; (80046f0 <HAL_DMA_Start_IT+0x490>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d027      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a2b      	ldr	r2, [pc, #172]	; (80046f4 <HAL_DMA_Start_IT+0x494>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d022      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a2a      	ldr	r2, [pc, #168]	; (80046f8 <HAL_DMA_Start_IT+0x498>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d01d      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a28      	ldr	r2, [pc, #160]	; (80046fc <HAL_DMA_Start_IT+0x49c>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d018      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a27      	ldr	r2, [pc, #156]	; (8004700 <HAL_DMA_Start_IT+0x4a0>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d013      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a25      	ldr	r2, [pc, #148]	; (8004704 <HAL_DMA_Start_IT+0x4a4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d00e      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a24      	ldr	r2, [pc, #144]	; (8004708 <HAL_DMA_Start_IT+0x4a8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d009      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a22      	ldr	r2, [pc, #136]	; (800470c <HAL_DMA_Start_IT+0x4ac>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d004      	beq.n	8004690 <HAL_DMA_Start_IT+0x430>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a21      	ldr	r2, [pc, #132]	; (8004710 <HAL_DMA_Start_IT+0x4b0>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d108      	bne.n	80046a2 <HAL_DMA_Start_IT+0x442>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0201 	orr.w	r2, r2, #1
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	e012      	b.n	80046c8 <HAL_DMA_Start_IT+0x468>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0201 	orr.w	r2, r2, #1
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	e009      	b.n	80046c8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046ba:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80046c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3718      	adds	r7, #24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	40020010 	.word	0x40020010
 80046d8:	40020028 	.word	0x40020028
 80046dc:	40020040 	.word	0x40020040
 80046e0:	40020058 	.word	0x40020058
 80046e4:	40020070 	.word	0x40020070
 80046e8:	40020088 	.word	0x40020088
 80046ec:	400200a0 	.word	0x400200a0
 80046f0:	400200b8 	.word	0x400200b8
 80046f4:	40020410 	.word	0x40020410
 80046f8:	40020428 	.word	0x40020428
 80046fc:	40020440 	.word	0x40020440
 8004700:	40020458 	.word	0x40020458
 8004704:	40020470 	.word	0x40020470
 8004708:	40020488 	.word	0x40020488
 800470c:	400204a0 	.word	0x400204a0
 8004710:	400204b8 	.word	0x400204b8
 8004714:	58025408 	.word	0x58025408
 8004718:	5802541c 	.word	0x5802541c
 800471c:	58025430 	.word	0x58025430
 8004720:	58025444 	.word	0x58025444
 8004724:	58025458 	.word	0x58025458
 8004728:	5802546c 	.word	0x5802546c
 800472c:	58025480 	.word	0x58025480
 8004730:	58025494 	.word	0x58025494

08004734 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e237      	b.n	8004bb6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d004      	beq.n	800475c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2280      	movs	r2, #128	; 0x80
 8004756:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e22c      	b.n	8004bb6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a5c      	ldr	r2, [pc, #368]	; (80048d4 <HAL_DMA_Abort_IT+0x1a0>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d04a      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a5b      	ldr	r2, [pc, #364]	; (80048d8 <HAL_DMA_Abort_IT+0x1a4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d045      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a59      	ldr	r2, [pc, #356]	; (80048dc <HAL_DMA_Abort_IT+0x1a8>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d040      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a58      	ldr	r2, [pc, #352]	; (80048e0 <HAL_DMA_Abort_IT+0x1ac>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d03b      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a56      	ldr	r2, [pc, #344]	; (80048e4 <HAL_DMA_Abort_IT+0x1b0>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d036      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a55      	ldr	r2, [pc, #340]	; (80048e8 <HAL_DMA_Abort_IT+0x1b4>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d031      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a53      	ldr	r2, [pc, #332]	; (80048ec <HAL_DMA_Abort_IT+0x1b8>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d02c      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a52      	ldr	r2, [pc, #328]	; (80048f0 <HAL_DMA_Abort_IT+0x1bc>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d027      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a50      	ldr	r2, [pc, #320]	; (80048f4 <HAL_DMA_Abort_IT+0x1c0>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d022      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a4f      	ldr	r2, [pc, #316]	; (80048f8 <HAL_DMA_Abort_IT+0x1c4>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d01d      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a4d      	ldr	r2, [pc, #308]	; (80048fc <HAL_DMA_Abort_IT+0x1c8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d018      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a4c      	ldr	r2, [pc, #304]	; (8004900 <HAL_DMA_Abort_IT+0x1cc>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d013      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a4a      	ldr	r2, [pc, #296]	; (8004904 <HAL_DMA_Abort_IT+0x1d0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00e      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a49      	ldr	r2, [pc, #292]	; (8004908 <HAL_DMA_Abort_IT+0x1d4>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d009      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a47      	ldr	r2, [pc, #284]	; (800490c <HAL_DMA_Abort_IT+0x1d8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d004      	beq.n	80047fc <HAL_DMA_Abort_IT+0xc8>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a46      	ldr	r2, [pc, #280]	; (8004910 <HAL_DMA_Abort_IT+0x1dc>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d101      	bne.n	8004800 <HAL_DMA_Abort_IT+0xcc>
 80047fc:	2301      	movs	r3, #1
 80047fe:	e000      	b.n	8004802 <HAL_DMA_Abort_IT+0xce>
 8004800:	2300      	movs	r3, #0
 8004802:	2b00      	cmp	r3, #0
 8004804:	f000 8086 	beq.w	8004914 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2204      	movs	r2, #4
 800480c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a2f      	ldr	r2, [pc, #188]	; (80048d4 <HAL_DMA_Abort_IT+0x1a0>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d04a      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a2e      	ldr	r2, [pc, #184]	; (80048d8 <HAL_DMA_Abort_IT+0x1a4>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d045      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a2c      	ldr	r2, [pc, #176]	; (80048dc <HAL_DMA_Abort_IT+0x1a8>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d040      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a2b      	ldr	r2, [pc, #172]	; (80048e0 <HAL_DMA_Abort_IT+0x1ac>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d03b      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a29      	ldr	r2, [pc, #164]	; (80048e4 <HAL_DMA_Abort_IT+0x1b0>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d036      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a28      	ldr	r2, [pc, #160]	; (80048e8 <HAL_DMA_Abort_IT+0x1b4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d031      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a26      	ldr	r2, [pc, #152]	; (80048ec <HAL_DMA_Abort_IT+0x1b8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d02c      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a25      	ldr	r2, [pc, #148]	; (80048f0 <HAL_DMA_Abort_IT+0x1bc>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d027      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a23      	ldr	r2, [pc, #140]	; (80048f4 <HAL_DMA_Abort_IT+0x1c0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d022      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a22      	ldr	r2, [pc, #136]	; (80048f8 <HAL_DMA_Abort_IT+0x1c4>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d01d      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a20      	ldr	r2, [pc, #128]	; (80048fc <HAL_DMA_Abort_IT+0x1c8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d018      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a1f      	ldr	r2, [pc, #124]	; (8004900 <HAL_DMA_Abort_IT+0x1cc>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d013      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a1d      	ldr	r2, [pc, #116]	; (8004904 <HAL_DMA_Abort_IT+0x1d0>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d00e      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a1c      	ldr	r2, [pc, #112]	; (8004908 <HAL_DMA_Abort_IT+0x1d4>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d009      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a1a      	ldr	r2, [pc, #104]	; (800490c <HAL_DMA_Abort_IT+0x1d8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d004      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x17c>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a19      	ldr	r2, [pc, #100]	; (8004910 <HAL_DMA_Abort_IT+0x1dc>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d108      	bne.n	80048c2 <HAL_DMA_Abort_IT+0x18e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 0201 	bic.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	e178      	b.n	8004bb4 <HAL_DMA_Abort_IT+0x480>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0201 	bic.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	e16f      	b.n	8004bb4 <HAL_DMA_Abort_IT+0x480>
 80048d4:	40020010 	.word	0x40020010
 80048d8:	40020028 	.word	0x40020028
 80048dc:	40020040 	.word	0x40020040
 80048e0:	40020058 	.word	0x40020058
 80048e4:	40020070 	.word	0x40020070
 80048e8:	40020088 	.word	0x40020088
 80048ec:	400200a0 	.word	0x400200a0
 80048f0:	400200b8 	.word	0x400200b8
 80048f4:	40020410 	.word	0x40020410
 80048f8:	40020428 	.word	0x40020428
 80048fc:	40020440 	.word	0x40020440
 8004900:	40020458 	.word	0x40020458
 8004904:	40020470 	.word	0x40020470
 8004908:	40020488 	.word	0x40020488
 800490c:	400204a0 	.word	0x400204a0
 8004910:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 020e 	bic.w	r2, r2, #14
 8004922:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a6c      	ldr	r2, [pc, #432]	; (8004adc <HAL_DMA_Abort_IT+0x3a8>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d04a      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a6b      	ldr	r2, [pc, #428]	; (8004ae0 <HAL_DMA_Abort_IT+0x3ac>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d045      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a69      	ldr	r2, [pc, #420]	; (8004ae4 <HAL_DMA_Abort_IT+0x3b0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d040      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a68      	ldr	r2, [pc, #416]	; (8004ae8 <HAL_DMA_Abort_IT+0x3b4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d03b      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a66      	ldr	r2, [pc, #408]	; (8004aec <HAL_DMA_Abort_IT+0x3b8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d036      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a65      	ldr	r2, [pc, #404]	; (8004af0 <HAL_DMA_Abort_IT+0x3bc>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d031      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a63      	ldr	r2, [pc, #396]	; (8004af4 <HAL_DMA_Abort_IT+0x3c0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d02c      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a62      	ldr	r2, [pc, #392]	; (8004af8 <HAL_DMA_Abort_IT+0x3c4>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d027      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a60      	ldr	r2, [pc, #384]	; (8004afc <HAL_DMA_Abort_IT+0x3c8>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d022      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a5f      	ldr	r2, [pc, #380]	; (8004b00 <HAL_DMA_Abort_IT+0x3cc>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d01d      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a5d      	ldr	r2, [pc, #372]	; (8004b04 <HAL_DMA_Abort_IT+0x3d0>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d018      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a5c      	ldr	r2, [pc, #368]	; (8004b08 <HAL_DMA_Abort_IT+0x3d4>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d013      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a5a      	ldr	r2, [pc, #360]	; (8004b0c <HAL_DMA_Abort_IT+0x3d8>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d00e      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a59      	ldr	r2, [pc, #356]	; (8004b10 <HAL_DMA_Abort_IT+0x3dc>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d009      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a57      	ldr	r2, [pc, #348]	; (8004b14 <HAL_DMA_Abort_IT+0x3e0>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d004      	beq.n	80049c4 <HAL_DMA_Abort_IT+0x290>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a56      	ldr	r2, [pc, #344]	; (8004b18 <HAL_DMA_Abort_IT+0x3e4>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d108      	bne.n	80049d6 <HAL_DMA_Abort_IT+0x2a2>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0201 	bic.w	r2, r2, #1
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	e007      	b.n	80049e6 <HAL_DMA_Abort_IT+0x2b2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f022 0201 	bic.w	r2, r2, #1
 80049e4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a3c      	ldr	r2, [pc, #240]	; (8004adc <HAL_DMA_Abort_IT+0x3a8>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d072      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a3a      	ldr	r2, [pc, #232]	; (8004ae0 <HAL_DMA_Abort_IT+0x3ac>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d06d      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a39      	ldr	r2, [pc, #228]	; (8004ae4 <HAL_DMA_Abort_IT+0x3b0>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d068      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a37      	ldr	r2, [pc, #220]	; (8004ae8 <HAL_DMA_Abort_IT+0x3b4>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d063      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a36      	ldr	r2, [pc, #216]	; (8004aec <HAL_DMA_Abort_IT+0x3b8>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d05e      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a34      	ldr	r2, [pc, #208]	; (8004af0 <HAL_DMA_Abort_IT+0x3bc>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d059      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a33      	ldr	r2, [pc, #204]	; (8004af4 <HAL_DMA_Abort_IT+0x3c0>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d054      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a31      	ldr	r2, [pc, #196]	; (8004af8 <HAL_DMA_Abort_IT+0x3c4>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d04f      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a30      	ldr	r2, [pc, #192]	; (8004afc <HAL_DMA_Abort_IT+0x3c8>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d04a      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a2e      	ldr	r2, [pc, #184]	; (8004b00 <HAL_DMA_Abort_IT+0x3cc>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d045      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a2d      	ldr	r2, [pc, #180]	; (8004b04 <HAL_DMA_Abort_IT+0x3d0>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d040      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a2b      	ldr	r2, [pc, #172]	; (8004b08 <HAL_DMA_Abort_IT+0x3d4>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d03b      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a2a      	ldr	r2, [pc, #168]	; (8004b0c <HAL_DMA_Abort_IT+0x3d8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d036      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a28      	ldr	r2, [pc, #160]	; (8004b10 <HAL_DMA_Abort_IT+0x3dc>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d031      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a27      	ldr	r2, [pc, #156]	; (8004b14 <HAL_DMA_Abort_IT+0x3e0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d02c      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a25      	ldr	r2, [pc, #148]	; (8004b18 <HAL_DMA_Abort_IT+0x3e4>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d027      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a24      	ldr	r2, [pc, #144]	; (8004b1c <HAL_DMA_Abort_IT+0x3e8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d022      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a22      	ldr	r2, [pc, #136]	; (8004b20 <HAL_DMA_Abort_IT+0x3ec>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d01d      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a21      	ldr	r2, [pc, #132]	; (8004b24 <HAL_DMA_Abort_IT+0x3f0>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d018      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a1f      	ldr	r2, [pc, #124]	; (8004b28 <HAL_DMA_Abort_IT+0x3f4>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d013      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a1e      	ldr	r2, [pc, #120]	; (8004b2c <HAL_DMA_Abort_IT+0x3f8>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d00e      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a1c      	ldr	r2, [pc, #112]	; (8004b30 <HAL_DMA_Abort_IT+0x3fc>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d009      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a1b      	ldr	r2, [pc, #108]	; (8004b34 <HAL_DMA_Abort_IT+0x400>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d004      	beq.n	8004ad6 <HAL_DMA_Abort_IT+0x3a2>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a19      	ldr	r2, [pc, #100]	; (8004b38 <HAL_DMA_Abort_IT+0x404>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d132      	bne.n	8004b3c <HAL_DMA_Abort_IT+0x408>
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e031      	b.n	8004b3e <HAL_DMA_Abort_IT+0x40a>
 8004ada:	bf00      	nop
 8004adc:	40020010 	.word	0x40020010
 8004ae0:	40020028 	.word	0x40020028
 8004ae4:	40020040 	.word	0x40020040
 8004ae8:	40020058 	.word	0x40020058
 8004aec:	40020070 	.word	0x40020070
 8004af0:	40020088 	.word	0x40020088
 8004af4:	400200a0 	.word	0x400200a0
 8004af8:	400200b8 	.word	0x400200b8
 8004afc:	40020410 	.word	0x40020410
 8004b00:	40020428 	.word	0x40020428
 8004b04:	40020440 	.word	0x40020440
 8004b08:	40020458 	.word	0x40020458
 8004b0c:	40020470 	.word	0x40020470
 8004b10:	40020488 	.word	0x40020488
 8004b14:	400204a0 	.word	0x400204a0
 8004b18:	400204b8 	.word	0x400204b8
 8004b1c:	58025408 	.word	0x58025408
 8004b20:	5802541c 	.word	0x5802541c
 8004b24:	58025430 	.word	0x58025430
 8004b28:	58025444 	.word	0x58025444
 8004b2c:	58025458 	.word	0x58025458
 8004b30:	5802546c 	.word	0x5802546c
 8004b34:	58025480 	.word	0x58025480
 8004b38:	58025494 	.word	0x58025494
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d028      	beq.n	8004b94 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b50:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b56:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b5c:	f003 031f 	and.w	r3, r3, #31
 8004b60:	2201      	movs	r2, #1
 8004b62:	409a      	lsls	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004b70:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00c      	beq.n	8004b94 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b88:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004b92:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop

08004bc0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08a      	sub	sp, #40	; 0x28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004bcc:	4b67      	ldr	r3, [pc, #412]	; (8004d6c <HAL_DMA_IRQHandler+0x1ac>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a67      	ldr	r2, [pc, #412]	; (8004d70 <HAL_DMA_IRQHandler+0x1b0>)
 8004bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd6:	0a9b      	lsrs	r3, r3, #10
 8004bd8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bde:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004be6:	6a3b      	ldr	r3, [r7, #32]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a5f      	ldr	r2, [pc, #380]	; (8004d74 <HAL_DMA_IRQHandler+0x1b4>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d04a      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a5d      	ldr	r2, [pc, #372]	; (8004d78 <HAL_DMA_IRQHandler+0x1b8>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d045      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a5c      	ldr	r2, [pc, #368]	; (8004d7c <HAL_DMA_IRQHandler+0x1bc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d040      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a5a      	ldr	r2, [pc, #360]	; (8004d80 <HAL_DMA_IRQHandler+0x1c0>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d03b      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a59      	ldr	r2, [pc, #356]	; (8004d84 <HAL_DMA_IRQHandler+0x1c4>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d036      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a57      	ldr	r2, [pc, #348]	; (8004d88 <HAL_DMA_IRQHandler+0x1c8>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d031      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a56      	ldr	r2, [pc, #344]	; (8004d8c <HAL_DMA_IRQHandler+0x1cc>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d02c      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a54      	ldr	r2, [pc, #336]	; (8004d90 <HAL_DMA_IRQHandler+0x1d0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d027      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a53      	ldr	r2, [pc, #332]	; (8004d94 <HAL_DMA_IRQHandler+0x1d4>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d022      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a51      	ldr	r2, [pc, #324]	; (8004d98 <HAL_DMA_IRQHandler+0x1d8>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d01d      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a50      	ldr	r2, [pc, #320]	; (8004d9c <HAL_DMA_IRQHandler+0x1dc>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d018      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a4e      	ldr	r2, [pc, #312]	; (8004da0 <HAL_DMA_IRQHandler+0x1e0>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d013      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a4d      	ldr	r2, [pc, #308]	; (8004da4 <HAL_DMA_IRQHandler+0x1e4>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00e      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a4b      	ldr	r2, [pc, #300]	; (8004da8 <HAL_DMA_IRQHandler+0x1e8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d009      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a4a      	ldr	r2, [pc, #296]	; (8004dac <HAL_DMA_IRQHandler+0x1ec>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d004      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xd2>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a48      	ldr	r2, [pc, #288]	; (8004db0 <HAL_DMA_IRQHandler+0x1f0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d101      	bne.n	8004c96 <HAL_DMA_IRQHandler+0xd6>
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <HAL_DMA_IRQHandler+0xd8>
 8004c96:	2300      	movs	r3, #0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f000 842b 	beq.w	80054f4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ca2:	f003 031f 	and.w	r3, r3, #31
 8004ca6:	2208      	movs	r2, #8
 8004ca8:	409a      	lsls	r2, r3
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	4013      	ands	r3, r2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	f000 80a2 	beq.w	8004df8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a2e      	ldr	r2, [pc, #184]	; (8004d74 <HAL_DMA_IRQHandler+0x1b4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d04a      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a2d      	ldr	r2, [pc, #180]	; (8004d78 <HAL_DMA_IRQHandler+0x1b8>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d045      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a2b      	ldr	r2, [pc, #172]	; (8004d7c <HAL_DMA_IRQHandler+0x1bc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d040      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a2a      	ldr	r2, [pc, #168]	; (8004d80 <HAL_DMA_IRQHandler+0x1c0>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d03b      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a28      	ldr	r2, [pc, #160]	; (8004d84 <HAL_DMA_IRQHandler+0x1c4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d036      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a27      	ldr	r2, [pc, #156]	; (8004d88 <HAL_DMA_IRQHandler+0x1c8>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d031      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a25      	ldr	r2, [pc, #148]	; (8004d8c <HAL_DMA_IRQHandler+0x1cc>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d02c      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a24      	ldr	r2, [pc, #144]	; (8004d90 <HAL_DMA_IRQHandler+0x1d0>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d027      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a22      	ldr	r2, [pc, #136]	; (8004d94 <HAL_DMA_IRQHandler+0x1d4>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d022      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a21      	ldr	r2, [pc, #132]	; (8004d98 <HAL_DMA_IRQHandler+0x1d8>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d01d      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a1f      	ldr	r2, [pc, #124]	; (8004d9c <HAL_DMA_IRQHandler+0x1dc>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d018      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a1e      	ldr	r2, [pc, #120]	; (8004da0 <HAL_DMA_IRQHandler+0x1e0>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d013      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a1c      	ldr	r2, [pc, #112]	; (8004da4 <HAL_DMA_IRQHandler+0x1e4>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00e      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a1b      	ldr	r2, [pc, #108]	; (8004da8 <HAL_DMA_IRQHandler+0x1e8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d009      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a19      	ldr	r2, [pc, #100]	; (8004dac <HAL_DMA_IRQHandler+0x1ec>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d004      	beq.n	8004d54 <HAL_DMA_IRQHandler+0x194>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a18      	ldr	r2, [pc, #96]	; (8004db0 <HAL_DMA_IRQHandler+0x1f0>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d12f      	bne.n	8004db4 <HAL_DMA_IRQHandler+0x1f4>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	bf14      	ite	ne
 8004d62:	2301      	movne	r3, #1
 8004d64:	2300      	moveq	r3, #0
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	e02e      	b.n	8004dc8 <HAL_DMA_IRQHandler+0x208>
 8004d6a:	bf00      	nop
 8004d6c:	20000000 	.word	0x20000000
 8004d70:	1b4e81b5 	.word	0x1b4e81b5
 8004d74:	40020010 	.word	0x40020010
 8004d78:	40020028 	.word	0x40020028
 8004d7c:	40020040 	.word	0x40020040
 8004d80:	40020058 	.word	0x40020058
 8004d84:	40020070 	.word	0x40020070
 8004d88:	40020088 	.word	0x40020088
 8004d8c:	400200a0 	.word	0x400200a0
 8004d90:	400200b8 	.word	0x400200b8
 8004d94:	40020410 	.word	0x40020410
 8004d98:	40020428 	.word	0x40020428
 8004d9c:	40020440 	.word	0x40020440
 8004da0:	40020458 	.word	0x40020458
 8004da4:	40020470 	.word	0x40020470
 8004da8:	40020488 	.word	0x40020488
 8004dac:	400204a0 	.word	0x400204a0
 8004db0:	400204b8 	.word	0x400204b8
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0308 	and.w	r3, r3, #8
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	bf14      	ite	ne
 8004dc2:	2301      	movne	r3, #1
 8004dc4:	2300      	moveq	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d015      	beq.n	8004df8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0204 	bic.w	r2, r2, #4
 8004dda:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004de0:	f003 031f 	and.w	r3, r3, #31
 8004de4:	2208      	movs	r2, #8
 8004de6:	409a      	lsls	r2, r3
 8004de8:	6a3b      	ldr	r3, [r7, #32]
 8004dea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df0:	f043 0201 	orr.w	r2, r3, #1
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dfc:	f003 031f 	and.w	r3, r3, #31
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	fa22 f303 	lsr.w	r3, r2, r3
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d06e      	beq.n	8004eec <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a69      	ldr	r2, [pc, #420]	; (8004fb8 <HAL_DMA_IRQHandler+0x3f8>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d04a      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a67      	ldr	r2, [pc, #412]	; (8004fbc <HAL_DMA_IRQHandler+0x3fc>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d045      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a66      	ldr	r2, [pc, #408]	; (8004fc0 <HAL_DMA_IRQHandler+0x400>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d040      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a64      	ldr	r2, [pc, #400]	; (8004fc4 <HAL_DMA_IRQHandler+0x404>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d03b      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a63      	ldr	r2, [pc, #396]	; (8004fc8 <HAL_DMA_IRQHandler+0x408>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d036      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a61      	ldr	r2, [pc, #388]	; (8004fcc <HAL_DMA_IRQHandler+0x40c>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d031      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a60      	ldr	r2, [pc, #384]	; (8004fd0 <HAL_DMA_IRQHandler+0x410>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d02c      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a5e      	ldr	r2, [pc, #376]	; (8004fd4 <HAL_DMA_IRQHandler+0x414>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d027      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a5d      	ldr	r2, [pc, #372]	; (8004fd8 <HAL_DMA_IRQHandler+0x418>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d022      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a5b      	ldr	r2, [pc, #364]	; (8004fdc <HAL_DMA_IRQHandler+0x41c>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d01d      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a5a      	ldr	r2, [pc, #360]	; (8004fe0 <HAL_DMA_IRQHandler+0x420>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d018      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a58      	ldr	r2, [pc, #352]	; (8004fe4 <HAL_DMA_IRQHandler+0x424>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d013      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a57      	ldr	r2, [pc, #348]	; (8004fe8 <HAL_DMA_IRQHandler+0x428>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d00e      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a55      	ldr	r2, [pc, #340]	; (8004fec <HAL_DMA_IRQHandler+0x42c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d009      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a54      	ldr	r2, [pc, #336]	; (8004ff0 <HAL_DMA_IRQHandler+0x430>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d004      	beq.n	8004eae <HAL_DMA_IRQHandler+0x2ee>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a52      	ldr	r2, [pc, #328]	; (8004ff4 <HAL_DMA_IRQHandler+0x434>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d10a      	bne.n	8004ec4 <HAL_DMA_IRQHandler+0x304>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	bf14      	ite	ne
 8004ebc:	2301      	movne	r3, #1
 8004ebe:	2300      	moveq	r3, #0
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	e003      	b.n	8004ecc <HAL_DMA_IRQHandler+0x30c>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2300      	movs	r3, #0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00d      	beq.n	8004eec <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed4:	f003 031f 	and.w	r3, r3, #31
 8004ed8:	2201      	movs	r2, #1
 8004eda:	409a      	lsls	r2, r3
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee4:	f043 0202 	orr.w	r2, r3, #2
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ef0:	f003 031f 	and.w	r3, r3, #31
 8004ef4:	2204      	movs	r2, #4
 8004ef6:	409a      	lsls	r2, r3
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	4013      	ands	r3, r2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 808f 	beq.w	8005020 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a2c      	ldr	r2, [pc, #176]	; (8004fb8 <HAL_DMA_IRQHandler+0x3f8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d04a      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a2a      	ldr	r2, [pc, #168]	; (8004fbc <HAL_DMA_IRQHandler+0x3fc>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d045      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a29      	ldr	r2, [pc, #164]	; (8004fc0 <HAL_DMA_IRQHandler+0x400>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d040      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a27      	ldr	r2, [pc, #156]	; (8004fc4 <HAL_DMA_IRQHandler+0x404>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d03b      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a26      	ldr	r2, [pc, #152]	; (8004fc8 <HAL_DMA_IRQHandler+0x408>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d036      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a24      	ldr	r2, [pc, #144]	; (8004fcc <HAL_DMA_IRQHandler+0x40c>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d031      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a23      	ldr	r2, [pc, #140]	; (8004fd0 <HAL_DMA_IRQHandler+0x410>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d02c      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a21      	ldr	r2, [pc, #132]	; (8004fd4 <HAL_DMA_IRQHandler+0x414>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d027      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a20      	ldr	r2, [pc, #128]	; (8004fd8 <HAL_DMA_IRQHandler+0x418>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d022      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a1e      	ldr	r2, [pc, #120]	; (8004fdc <HAL_DMA_IRQHandler+0x41c>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d01d      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a1d      	ldr	r2, [pc, #116]	; (8004fe0 <HAL_DMA_IRQHandler+0x420>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d018      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a1b      	ldr	r2, [pc, #108]	; (8004fe4 <HAL_DMA_IRQHandler+0x424>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d013      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a1a      	ldr	r2, [pc, #104]	; (8004fe8 <HAL_DMA_IRQHandler+0x428>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d00e      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a18      	ldr	r2, [pc, #96]	; (8004fec <HAL_DMA_IRQHandler+0x42c>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d009      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a17      	ldr	r2, [pc, #92]	; (8004ff0 <HAL_DMA_IRQHandler+0x430>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d004      	beq.n	8004fa2 <HAL_DMA_IRQHandler+0x3e2>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a15      	ldr	r2, [pc, #84]	; (8004ff4 <HAL_DMA_IRQHandler+0x434>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d12a      	bne.n	8004ff8 <HAL_DMA_IRQHandler+0x438>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	bf14      	ite	ne
 8004fb0:	2301      	movne	r3, #1
 8004fb2:	2300      	moveq	r3, #0
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	e023      	b.n	8005000 <HAL_DMA_IRQHandler+0x440>
 8004fb8:	40020010 	.word	0x40020010
 8004fbc:	40020028 	.word	0x40020028
 8004fc0:	40020040 	.word	0x40020040
 8004fc4:	40020058 	.word	0x40020058
 8004fc8:	40020070 	.word	0x40020070
 8004fcc:	40020088 	.word	0x40020088
 8004fd0:	400200a0 	.word	0x400200a0
 8004fd4:	400200b8 	.word	0x400200b8
 8004fd8:	40020410 	.word	0x40020410
 8004fdc:	40020428 	.word	0x40020428
 8004fe0:	40020440 	.word	0x40020440
 8004fe4:	40020458 	.word	0x40020458
 8004fe8:	40020470 	.word	0x40020470
 8004fec:	40020488 	.word	0x40020488
 8004ff0:	400204a0 	.word	0x400204a0
 8004ff4:	400204b8 	.word	0x400204b8
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2300      	movs	r3, #0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00d      	beq.n	8005020 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005008:	f003 031f 	and.w	r3, r3, #31
 800500c:	2204      	movs	r2, #4
 800500e:	409a      	lsls	r2, r3
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005018:	f043 0204 	orr.w	r2, r3, #4
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005024:	f003 031f 	and.w	r3, r3, #31
 8005028:	2210      	movs	r2, #16
 800502a:	409a      	lsls	r2, r3
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	4013      	ands	r3, r2
 8005030:	2b00      	cmp	r3, #0
 8005032:	f000 80a6 	beq.w	8005182 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a85      	ldr	r2, [pc, #532]	; (8005250 <HAL_DMA_IRQHandler+0x690>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d04a      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a83      	ldr	r2, [pc, #524]	; (8005254 <HAL_DMA_IRQHandler+0x694>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d045      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a82      	ldr	r2, [pc, #520]	; (8005258 <HAL_DMA_IRQHandler+0x698>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d040      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a80      	ldr	r2, [pc, #512]	; (800525c <HAL_DMA_IRQHandler+0x69c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d03b      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a7f      	ldr	r2, [pc, #508]	; (8005260 <HAL_DMA_IRQHandler+0x6a0>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d036      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a7d      	ldr	r2, [pc, #500]	; (8005264 <HAL_DMA_IRQHandler+0x6a4>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d031      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a7c      	ldr	r2, [pc, #496]	; (8005268 <HAL_DMA_IRQHandler+0x6a8>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d02c      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a7a      	ldr	r2, [pc, #488]	; (800526c <HAL_DMA_IRQHandler+0x6ac>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d027      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a79      	ldr	r2, [pc, #484]	; (8005270 <HAL_DMA_IRQHandler+0x6b0>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d022      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a77      	ldr	r2, [pc, #476]	; (8005274 <HAL_DMA_IRQHandler+0x6b4>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d01d      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a76      	ldr	r2, [pc, #472]	; (8005278 <HAL_DMA_IRQHandler+0x6b8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d018      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a74      	ldr	r2, [pc, #464]	; (800527c <HAL_DMA_IRQHandler+0x6bc>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d013      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a73      	ldr	r2, [pc, #460]	; (8005280 <HAL_DMA_IRQHandler+0x6c0>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d00e      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a71      	ldr	r2, [pc, #452]	; (8005284 <HAL_DMA_IRQHandler+0x6c4>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d009      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a70      	ldr	r2, [pc, #448]	; (8005288 <HAL_DMA_IRQHandler+0x6c8>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d004      	beq.n	80050d6 <HAL_DMA_IRQHandler+0x516>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a6e      	ldr	r2, [pc, #440]	; (800528c <HAL_DMA_IRQHandler+0x6cc>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d10a      	bne.n	80050ec <HAL_DMA_IRQHandler+0x52c>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0308 	and.w	r3, r3, #8
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	bf14      	ite	ne
 80050e4:	2301      	movne	r3, #1
 80050e6:	2300      	moveq	r3, #0
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	e009      	b.n	8005100 <HAL_DMA_IRQHandler+0x540>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	bf14      	ite	ne
 80050fa:	2301      	movne	r3, #1
 80050fc:	2300      	moveq	r3, #0
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d03e      	beq.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005108:	f003 031f 	and.w	r3, r3, #31
 800510c:	2210      	movs	r2, #16
 800510e:	409a      	lsls	r2, r3
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d018      	beq.n	8005154 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d108      	bne.n	8005142 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005134:	2b00      	cmp	r3, #0
 8005136:	d024      	beq.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	4798      	blx	r3
 8005140:	e01f      	b.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005146:	2b00      	cmp	r3, #0
 8005148:	d01b      	beq.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	4798      	blx	r3
 8005152:	e016      	b.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800515e:	2b00      	cmp	r3, #0
 8005160:	d107      	bne.n	8005172 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f022 0208 	bic.w	r2, r2, #8
 8005170:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005186:	f003 031f 	and.w	r3, r3, #31
 800518a:	2220      	movs	r2, #32
 800518c:	409a      	lsls	r2, r3
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	4013      	ands	r3, r2
 8005192:	2b00      	cmp	r3, #0
 8005194:	f000 8110 	beq.w	80053b8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a2c      	ldr	r2, [pc, #176]	; (8005250 <HAL_DMA_IRQHandler+0x690>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d04a      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a2b      	ldr	r2, [pc, #172]	; (8005254 <HAL_DMA_IRQHandler+0x694>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d045      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a29      	ldr	r2, [pc, #164]	; (8005258 <HAL_DMA_IRQHandler+0x698>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d040      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a28      	ldr	r2, [pc, #160]	; (800525c <HAL_DMA_IRQHandler+0x69c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d03b      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a26      	ldr	r2, [pc, #152]	; (8005260 <HAL_DMA_IRQHandler+0x6a0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d036      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a25      	ldr	r2, [pc, #148]	; (8005264 <HAL_DMA_IRQHandler+0x6a4>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d031      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a23      	ldr	r2, [pc, #140]	; (8005268 <HAL_DMA_IRQHandler+0x6a8>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d02c      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a22      	ldr	r2, [pc, #136]	; (800526c <HAL_DMA_IRQHandler+0x6ac>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d027      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a20      	ldr	r2, [pc, #128]	; (8005270 <HAL_DMA_IRQHandler+0x6b0>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d022      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a1f      	ldr	r2, [pc, #124]	; (8005274 <HAL_DMA_IRQHandler+0x6b4>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d01d      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a1d      	ldr	r2, [pc, #116]	; (8005278 <HAL_DMA_IRQHandler+0x6b8>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d018      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a1c      	ldr	r2, [pc, #112]	; (800527c <HAL_DMA_IRQHandler+0x6bc>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d013      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a1a      	ldr	r2, [pc, #104]	; (8005280 <HAL_DMA_IRQHandler+0x6c0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00e      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a19      	ldr	r2, [pc, #100]	; (8005284 <HAL_DMA_IRQHandler+0x6c4>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d009      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a17      	ldr	r2, [pc, #92]	; (8005288 <HAL_DMA_IRQHandler+0x6c8>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d004      	beq.n	8005238 <HAL_DMA_IRQHandler+0x678>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a16      	ldr	r2, [pc, #88]	; (800528c <HAL_DMA_IRQHandler+0x6cc>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d12b      	bne.n	8005290 <HAL_DMA_IRQHandler+0x6d0>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0310 	and.w	r3, r3, #16
 8005242:	2b00      	cmp	r3, #0
 8005244:	bf14      	ite	ne
 8005246:	2301      	movne	r3, #1
 8005248:	2300      	moveq	r3, #0
 800524a:	b2db      	uxtb	r3, r3
 800524c:	e02a      	b.n	80052a4 <HAL_DMA_IRQHandler+0x6e4>
 800524e:	bf00      	nop
 8005250:	40020010 	.word	0x40020010
 8005254:	40020028 	.word	0x40020028
 8005258:	40020040 	.word	0x40020040
 800525c:	40020058 	.word	0x40020058
 8005260:	40020070 	.word	0x40020070
 8005264:	40020088 	.word	0x40020088
 8005268:	400200a0 	.word	0x400200a0
 800526c:	400200b8 	.word	0x400200b8
 8005270:	40020410 	.word	0x40020410
 8005274:	40020428 	.word	0x40020428
 8005278:	40020440 	.word	0x40020440
 800527c:	40020458 	.word	0x40020458
 8005280:	40020470 	.word	0x40020470
 8005284:	40020488 	.word	0x40020488
 8005288:	400204a0 	.word	0x400204a0
 800528c:	400204b8 	.word	0x400204b8
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0302 	and.w	r3, r3, #2
 800529a:	2b00      	cmp	r3, #0
 800529c:	bf14      	ite	ne
 800529e:	2301      	movne	r3, #1
 80052a0:	2300      	moveq	r3, #0
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f000 8087 	beq.w	80053b8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ae:	f003 031f 	and.w	r3, r3, #31
 80052b2:	2220      	movs	r2, #32
 80052b4:	409a      	lsls	r2, r3
 80052b6:	6a3b      	ldr	r3, [r7, #32]
 80052b8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	d139      	bne.n	800533a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f022 0216 	bic.w	r2, r2, #22
 80052d4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	695a      	ldr	r2, [r3, #20]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052e4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d103      	bne.n	80052f6 <HAL_DMA_IRQHandler+0x736>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d007      	beq.n	8005306 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f022 0208 	bic.w	r2, r2, #8
 8005304:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800530a:	f003 031f 	and.w	r3, r3, #31
 800530e:	223f      	movs	r2, #63	; 0x3f
 8005310:	409a      	lsls	r2, r3
 8005312:	6a3b      	ldr	r3, [r7, #32]
 8005314:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 834a 	beq.w	80059c4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	4798      	blx	r3
          }
          return;
 8005338:	e344      	b.n	80059c4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d018      	beq.n	800537a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d108      	bne.n	8005368 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800535a:	2b00      	cmp	r3, #0
 800535c:	d02c      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	4798      	blx	r3
 8005366:	e027      	b.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800536c:	2b00      	cmp	r3, #0
 800536e:	d023      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	4798      	blx	r3
 8005378:	e01e      	b.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10f      	bne.n	80053a8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f022 0210 	bic.w	r2, r2, #16
 8005396:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d003      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 8306 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f000 8088 	beq.w	80054e0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2204      	movs	r2, #4
 80053d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a7a      	ldr	r2, [pc, #488]	; (80055c8 <HAL_DMA_IRQHandler+0xa08>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d04a      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a79      	ldr	r2, [pc, #484]	; (80055cc <HAL_DMA_IRQHandler+0xa0c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d045      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a77      	ldr	r2, [pc, #476]	; (80055d0 <HAL_DMA_IRQHandler+0xa10>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d040      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a76      	ldr	r2, [pc, #472]	; (80055d4 <HAL_DMA_IRQHandler+0xa14>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d03b      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a74      	ldr	r2, [pc, #464]	; (80055d8 <HAL_DMA_IRQHandler+0xa18>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d036      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a73      	ldr	r2, [pc, #460]	; (80055dc <HAL_DMA_IRQHandler+0xa1c>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d031      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a71      	ldr	r2, [pc, #452]	; (80055e0 <HAL_DMA_IRQHandler+0xa20>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d02c      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a70      	ldr	r2, [pc, #448]	; (80055e4 <HAL_DMA_IRQHandler+0xa24>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d027      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a6e      	ldr	r2, [pc, #440]	; (80055e8 <HAL_DMA_IRQHandler+0xa28>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d022      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a6d      	ldr	r2, [pc, #436]	; (80055ec <HAL_DMA_IRQHandler+0xa2c>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d01d      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a6b      	ldr	r2, [pc, #428]	; (80055f0 <HAL_DMA_IRQHandler+0xa30>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d018      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a6a      	ldr	r2, [pc, #424]	; (80055f4 <HAL_DMA_IRQHandler+0xa34>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d013      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a68      	ldr	r2, [pc, #416]	; (80055f8 <HAL_DMA_IRQHandler+0xa38>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d00e      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a67      	ldr	r2, [pc, #412]	; (80055fc <HAL_DMA_IRQHandler+0xa3c>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d009      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a65      	ldr	r2, [pc, #404]	; (8005600 <HAL_DMA_IRQHandler+0xa40>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d004      	beq.n	8005478 <HAL_DMA_IRQHandler+0x8b8>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a64      	ldr	r2, [pc, #400]	; (8005604 <HAL_DMA_IRQHandler+0xa44>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d108      	bne.n	800548a <HAL_DMA_IRQHandler+0x8ca>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 0201 	bic.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	e007      	b.n	800549a <HAL_DMA_IRQHandler+0x8da>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0201 	bic.w	r2, r2, #1
 8005498:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	3301      	adds	r3, #1
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d307      	bcc.n	80054b6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0301 	and.w	r3, r3, #1
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1f2      	bne.n	800549a <HAL_DMA_IRQHandler+0x8da>
 80054b4:	e000      	b.n	80054b8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80054b6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d004      	beq.n	80054d0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2203      	movs	r2, #3
 80054ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80054ce:	e003      	b.n	80054d8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f000 8272 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	4798      	blx	r3
 80054f2:	e26c      	b.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a43      	ldr	r2, [pc, #268]	; (8005608 <HAL_DMA_IRQHandler+0xa48>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d022      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a42      	ldr	r2, [pc, #264]	; (800560c <HAL_DMA_IRQHandler+0xa4c>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d01d      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a40      	ldr	r2, [pc, #256]	; (8005610 <HAL_DMA_IRQHandler+0xa50>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d018      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a3f      	ldr	r2, [pc, #252]	; (8005614 <HAL_DMA_IRQHandler+0xa54>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d013      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a3d      	ldr	r2, [pc, #244]	; (8005618 <HAL_DMA_IRQHandler+0xa58>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d00e      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a3c      	ldr	r2, [pc, #240]	; (800561c <HAL_DMA_IRQHandler+0xa5c>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d009      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a3a      	ldr	r2, [pc, #232]	; (8005620 <HAL_DMA_IRQHandler+0xa60>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d004      	beq.n	8005544 <HAL_DMA_IRQHandler+0x984>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a39      	ldr	r2, [pc, #228]	; (8005624 <HAL_DMA_IRQHandler+0xa64>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d101      	bne.n	8005548 <HAL_DMA_IRQHandler+0x988>
 8005544:	2301      	movs	r3, #1
 8005546:	e000      	b.n	800554a <HAL_DMA_IRQHandler+0x98a>
 8005548:	2300      	movs	r3, #0
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 823f 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800555c:	f003 031f 	and.w	r3, r3, #31
 8005560:	2204      	movs	r2, #4
 8005562:	409a      	lsls	r2, r3
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	4013      	ands	r3, r2
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 80cd 	beq.w	8005708 <HAL_DMA_IRQHandler+0xb48>
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 80c7 	beq.w	8005708 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800557e:	f003 031f 	and.w	r3, r3, #31
 8005582:	2204      	movs	r2, #4
 8005584:	409a      	lsls	r2, r3
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d049      	beq.n	8005628 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d109      	bne.n	80055b2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 8210 	beq.w	80059c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055b0:	e20a      	b.n	80059c8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f000 8206 	beq.w	80059c8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055c4:	e200      	b.n	80059c8 <HAL_DMA_IRQHandler+0xe08>
 80055c6:	bf00      	nop
 80055c8:	40020010 	.word	0x40020010
 80055cc:	40020028 	.word	0x40020028
 80055d0:	40020040 	.word	0x40020040
 80055d4:	40020058 	.word	0x40020058
 80055d8:	40020070 	.word	0x40020070
 80055dc:	40020088 	.word	0x40020088
 80055e0:	400200a0 	.word	0x400200a0
 80055e4:	400200b8 	.word	0x400200b8
 80055e8:	40020410 	.word	0x40020410
 80055ec:	40020428 	.word	0x40020428
 80055f0:	40020440 	.word	0x40020440
 80055f4:	40020458 	.word	0x40020458
 80055f8:	40020470 	.word	0x40020470
 80055fc:	40020488 	.word	0x40020488
 8005600:	400204a0 	.word	0x400204a0
 8005604:	400204b8 	.word	0x400204b8
 8005608:	58025408 	.word	0x58025408
 800560c:	5802541c 	.word	0x5802541c
 8005610:	58025430 	.word	0x58025430
 8005614:	58025444 	.word	0x58025444
 8005618:	58025458 	.word	0x58025458
 800561c:	5802546c 	.word	0x5802546c
 8005620:	58025480 	.word	0x58025480
 8005624:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b00      	cmp	r3, #0
 8005630:	d160      	bne.n	80056f4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a7f      	ldr	r2, [pc, #508]	; (8005834 <HAL_DMA_IRQHandler+0xc74>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d04a      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a7d      	ldr	r2, [pc, #500]	; (8005838 <HAL_DMA_IRQHandler+0xc78>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d045      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a7c      	ldr	r2, [pc, #496]	; (800583c <HAL_DMA_IRQHandler+0xc7c>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d040      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a7a      	ldr	r2, [pc, #488]	; (8005840 <HAL_DMA_IRQHandler+0xc80>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d03b      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a79      	ldr	r2, [pc, #484]	; (8005844 <HAL_DMA_IRQHandler+0xc84>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d036      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a77      	ldr	r2, [pc, #476]	; (8005848 <HAL_DMA_IRQHandler+0xc88>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d031      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a76      	ldr	r2, [pc, #472]	; (800584c <HAL_DMA_IRQHandler+0xc8c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d02c      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a74      	ldr	r2, [pc, #464]	; (8005850 <HAL_DMA_IRQHandler+0xc90>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d027      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a73      	ldr	r2, [pc, #460]	; (8005854 <HAL_DMA_IRQHandler+0xc94>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d022      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a71      	ldr	r2, [pc, #452]	; (8005858 <HAL_DMA_IRQHandler+0xc98>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d01d      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a70      	ldr	r2, [pc, #448]	; (800585c <HAL_DMA_IRQHandler+0xc9c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d018      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a6e      	ldr	r2, [pc, #440]	; (8005860 <HAL_DMA_IRQHandler+0xca0>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d013      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a6d      	ldr	r2, [pc, #436]	; (8005864 <HAL_DMA_IRQHandler+0xca4>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d00e      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a6b      	ldr	r2, [pc, #428]	; (8005868 <HAL_DMA_IRQHandler+0xca8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d009      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a6a      	ldr	r2, [pc, #424]	; (800586c <HAL_DMA_IRQHandler+0xcac>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d004      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xb12>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a68      	ldr	r2, [pc, #416]	; (8005870 <HAL_DMA_IRQHandler+0xcb0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d108      	bne.n	80056e4 <HAL_DMA_IRQHandler+0xb24>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0208 	bic.w	r2, r2, #8
 80056e0:	601a      	str	r2, [r3, #0]
 80056e2:	e007      	b.n	80056f4 <HAL_DMA_IRQHandler+0xb34>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f022 0204 	bic.w	r2, r2, #4
 80056f2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f000 8165 	beq.w	80059c8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005706:	e15f      	b.n	80059c8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800570c:	f003 031f 	and.w	r3, r3, #31
 8005710:	2202      	movs	r2, #2
 8005712:	409a      	lsls	r2, r3
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	4013      	ands	r3, r2
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 80c5 	beq.w	80058a8 <HAL_DMA_IRQHandler+0xce8>
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 80bf 	beq.w	80058a8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800572e:	f003 031f 	and.w	r3, r3, #31
 8005732:	2202      	movs	r2, #2
 8005734:	409a      	lsls	r2, r3
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d018      	beq.n	8005776 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d109      	bne.n	8005762 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005752:	2b00      	cmp	r3, #0
 8005754:	f000 813a 	beq.w	80059cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005760:	e134      	b.n	80059cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 8130 	beq.w	80059cc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005774:	e12a      	b.n	80059cc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	f003 0320 	and.w	r3, r3, #32
 800577c:	2b00      	cmp	r3, #0
 800577e:	f040 8089 	bne.w	8005894 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a2b      	ldr	r2, [pc, #172]	; (8005834 <HAL_DMA_IRQHandler+0xc74>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d04a      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a29      	ldr	r2, [pc, #164]	; (8005838 <HAL_DMA_IRQHandler+0xc78>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d045      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a28      	ldr	r2, [pc, #160]	; (800583c <HAL_DMA_IRQHandler+0xc7c>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d040      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a26      	ldr	r2, [pc, #152]	; (8005840 <HAL_DMA_IRQHandler+0xc80>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d03b      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a25      	ldr	r2, [pc, #148]	; (8005844 <HAL_DMA_IRQHandler+0xc84>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d036      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a23      	ldr	r2, [pc, #140]	; (8005848 <HAL_DMA_IRQHandler+0xc88>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d031      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a22      	ldr	r2, [pc, #136]	; (800584c <HAL_DMA_IRQHandler+0xc8c>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d02c      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a20      	ldr	r2, [pc, #128]	; (8005850 <HAL_DMA_IRQHandler+0xc90>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d027      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a1f      	ldr	r2, [pc, #124]	; (8005854 <HAL_DMA_IRQHandler+0xc94>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d022      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a1d      	ldr	r2, [pc, #116]	; (8005858 <HAL_DMA_IRQHandler+0xc98>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d01d      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a1c      	ldr	r2, [pc, #112]	; (800585c <HAL_DMA_IRQHandler+0xc9c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d018      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a1a      	ldr	r2, [pc, #104]	; (8005860 <HAL_DMA_IRQHandler+0xca0>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d013      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a19      	ldr	r2, [pc, #100]	; (8005864 <HAL_DMA_IRQHandler+0xca4>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d00e      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a17      	ldr	r2, [pc, #92]	; (8005868 <HAL_DMA_IRQHandler+0xca8>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d009      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a16      	ldr	r2, [pc, #88]	; (800586c <HAL_DMA_IRQHandler+0xcac>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d004      	beq.n	8005822 <HAL_DMA_IRQHandler+0xc62>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a14      	ldr	r2, [pc, #80]	; (8005870 <HAL_DMA_IRQHandler+0xcb0>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d128      	bne.n	8005874 <HAL_DMA_IRQHandler+0xcb4>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0214 	bic.w	r2, r2, #20
 8005830:	601a      	str	r2, [r3, #0]
 8005832:	e027      	b.n	8005884 <HAL_DMA_IRQHandler+0xcc4>
 8005834:	40020010 	.word	0x40020010
 8005838:	40020028 	.word	0x40020028
 800583c:	40020040 	.word	0x40020040
 8005840:	40020058 	.word	0x40020058
 8005844:	40020070 	.word	0x40020070
 8005848:	40020088 	.word	0x40020088
 800584c:	400200a0 	.word	0x400200a0
 8005850:	400200b8 	.word	0x400200b8
 8005854:	40020410 	.word	0x40020410
 8005858:	40020428 	.word	0x40020428
 800585c:	40020440 	.word	0x40020440
 8005860:	40020458 	.word	0x40020458
 8005864:	40020470 	.word	0x40020470
 8005868:	40020488 	.word	0x40020488
 800586c:	400204a0 	.word	0x400204a0
 8005870:	400204b8 	.word	0x400204b8
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 020a 	bic.w	r2, r2, #10
 8005882:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005898:	2b00      	cmp	r3, #0
 800589a:	f000 8097 	beq.w	80059cc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058a6:	e091      	b.n	80059cc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058ac:	f003 031f 	and.w	r3, r3, #31
 80058b0:	2208      	movs	r2, #8
 80058b2:	409a      	lsls	r2, r3
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	4013      	ands	r3, r2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	f000 8088 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	f003 0308 	and.w	r3, r3, #8
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f000 8082 	beq.w	80059ce <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a41      	ldr	r2, [pc, #260]	; (80059d4 <HAL_DMA_IRQHandler+0xe14>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d04a      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a3f      	ldr	r2, [pc, #252]	; (80059d8 <HAL_DMA_IRQHandler+0xe18>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d045      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a3e      	ldr	r2, [pc, #248]	; (80059dc <HAL_DMA_IRQHandler+0xe1c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d040      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a3c      	ldr	r2, [pc, #240]	; (80059e0 <HAL_DMA_IRQHandler+0xe20>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d03b      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a3b      	ldr	r2, [pc, #236]	; (80059e4 <HAL_DMA_IRQHandler+0xe24>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d036      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a39      	ldr	r2, [pc, #228]	; (80059e8 <HAL_DMA_IRQHandler+0xe28>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d031      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a38      	ldr	r2, [pc, #224]	; (80059ec <HAL_DMA_IRQHandler+0xe2c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d02c      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a36      	ldr	r2, [pc, #216]	; (80059f0 <HAL_DMA_IRQHandler+0xe30>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d027      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a35      	ldr	r2, [pc, #212]	; (80059f4 <HAL_DMA_IRQHandler+0xe34>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d022      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a33      	ldr	r2, [pc, #204]	; (80059f8 <HAL_DMA_IRQHandler+0xe38>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d01d      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a32      	ldr	r2, [pc, #200]	; (80059fc <HAL_DMA_IRQHandler+0xe3c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d018      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a30      	ldr	r2, [pc, #192]	; (8005a00 <HAL_DMA_IRQHandler+0xe40>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d013      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a2f      	ldr	r2, [pc, #188]	; (8005a04 <HAL_DMA_IRQHandler+0xe44>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d00e      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a2d      	ldr	r2, [pc, #180]	; (8005a08 <HAL_DMA_IRQHandler+0xe48>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d009      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a2c      	ldr	r2, [pc, #176]	; (8005a0c <HAL_DMA_IRQHandler+0xe4c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d004      	beq.n	800596a <HAL_DMA_IRQHandler+0xdaa>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a2a      	ldr	r2, [pc, #168]	; (8005a10 <HAL_DMA_IRQHandler+0xe50>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d108      	bne.n	800597c <HAL_DMA_IRQHandler+0xdbc>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 021c 	bic.w	r2, r2, #28
 8005978:	601a      	str	r2, [r3, #0]
 800597a:	e007      	b.n	800598c <HAL_DMA_IRQHandler+0xdcc>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 020e 	bic.w	r2, r2, #14
 800598a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005990:	f003 031f 	and.w	r3, r3, #31
 8005994:	2201      	movs	r2, #1
 8005996:	409a      	lsls	r2, r3
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d009      	beq.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	4798      	blx	r3
 80059c2:	e004      	b.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
          return;
 80059c4:	bf00      	nop
 80059c6:	e002      	b.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059c8:	bf00      	nop
 80059ca:	e000      	b.n	80059ce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059cc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80059ce:	3728      	adds	r7, #40	; 0x28
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	40020010 	.word	0x40020010
 80059d8:	40020028 	.word	0x40020028
 80059dc:	40020040 	.word	0x40020040
 80059e0:	40020058 	.word	0x40020058
 80059e4:	40020070 	.word	0x40020070
 80059e8:	40020088 	.word	0x40020088
 80059ec:	400200a0 	.word	0x400200a0
 80059f0:	400200b8 	.word	0x400200b8
 80059f4:	40020410 	.word	0x40020410
 80059f8:	40020428 	.word	0x40020428
 80059fc:	40020440 	.word	0x40020440
 8005a00:	40020458 	.word	0x40020458
 8005a04:	40020470 	.word	0x40020470
 8005a08:	40020488 	.word	0x40020488
 8005a0c:	400204a0 	.word	0x400204a0
 8005a10:	400204b8 	.word	0x400204b8

08005a14 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b087      	sub	sp, #28
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
 8005a20:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a26:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a2c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a7f      	ldr	r2, [pc, #508]	; (8005c30 <DMA_SetConfig+0x21c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d072      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a7d      	ldr	r2, [pc, #500]	; (8005c34 <DMA_SetConfig+0x220>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d06d      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a7c      	ldr	r2, [pc, #496]	; (8005c38 <DMA_SetConfig+0x224>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d068      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a7a      	ldr	r2, [pc, #488]	; (8005c3c <DMA_SetConfig+0x228>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d063      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a79      	ldr	r2, [pc, #484]	; (8005c40 <DMA_SetConfig+0x22c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d05e      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a77      	ldr	r2, [pc, #476]	; (8005c44 <DMA_SetConfig+0x230>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d059      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a76      	ldr	r2, [pc, #472]	; (8005c48 <DMA_SetConfig+0x234>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d054      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a74      	ldr	r2, [pc, #464]	; (8005c4c <DMA_SetConfig+0x238>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d04f      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a73      	ldr	r2, [pc, #460]	; (8005c50 <DMA_SetConfig+0x23c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d04a      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a71      	ldr	r2, [pc, #452]	; (8005c54 <DMA_SetConfig+0x240>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d045      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a70      	ldr	r2, [pc, #448]	; (8005c58 <DMA_SetConfig+0x244>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d040      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a6e      	ldr	r2, [pc, #440]	; (8005c5c <DMA_SetConfig+0x248>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d03b      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a6d      	ldr	r2, [pc, #436]	; (8005c60 <DMA_SetConfig+0x24c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d036      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a6b      	ldr	r2, [pc, #428]	; (8005c64 <DMA_SetConfig+0x250>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d031      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a6a      	ldr	r2, [pc, #424]	; (8005c68 <DMA_SetConfig+0x254>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d02c      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a68      	ldr	r2, [pc, #416]	; (8005c6c <DMA_SetConfig+0x258>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d027      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a67      	ldr	r2, [pc, #412]	; (8005c70 <DMA_SetConfig+0x25c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d022      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a65      	ldr	r2, [pc, #404]	; (8005c74 <DMA_SetConfig+0x260>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d01d      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a64      	ldr	r2, [pc, #400]	; (8005c78 <DMA_SetConfig+0x264>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d018      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a62      	ldr	r2, [pc, #392]	; (8005c7c <DMA_SetConfig+0x268>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d013      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a61      	ldr	r2, [pc, #388]	; (8005c80 <DMA_SetConfig+0x26c>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d00e      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a5f      	ldr	r2, [pc, #380]	; (8005c84 <DMA_SetConfig+0x270>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d009      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a5e      	ldr	r2, [pc, #376]	; (8005c88 <DMA_SetConfig+0x274>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d004      	beq.n	8005b1e <DMA_SetConfig+0x10a>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a5c      	ldr	r2, [pc, #368]	; (8005c8c <DMA_SetConfig+0x278>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d101      	bne.n	8005b22 <DMA_SetConfig+0x10e>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e000      	b.n	8005b24 <DMA_SetConfig+0x110>
 8005b22:	2300      	movs	r3, #0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00d      	beq.n	8005b44 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005b30:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d004      	beq.n	8005b44 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005b42:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a39      	ldr	r2, [pc, #228]	; (8005c30 <DMA_SetConfig+0x21c>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d04a      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a38      	ldr	r2, [pc, #224]	; (8005c34 <DMA_SetConfig+0x220>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d045      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a36      	ldr	r2, [pc, #216]	; (8005c38 <DMA_SetConfig+0x224>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d040      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a35      	ldr	r2, [pc, #212]	; (8005c3c <DMA_SetConfig+0x228>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d03b      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a33      	ldr	r2, [pc, #204]	; (8005c40 <DMA_SetConfig+0x22c>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d036      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a32      	ldr	r2, [pc, #200]	; (8005c44 <DMA_SetConfig+0x230>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d031      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a30      	ldr	r2, [pc, #192]	; (8005c48 <DMA_SetConfig+0x234>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d02c      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a2f      	ldr	r2, [pc, #188]	; (8005c4c <DMA_SetConfig+0x238>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d027      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a2d      	ldr	r2, [pc, #180]	; (8005c50 <DMA_SetConfig+0x23c>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d022      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a2c      	ldr	r2, [pc, #176]	; (8005c54 <DMA_SetConfig+0x240>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d01d      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a2a      	ldr	r2, [pc, #168]	; (8005c58 <DMA_SetConfig+0x244>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d018      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a29      	ldr	r2, [pc, #164]	; (8005c5c <DMA_SetConfig+0x248>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d013      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a27      	ldr	r2, [pc, #156]	; (8005c60 <DMA_SetConfig+0x24c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d00e      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a26      	ldr	r2, [pc, #152]	; (8005c64 <DMA_SetConfig+0x250>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d009      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a24      	ldr	r2, [pc, #144]	; (8005c68 <DMA_SetConfig+0x254>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d004      	beq.n	8005be4 <DMA_SetConfig+0x1d0>
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a23      	ldr	r2, [pc, #140]	; (8005c6c <DMA_SetConfig+0x258>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d101      	bne.n	8005be8 <DMA_SetConfig+0x1d4>
 8005be4:	2301      	movs	r3, #1
 8005be6:	e000      	b.n	8005bea <DMA_SetConfig+0x1d6>
 8005be8:	2300      	movs	r3, #0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d059      	beq.n	8005ca2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf2:	f003 031f 	and.w	r3, r3, #31
 8005bf6:	223f      	movs	r2, #63	; 0x3f
 8005bf8:	409a      	lsls	r2, r3
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c0c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	683a      	ldr	r2, [r7, #0]
 8005c14:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	2b40      	cmp	r3, #64	; 0x40
 8005c1c:	d138      	bne.n	8005c90 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005c2e:	e086      	b.n	8005d3e <DMA_SetConfig+0x32a>
 8005c30:	40020010 	.word	0x40020010
 8005c34:	40020028 	.word	0x40020028
 8005c38:	40020040 	.word	0x40020040
 8005c3c:	40020058 	.word	0x40020058
 8005c40:	40020070 	.word	0x40020070
 8005c44:	40020088 	.word	0x40020088
 8005c48:	400200a0 	.word	0x400200a0
 8005c4c:	400200b8 	.word	0x400200b8
 8005c50:	40020410 	.word	0x40020410
 8005c54:	40020428 	.word	0x40020428
 8005c58:	40020440 	.word	0x40020440
 8005c5c:	40020458 	.word	0x40020458
 8005c60:	40020470 	.word	0x40020470
 8005c64:	40020488 	.word	0x40020488
 8005c68:	400204a0 	.word	0x400204a0
 8005c6c:	400204b8 	.word	0x400204b8
 8005c70:	58025408 	.word	0x58025408
 8005c74:	5802541c 	.word	0x5802541c
 8005c78:	58025430 	.word	0x58025430
 8005c7c:	58025444 	.word	0x58025444
 8005c80:	58025458 	.word	0x58025458
 8005c84:	5802546c 	.word	0x5802546c
 8005c88:	58025480 	.word	0x58025480
 8005c8c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68ba      	ldr	r2, [r7, #8]
 8005c96:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	60da      	str	r2, [r3, #12]
}
 8005ca0:	e04d      	b.n	8005d3e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a29      	ldr	r2, [pc, #164]	; (8005d4c <DMA_SetConfig+0x338>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d022      	beq.n	8005cf2 <DMA_SetConfig+0x2de>
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a27      	ldr	r2, [pc, #156]	; (8005d50 <DMA_SetConfig+0x33c>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d01d      	beq.n	8005cf2 <DMA_SetConfig+0x2de>
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a26      	ldr	r2, [pc, #152]	; (8005d54 <DMA_SetConfig+0x340>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d018      	beq.n	8005cf2 <DMA_SetConfig+0x2de>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a24      	ldr	r2, [pc, #144]	; (8005d58 <DMA_SetConfig+0x344>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d013      	beq.n	8005cf2 <DMA_SetConfig+0x2de>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a23      	ldr	r2, [pc, #140]	; (8005d5c <DMA_SetConfig+0x348>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d00e      	beq.n	8005cf2 <DMA_SetConfig+0x2de>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a21      	ldr	r2, [pc, #132]	; (8005d60 <DMA_SetConfig+0x34c>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d009      	beq.n	8005cf2 <DMA_SetConfig+0x2de>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a20      	ldr	r2, [pc, #128]	; (8005d64 <DMA_SetConfig+0x350>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d004      	beq.n	8005cf2 <DMA_SetConfig+0x2de>
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a1e      	ldr	r2, [pc, #120]	; (8005d68 <DMA_SetConfig+0x354>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d101      	bne.n	8005cf6 <DMA_SetConfig+0x2e2>
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e000      	b.n	8005cf8 <DMA_SetConfig+0x2e4>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d020      	beq.n	8005d3e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d00:	f003 031f 	and.w	r3, r3, #31
 8005d04:	2201      	movs	r2, #1
 8005d06:	409a      	lsls	r2, r3
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	2b40      	cmp	r3, #64	; 0x40
 8005d1a:	d108      	bne.n	8005d2e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	60da      	str	r2, [r3, #12]
}
 8005d2c:	e007      	b.n	8005d3e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	60da      	str	r2, [r3, #12]
}
 8005d3e:	bf00      	nop
 8005d40:	371c      	adds	r7, #28
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	58025408 	.word	0x58025408
 8005d50:	5802541c 	.word	0x5802541c
 8005d54:	58025430 	.word	0x58025430
 8005d58:	58025444 	.word	0x58025444
 8005d5c:	58025458 	.word	0x58025458
 8005d60:	5802546c 	.word	0x5802546c
 8005d64:	58025480 	.word	0x58025480
 8005d68:	58025494 	.word	0x58025494

08005d6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b085      	sub	sp, #20
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a42      	ldr	r2, [pc, #264]	; (8005e84 <DMA_CalcBaseAndBitshift+0x118>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d04a      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a41      	ldr	r2, [pc, #260]	; (8005e88 <DMA_CalcBaseAndBitshift+0x11c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d045      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a3f      	ldr	r2, [pc, #252]	; (8005e8c <DMA_CalcBaseAndBitshift+0x120>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d040      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a3e      	ldr	r2, [pc, #248]	; (8005e90 <DMA_CalcBaseAndBitshift+0x124>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d03b      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a3c      	ldr	r2, [pc, #240]	; (8005e94 <DMA_CalcBaseAndBitshift+0x128>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d036      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a3b      	ldr	r2, [pc, #236]	; (8005e98 <DMA_CalcBaseAndBitshift+0x12c>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d031      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a39      	ldr	r2, [pc, #228]	; (8005e9c <DMA_CalcBaseAndBitshift+0x130>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d02c      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a38      	ldr	r2, [pc, #224]	; (8005ea0 <DMA_CalcBaseAndBitshift+0x134>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d027      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a36      	ldr	r2, [pc, #216]	; (8005ea4 <DMA_CalcBaseAndBitshift+0x138>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d022      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a35      	ldr	r2, [pc, #212]	; (8005ea8 <DMA_CalcBaseAndBitshift+0x13c>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d01d      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a33      	ldr	r2, [pc, #204]	; (8005eac <DMA_CalcBaseAndBitshift+0x140>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d018      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a32      	ldr	r2, [pc, #200]	; (8005eb0 <DMA_CalcBaseAndBitshift+0x144>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d013      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a30      	ldr	r2, [pc, #192]	; (8005eb4 <DMA_CalcBaseAndBitshift+0x148>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d00e      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a2f      	ldr	r2, [pc, #188]	; (8005eb8 <DMA_CalcBaseAndBitshift+0x14c>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d009      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a2d      	ldr	r2, [pc, #180]	; (8005ebc <DMA_CalcBaseAndBitshift+0x150>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d004      	beq.n	8005e14 <DMA_CalcBaseAndBitshift+0xa8>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a2c      	ldr	r2, [pc, #176]	; (8005ec0 <DMA_CalcBaseAndBitshift+0x154>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d101      	bne.n	8005e18 <DMA_CalcBaseAndBitshift+0xac>
 8005e14:	2301      	movs	r3, #1
 8005e16:	e000      	b.n	8005e1a <DMA_CalcBaseAndBitshift+0xae>
 8005e18:	2300      	movs	r3, #0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d024      	beq.n	8005e68 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	3b10      	subs	r3, #16
 8005e26:	4a27      	ldr	r2, [pc, #156]	; (8005ec4 <DMA_CalcBaseAndBitshift+0x158>)
 8005e28:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2c:	091b      	lsrs	r3, r3, #4
 8005e2e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f003 0307 	and.w	r3, r3, #7
 8005e36:	4a24      	ldr	r2, [pc, #144]	; (8005ec8 <DMA_CalcBaseAndBitshift+0x15c>)
 8005e38:	5cd3      	ldrb	r3, [r2, r3]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2b03      	cmp	r3, #3
 8005e44:	d908      	bls.n	8005e58 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	4b1f      	ldr	r3, [pc, #124]	; (8005ecc <DMA_CalcBaseAndBitshift+0x160>)
 8005e4e:	4013      	ands	r3, r2
 8005e50:	1d1a      	adds	r2, r3, #4
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	659a      	str	r2, [r3, #88]	; 0x58
 8005e56:	e00d      	b.n	8005e74 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	4b1b      	ldr	r3, [pc, #108]	; (8005ecc <DMA_CalcBaseAndBitshift+0x160>)
 8005e60:	4013      	ands	r3, r2
 8005e62:	687a      	ldr	r2, [r7, #4]
 8005e64:	6593      	str	r3, [r2, #88]	; 0x58
 8005e66:	e005      	b.n	8005e74 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3714      	adds	r7, #20
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr
 8005e84:	40020010 	.word	0x40020010
 8005e88:	40020028 	.word	0x40020028
 8005e8c:	40020040 	.word	0x40020040
 8005e90:	40020058 	.word	0x40020058
 8005e94:	40020070 	.word	0x40020070
 8005e98:	40020088 	.word	0x40020088
 8005e9c:	400200a0 	.word	0x400200a0
 8005ea0:	400200b8 	.word	0x400200b8
 8005ea4:	40020410 	.word	0x40020410
 8005ea8:	40020428 	.word	0x40020428
 8005eac:	40020440 	.word	0x40020440
 8005eb0:	40020458 	.word	0x40020458
 8005eb4:	40020470 	.word	0x40020470
 8005eb8:	40020488 	.word	0x40020488
 8005ebc:	400204a0 	.word	0x400204a0
 8005ec0:	400204b8 	.word	0x400204b8
 8005ec4:	aaaaaaab 	.word	0xaaaaaaab
 8005ec8:	08010dfc 	.word	0x08010dfc
 8005ecc:	fffffc00 	.word	0xfffffc00

08005ed0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b085      	sub	sp, #20
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d120      	bne.n	8005f26 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee8:	2b03      	cmp	r3, #3
 8005eea:	d858      	bhi.n	8005f9e <DMA_CheckFifoParam+0xce>
 8005eec:	a201      	add	r2, pc, #4	; (adr r2, 8005ef4 <DMA_CheckFifoParam+0x24>)
 8005eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef2:	bf00      	nop
 8005ef4:	08005f05 	.word	0x08005f05
 8005ef8:	08005f17 	.word	0x08005f17
 8005efc:	08005f05 	.word	0x08005f05
 8005f00:	08005f9f 	.word	0x08005f9f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d048      	beq.n	8005fa2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005f14:	e045      	b.n	8005fa2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f1e:	d142      	bne.n	8005fa6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005f24:	e03f      	b.n	8005fa6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	699b      	ldr	r3, [r3, #24]
 8005f2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f2e:	d123      	bne.n	8005f78 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f34:	2b03      	cmp	r3, #3
 8005f36:	d838      	bhi.n	8005faa <DMA_CheckFifoParam+0xda>
 8005f38:	a201      	add	r2, pc, #4	; (adr r2, 8005f40 <DMA_CheckFifoParam+0x70>)
 8005f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3e:	bf00      	nop
 8005f40:	08005f51 	.word	0x08005f51
 8005f44:	08005f57 	.word	0x08005f57
 8005f48:	08005f51 	.word	0x08005f51
 8005f4c:	08005f69 	.word	0x08005f69
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	73fb      	strb	r3, [r7, #15]
        break;
 8005f54:	e030      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d025      	beq.n	8005fae <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005f66:	e022      	b.n	8005fae <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f70:	d11f      	bne.n	8005fb2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005f76:	e01c      	b.n	8005fb2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d902      	bls.n	8005f86 <DMA_CheckFifoParam+0xb6>
 8005f80:	2b03      	cmp	r3, #3
 8005f82:	d003      	beq.n	8005f8c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005f84:	e018      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	73fb      	strb	r3, [r7, #15]
        break;
 8005f8a:	e015      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00e      	beq.n	8005fb6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	73fb      	strb	r3, [r7, #15]
    break;
 8005f9c:	e00b      	b.n	8005fb6 <DMA_CheckFifoParam+0xe6>
        break;
 8005f9e:	bf00      	nop
 8005fa0:	e00a      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>
        break;
 8005fa2:	bf00      	nop
 8005fa4:	e008      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>
        break;
 8005fa6:	bf00      	nop
 8005fa8:	e006      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>
        break;
 8005faa:	bf00      	nop
 8005fac:	e004      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>
        break;
 8005fae:	bf00      	nop
 8005fb0:	e002      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>
        break;
 8005fb2:	bf00      	nop
 8005fb4:	e000      	b.n	8005fb8 <DMA_CheckFifoParam+0xe8>
    break;
 8005fb6:	bf00      	nop
    }
  }

  return status;
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3714      	adds	r7, #20
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop

08005fc8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a38      	ldr	r2, [pc, #224]	; (80060bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d022      	beq.n	8006026 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a36      	ldr	r2, [pc, #216]	; (80060c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d01d      	beq.n	8006026 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a35      	ldr	r2, [pc, #212]	; (80060c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d018      	beq.n	8006026 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a33      	ldr	r2, [pc, #204]	; (80060c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d013      	beq.n	8006026 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a32      	ldr	r2, [pc, #200]	; (80060cc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d00e      	beq.n	8006026 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a30      	ldr	r2, [pc, #192]	; (80060d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d009      	beq.n	8006026 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a2f      	ldr	r2, [pc, #188]	; (80060d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d004      	beq.n	8006026 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a2d      	ldr	r2, [pc, #180]	; (80060d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d101      	bne.n	800602a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006026:	2301      	movs	r3, #1
 8006028:	e000      	b.n	800602c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800602a:	2300      	movs	r3, #0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d01a      	beq.n	8006066 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	b2db      	uxtb	r3, r3
 8006036:	3b08      	subs	r3, #8
 8006038:	4a28      	ldr	r2, [pc, #160]	; (80060dc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800603a:	fba2 2303 	umull	r2, r3, r2, r3
 800603e:	091b      	lsrs	r3, r3, #4
 8006040:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	4b26      	ldr	r3, [pc, #152]	; (80060e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006046:	4413      	add	r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	461a      	mov	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a24      	ldr	r2, [pc, #144]	; (80060e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006054:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f003 031f 	and.w	r3, r3, #31
 800605c:	2201      	movs	r2, #1
 800605e:	409a      	lsls	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006064:	e024      	b.n	80060b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	b2db      	uxtb	r3, r3
 800606c:	3b10      	subs	r3, #16
 800606e:	4a1e      	ldr	r2, [pc, #120]	; (80060e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006070:	fba2 2303 	umull	r2, r3, r2, r3
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4a1c      	ldr	r2, [pc, #112]	; (80060ec <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d806      	bhi.n	800608e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	4a1b      	ldr	r2, [pc, #108]	; (80060f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d902      	bls.n	800608e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	3308      	adds	r3, #8
 800608c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	4b18      	ldr	r3, [pc, #96]	; (80060f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006092:	4413      	add	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	461a      	mov	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a16      	ldr	r2, [pc, #88]	; (80060f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80060a0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f003 031f 	and.w	r3, r3, #31
 80060a8:	2201      	movs	r2, #1
 80060aa:	409a      	lsls	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	669a      	str	r2, [r3, #104]	; 0x68
}
 80060b0:	bf00      	nop
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr
 80060bc:	58025408 	.word	0x58025408
 80060c0:	5802541c 	.word	0x5802541c
 80060c4:	58025430 	.word	0x58025430
 80060c8:	58025444 	.word	0x58025444
 80060cc:	58025458 	.word	0x58025458
 80060d0:	5802546c 	.word	0x5802546c
 80060d4:	58025480 	.word	0x58025480
 80060d8:	58025494 	.word	0x58025494
 80060dc:	cccccccd 	.word	0xcccccccd
 80060e0:	16009600 	.word	0x16009600
 80060e4:	58025880 	.word	0x58025880
 80060e8:	aaaaaaab 	.word	0xaaaaaaab
 80060ec:	400204b8 	.word	0x400204b8
 80060f0:	4002040f 	.word	0x4002040f
 80060f4:	10008200 	.word	0x10008200
 80060f8:	40020880 	.word	0x40020880

080060fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	b2db      	uxtb	r3, r3
 800610a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d04a      	beq.n	80061a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2b08      	cmp	r3, #8
 8006116:	d847      	bhi.n	80061a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a25      	ldr	r2, [pc, #148]	; (80061b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d022      	beq.n	8006168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a24      	ldr	r2, [pc, #144]	; (80061b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d01d      	beq.n	8006168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a22      	ldr	r2, [pc, #136]	; (80061bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d018      	beq.n	8006168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a21      	ldr	r2, [pc, #132]	; (80061c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d013      	beq.n	8006168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a1f      	ldr	r2, [pc, #124]	; (80061c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d00e      	beq.n	8006168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a1e      	ldr	r2, [pc, #120]	; (80061c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d009      	beq.n	8006168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a1c      	ldr	r2, [pc, #112]	; (80061cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d004      	beq.n	8006168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a1b      	ldr	r2, [pc, #108]	; (80061d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d101      	bne.n	800616c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006168:	2301      	movs	r3, #1
 800616a:	e000      	b.n	800616e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800616c:	2300      	movs	r3, #0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00a      	beq.n	8006188 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	4b17      	ldr	r3, [pc, #92]	; (80061d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006176:	4413      	add	r3, r2
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	461a      	mov	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a15      	ldr	r2, [pc, #84]	; (80061d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006184:	671a      	str	r2, [r3, #112]	; 0x70
 8006186:	e009      	b.n	800619c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	4b14      	ldr	r3, [pc, #80]	; (80061dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800618c:	4413      	add	r3, r2
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	461a      	mov	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a11      	ldr	r2, [pc, #68]	; (80061e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800619a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	3b01      	subs	r3, #1
 80061a0:	2201      	movs	r2, #1
 80061a2:	409a      	lsls	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80061a8:	bf00      	nop
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr
 80061b4:	58025408 	.word	0x58025408
 80061b8:	5802541c 	.word	0x5802541c
 80061bc:	58025430 	.word	0x58025430
 80061c0:	58025444 	.word	0x58025444
 80061c4:	58025458 	.word	0x58025458
 80061c8:	5802546c 	.word	0x5802546c
 80061cc:	58025480 	.word	0x58025480
 80061d0:	58025494 	.word	0x58025494
 80061d4:	1600963f 	.word	0x1600963f
 80061d8:	58025940 	.word	0x58025940
 80061dc:	1000823f 	.word	0x1000823f
 80061e0:	40020940 	.word	0x40020940

080061e4 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
 80061f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061f2:	2300      	movs	r3, #0
 80061f4:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	2b80      	cmp	r3, #128	; 0x80
 80061fc:	d105      	bne.n	800620a <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006204:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e315      	b.n	8006836 <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_DMAEx_MultiBufferStart_IT+0x34>
 8006214:	2302      	movs	r3, #2
 8006216:	e30e      	b.n	8006836 <HAL_DMAEx_MultiBufferStart_IT+0x652>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b01      	cmp	r3, #1
 800622a:	f040 82fd 	bne.w	8006828 <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2202      	movs	r2, #2
 8006232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	655a      	str	r2, [r3, #84]	; 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a82      	ldr	r2, [pc, #520]	; (800644c <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d04a      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a81      	ldr	r2, [pc, #516]	; (8006450 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d045      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a7f      	ldr	r2, [pc, #508]	; (8006454 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d040      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a7e      	ldr	r2, [pc, #504]	; (8006458 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d03b      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a7c      	ldr	r2, [pc, #496]	; (800645c <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d036      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a7b      	ldr	r2, [pc, #492]	; (8006460 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d031      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a79      	ldr	r2, [pc, #484]	; (8006464 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d02c      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a78      	ldr	r2, [pc, #480]	; (8006468 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d027      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a76      	ldr	r2, [pc, #472]	; (800646c <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d022      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a75      	ldr	r2, [pc, #468]	; (8006470 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d01d      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a73      	ldr	r2, [pc, #460]	; (8006474 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d018      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a72      	ldr	r2, [pc, #456]	; (8006478 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d013      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a70      	ldr	r2, [pc, #448]	; (800647c <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d00e      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a6f      	ldr	r2, [pc, #444]	; (8006480 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d009      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a6d      	ldr	r2, [pc, #436]	; (8006484 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d004      	beq.n	80062dc <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a6c      	ldr	r2, [pc, #432]	; (8006488 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d101      	bne.n	80062e0 <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 80062dc:	2301      	movs	r3, #1
 80062de:	e000      	b.n	80062e2 <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 80062e0:	2300      	movs	r3, #0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d018      	beq.n	8006318 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80062f4:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006302:	3308      	adds	r3, #8
 8006304:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800630a:	f003 031f 	and.w	r3, r3, #31
 800630e:	223f      	movs	r2, #63	; 0x3f
 8006310:	409a      	lsls	r2, r3
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	601a      	str	r2, [r3, #0]
 8006316:	e018      	b.n	800634a <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	6819      	ldr	r1, [r3, #0]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	f248 0320 	movw	r3, #32800	; 0x8020
 8006326:	430b      	orrs	r3, r1
 8006328:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006336:	3304      	adds	r3, #4
 8006338:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800633e:	f003 031f 	and.w	r3, r3, #31
 8006342:	2201      	movs	r2, #1
 8006344:	409a      	lsls	r2, r3
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	68b9      	ldr	r1, [r7, #8]
 8006350:	68f8      	ldr	r0, [r7, #12]
 8006352:	f000 fb41 	bl	80069d8 <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a3c      	ldr	r2, [pc, #240]	; (800644c <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d072      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a3a      	ldr	r2, [pc, #232]	; (8006450 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d06d      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a39      	ldr	r2, [pc, #228]	; (8006454 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d068      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a37      	ldr	r2, [pc, #220]	; (8006458 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d063      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a36      	ldr	r2, [pc, #216]	; (800645c <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d05e      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a34      	ldr	r2, [pc, #208]	; (8006460 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d059      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a33      	ldr	r2, [pc, #204]	; (8006464 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d054      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a31      	ldr	r2, [pc, #196]	; (8006468 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d04f      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a30      	ldr	r2, [pc, #192]	; (800646c <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d04a      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a2e      	ldr	r2, [pc, #184]	; (8006470 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d045      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a2d      	ldr	r2, [pc, #180]	; (8006474 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d040      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a2b      	ldr	r2, [pc, #172]	; (8006478 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d03b      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a2a      	ldr	r2, [pc, #168]	; (800647c <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d036      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a28      	ldr	r2, [pc, #160]	; (8006480 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d031      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a27      	ldr	r2, [pc, #156]	; (8006484 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d02c      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a25      	ldr	r2, [pc, #148]	; (8006488 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d027      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a24      	ldr	r2, [pc, #144]	; (800648c <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d022      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a22      	ldr	r2, [pc, #136]	; (8006490 <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d01d      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a21      	ldr	r2, [pc, #132]	; (8006494 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d018      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a1f      	ldr	r2, [pc, #124]	; (8006498 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d013      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a1e      	ldr	r2, [pc, #120]	; (800649c <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d00e      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a1c      	ldr	r2, [pc, #112]	; (80064a0 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d009      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a1b      	ldr	r2, [pc, #108]	; (80064a4 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d004      	beq.n	8006446 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a19      	ldr	r2, [pc, #100]	; (80064a8 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d132      	bne.n	80064ac <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 8006446:	2301      	movs	r3, #1
 8006448:	e031      	b.n	80064ae <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 800644a:	bf00      	nop
 800644c:	40020010 	.word	0x40020010
 8006450:	40020028 	.word	0x40020028
 8006454:	40020040 	.word	0x40020040
 8006458:	40020058 	.word	0x40020058
 800645c:	40020070 	.word	0x40020070
 8006460:	40020088 	.word	0x40020088
 8006464:	400200a0 	.word	0x400200a0
 8006468:	400200b8 	.word	0x400200b8
 800646c:	40020410 	.word	0x40020410
 8006470:	40020428 	.word	0x40020428
 8006474:	40020440 	.word	0x40020440
 8006478:	40020458 	.word	0x40020458
 800647c:	40020470 	.word	0x40020470
 8006480:	40020488 	.word	0x40020488
 8006484:	400204a0 	.word	0x400204a0
 8006488:	400204b8 	.word	0x400204b8
 800648c:	58025408 	.word	0x58025408
 8006490:	5802541c 	.word	0x5802541c
 8006494:	58025430 	.word	0x58025430
 8006498:	58025444 	.word	0x58025444
 800649c:	58025458 	.word	0x58025458
 80064a0:	5802546c 	.word	0x5802546c
 80064a4:	58025480 	.word	0x58025480
 80064a8:	58025494 	.word	0x58025494
 80064ac:	2300      	movs	r3, #0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00d      	beq.n	80064ce <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80064ba:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d004      	beq.n	80064ce <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064c8:	68fa      	ldr	r2, [r7, #12]
 80064ca:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80064cc:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a3b      	ldr	r2, [pc, #236]	; (80065c0 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d04a      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a39      	ldr	r2, [pc, #228]	; (80065c4 <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d045      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a38      	ldr	r2, [pc, #224]	; (80065c8 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d040      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a36      	ldr	r2, [pc, #216]	; (80065cc <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d03b      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a35      	ldr	r2, [pc, #212]	; (80065d0 <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d036      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a33      	ldr	r2, [pc, #204]	; (80065d4 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d031      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a32      	ldr	r2, [pc, #200]	; (80065d8 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d02c      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a30      	ldr	r2, [pc, #192]	; (80065dc <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d027      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a2f      	ldr	r2, [pc, #188]	; (80065e0 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d022      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a2d      	ldr	r2, [pc, #180]	; (80065e4 <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d01d      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a2c      	ldr	r2, [pc, #176]	; (80065e8 <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d018      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a2a      	ldr	r2, [pc, #168]	; (80065ec <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d013      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a29      	ldr	r2, [pc, #164]	; (80065f0 <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00e      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a27      	ldr	r2, [pc, #156]	; (80065f4 <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d009      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a26      	ldr	r2, [pc, #152]	; (80065f8 <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d004      	beq.n	800656e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a24      	ldr	r2, [pc, #144]	; (80065fc <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d101      	bne.n	8006572 <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 800656e:	2301      	movs	r3, #1
 8006570:	e000      	b.n	8006574 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 8006572:	2300      	movs	r3, #0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d043      	beq.n	8006600 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f023 021e 	bic.w	r2, r3, #30
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f042 0216 	orr.w	r2, r2, #22
 800658a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	695a      	ldr	r2, [r3, #20]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800659a:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d103      	bne.n	80065ac <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d043      	beq.n	8006634 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0208 	orr.w	r2, r2, #8
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	e03a      	b.n	8006634 <HAL_DMAEx_MultiBufferStart_IT+0x450>
 80065be:	bf00      	nop
 80065c0:	40020010 	.word	0x40020010
 80065c4:	40020028 	.word	0x40020028
 80065c8:	40020040 	.word	0x40020040
 80065cc:	40020058 	.word	0x40020058
 80065d0:	40020070 	.word	0x40020070
 80065d4:	40020088 	.word	0x40020088
 80065d8:	400200a0 	.word	0x400200a0
 80065dc:	400200b8 	.word	0x400200b8
 80065e0:	40020410 	.word	0x40020410
 80065e4:	40020428 	.word	0x40020428
 80065e8:	40020440 	.word	0x40020440
 80065ec:	40020458 	.word	0x40020458
 80065f0:	40020470 	.word	0x40020470
 80065f4:	40020488 	.word	0x40020488
 80065f8:	400204a0 	.word	0x400204a0
 80065fc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f023 020e 	bic.w	r2, r3, #14
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f042 020a 	orr.w	r2, r2, #10
 8006612:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006618:	2b00      	cmp	r3, #0
 800661a:	d103      	bne.n	8006624 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006620:	2b00      	cmp	r3, #0
 8006622:	d007      	beq.n	8006634 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0204 	orr.w	r2, r2, #4
 8006632:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a81      	ldr	r2, [pc, #516]	; (8006840 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d072      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a80      	ldr	r2, [pc, #512]	; (8006844 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d06d      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a7e      	ldr	r2, [pc, #504]	; (8006848 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d068      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a7d      	ldr	r2, [pc, #500]	; (800684c <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d063      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a7b      	ldr	r2, [pc, #492]	; (8006850 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d05e      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a7a      	ldr	r2, [pc, #488]	; (8006854 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d059      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a78      	ldr	r2, [pc, #480]	; (8006858 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d054      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a77      	ldr	r2, [pc, #476]	; (800685c <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d04f      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a75      	ldr	r2, [pc, #468]	; (8006860 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d04a      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a74      	ldr	r2, [pc, #464]	; (8006864 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d045      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a72      	ldr	r2, [pc, #456]	; (8006868 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d040      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a71      	ldr	r2, [pc, #452]	; (800686c <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d03b      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a6f      	ldr	r2, [pc, #444]	; (8006870 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d036      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a6e      	ldr	r2, [pc, #440]	; (8006874 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d031      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a6c      	ldr	r2, [pc, #432]	; (8006878 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d02c      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a6b      	ldr	r2, [pc, #428]	; (800687c <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d027      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a69      	ldr	r2, [pc, #420]	; (8006880 <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d022      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a68      	ldr	r2, [pc, #416]	; (8006884 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d01d      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a66      	ldr	r2, [pc, #408]	; (8006888 <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d018      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a65      	ldr	r2, [pc, #404]	; (800688c <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d013      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a63      	ldr	r2, [pc, #396]	; (8006890 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d00e      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a62      	ldr	r2, [pc, #392]	; (8006894 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d009      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a60      	ldr	r2, [pc, #384]	; (8006898 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d004      	beq.n	8006724 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a5f      	ldr	r2, [pc, #380]	; (800689c <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d101      	bne.n	8006728 <HAL_DMAEx_MultiBufferStart_IT+0x544>
 8006724:	2301      	movs	r3, #1
 8006726:	e000      	b.n	800672a <HAL_DMAEx_MultiBufferStart_IT+0x546>
 8006728:	2300      	movs	r3, #0
 800672a:	2b00      	cmp	r3, #0
 800672c:	d01a      	beq.n	8006764 <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006738:	2b00      	cmp	r3, #0
 800673a:	d007      	beq.n	800674c <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006746:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800674a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006750:	2b00      	cmp	r3, #0
 8006752:	d007      	beq.n	8006764 <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800675e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006762:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a35      	ldr	r2, [pc, #212]	; (8006840 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d04a      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a34      	ldr	r2, [pc, #208]	; (8006844 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d045      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a32      	ldr	r2, [pc, #200]	; (8006848 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d040      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a31      	ldr	r2, [pc, #196]	; (800684c <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d03b      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a2f      	ldr	r2, [pc, #188]	; (8006850 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d036      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a2e      	ldr	r2, [pc, #184]	; (8006854 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d031      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a2c      	ldr	r2, [pc, #176]	; (8006858 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d02c      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a2b      	ldr	r2, [pc, #172]	; (800685c <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d027      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a29      	ldr	r2, [pc, #164]	; (8006860 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d022      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a28      	ldr	r2, [pc, #160]	; (8006864 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d01d      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a26      	ldr	r2, [pc, #152]	; (8006868 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d018      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a25      	ldr	r2, [pc, #148]	; (800686c <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d013      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a23      	ldr	r2, [pc, #140]	; (8006870 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d00e      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a22      	ldr	r2, [pc, #136]	; (8006874 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d009      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a20      	ldr	r2, [pc, #128]	; (8006878 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d004      	beq.n	8006804 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a1f      	ldr	r2, [pc, #124]	; (800687c <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d108      	bne.n	8006816 <HAL_DMAEx_MultiBufferStart_IT+0x632>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f042 0201 	orr.w	r2, r2, #1
 8006812:	601a      	str	r2, [r3, #0]
 8006814:	e00e      	b.n	8006834 <HAL_DMAEx_MultiBufferStart_IT+0x650>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f042 0201 	orr.w	r2, r2, #1
 8006824:	601a      	str	r2, [r3, #0]
 8006826:	e005      	b.n	8006834 <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800682e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006834:	7dfb      	ldrb	r3, [r7, #23]
}
 8006836:	4618      	mov	r0, r3
 8006838:	3718      	adds	r7, #24
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	40020010 	.word	0x40020010
 8006844:	40020028 	.word	0x40020028
 8006848:	40020040 	.word	0x40020040
 800684c:	40020058 	.word	0x40020058
 8006850:	40020070 	.word	0x40020070
 8006854:	40020088 	.word	0x40020088
 8006858:	400200a0 	.word	0x400200a0
 800685c:	400200b8 	.word	0x400200b8
 8006860:	40020410 	.word	0x40020410
 8006864:	40020428 	.word	0x40020428
 8006868:	40020440 	.word	0x40020440
 800686c:	40020458 	.word	0x40020458
 8006870:	40020470 	.word	0x40020470
 8006874:	40020488 	.word	0x40020488
 8006878:	400204a0 	.word	0x400204a0
 800687c:	400204b8 	.word	0x400204b8
 8006880:	58025408 	.word	0x58025408
 8006884:	5802541c 	.word	0x5802541c
 8006888:	58025430 	.word	0x58025430
 800688c:	58025444 	.word	0x58025444
 8006890:	58025458 	.word	0x58025458
 8006894:	5802546c 	.word	0x5802546c
 8006898:	58025480 	.word	0x58025480
 800689c:	58025494 	.word	0x58025494

080068a0 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	4613      	mov	r3, r2
 80068ac:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a39      	ldr	r2, [pc, #228]	; (8006998 <HAL_DMAEx_ChangeMemory+0xf8>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d04a      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a37      	ldr	r2, [pc, #220]	; (800699c <HAL_DMAEx_ChangeMemory+0xfc>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d045      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a36      	ldr	r2, [pc, #216]	; (80069a0 <HAL_DMAEx_ChangeMemory+0x100>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d040      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a34      	ldr	r2, [pc, #208]	; (80069a4 <HAL_DMAEx_ChangeMemory+0x104>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d03b      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a33      	ldr	r2, [pc, #204]	; (80069a8 <HAL_DMAEx_ChangeMemory+0x108>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d036      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a31      	ldr	r2, [pc, #196]	; (80069ac <HAL_DMAEx_ChangeMemory+0x10c>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d031      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a30      	ldr	r2, [pc, #192]	; (80069b0 <HAL_DMAEx_ChangeMemory+0x110>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d02c      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a2e      	ldr	r2, [pc, #184]	; (80069b4 <HAL_DMAEx_ChangeMemory+0x114>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d027      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a2d      	ldr	r2, [pc, #180]	; (80069b8 <HAL_DMAEx_ChangeMemory+0x118>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d022      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a2b      	ldr	r2, [pc, #172]	; (80069bc <HAL_DMAEx_ChangeMemory+0x11c>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d01d      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a2a      	ldr	r2, [pc, #168]	; (80069c0 <HAL_DMAEx_ChangeMemory+0x120>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d018      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a28      	ldr	r2, [pc, #160]	; (80069c4 <HAL_DMAEx_ChangeMemory+0x124>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d013      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a27      	ldr	r2, [pc, #156]	; (80069c8 <HAL_DMAEx_ChangeMemory+0x128>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d00e      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a25      	ldr	r2, [pc, #148]	; (80069cc <HAL_DMAEx_ChangeMemory+0x12c>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d009      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a24      	ldr	r2, [pc, #144]	; (80069d0 <HAL_DMAEx_ChangeMemory+0x130>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d004      	beq.n	800694e <HAL_DMAEx_ChangeMemory+0xae>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a22      	ldr	r2, [pc, #136]	; (80069d4 <HAL_DMAEx_ChangeMemory+0x134>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d101      	bne.n	8006952 <HAL_DMAEx_ChangeMemory+0xb2>
 800694e:	2301      	movs	r3, #1
 8006950:	e000      	b.n	8006954 <HAL_DMAEx_ChangeMemory+0xb4>
 8006952:	2300      	movs	r3, #0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00c      	beq.n	8006972 <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 8006958:	79fb      	ldrb	r3, [r7, #7]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d104      	bne.n	8006968 <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	60da      	str	r2, [r3, #12]
 8006966:	e010      	b.n	800698a <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	611a      	str	r2, [r3, #16]
 8006970:	e00b      	b.n	800698a <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 8006972:	79fb      	ldrb	r3, [r7, #7]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d104      	bne.n	8006982 <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	60da      	str	r2, [r3, #12]
 8006980:	e003      	b.n	800698a <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68ba      	ldr	r2, [r7, #8]
 8006988:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr
 8006998:	40020010 	.word	0x40020010
 800699c:	40020028 	.word	0x40020028
 80069a0:	40020040 	.word	0x40020040
 80069a4:	40020058 	.word	0x40020058
 80069a8:	40020070 	.word	0x40020070
 80069ac:	40020088 	.word	0x40020088
 80069b0:	400200a0 	.word	0x400200a0
 80069b4:	400200b8 	.word	0x400200b8
 80069b8:	40020410 	.word	0x40020410
 80069bc:	40020428 	.word	0x40020428
 80069c0:	40020440 	.word	0x40020440
 80069c4:	40020458 	.word	0x40020458
 80069c8:	40020470 	.word	0x40020470
 80069cc:	40020488 	.word	0x40020488
 80069d0:	400204a0 	.word	0x400204a0
 80069d4:	400204b8 	.word	0x400204b8

080069d8 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	607a      	str	r2, [r7, #4]
 80069e4:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a46      	ldr	r2, [pc, #280]	; (8006b04 <DMA_MultiBufferSetConfig+0x12c>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d04a      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a44      	ldr	r2, [pc, #272]	; (8006b08 <DMA_MultiBufferSetConfig+0x130>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d045      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a43      	ldr	r2, [pc, #268]	; (8006b0c <DMA_MultiBufferSetConfig+0x134>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d040      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a41      	ldr	r2, [pc, #260]	; (8006b10 <DMA_MultiBufferSetConfig+0x138>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d03b      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a40      	ldr	r2, [pc, #256]	; (8006b14 <DMA_MultiBufferSetConfig+0x13c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d036      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a3e      	ldr	r2, [pc, #248]	; (8006b18 <DMA_MultiBufferSetConfig+0x140>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d031      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a3d      	ldr	r2, [pc, #244]	; (8006b1c <DMA_MultiBufferSetConfig+0x144>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d02c      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a3b      	ldr	r2, [pc, #236]	; (8006b20 <DMA_MultiBufferSetConfig+0x148>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d027      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a3a      	ldr	r2, [pc, #232]	; (8006b24 <DMA_MultiBufferSetConfig+0x14c>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d022      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a38      	ldr	r2, [pc, #224]	; (8006b28 <DMA_MultiBufferSetConfig+0x150>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d01d      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a37      	ldr	r2, [pc, #220]	; (8006b2c <DMA_MultiBufferSetConfig+0x154>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d018      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a35      	ldr	r2, [pc, #212]	; (8006b30 <DMA_MultiBufferSetConfig+0x158>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d013      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a34      	ldr	r2, [pc, #208]	; (8006b34 <DMA_MultiBufferSetConfig+0x15c>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d00e      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a32      	ldr	r2, [pc, #200]	; (8006b38 <DMA_MultiBufferSetConfig+0x160>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d009      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a31      	ldr	r2, [pc, #196]	; (8006b3c <DMA_MultiBufferSetConfig+0x164>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d004      	beq.n	8006a86 <DMA_MultiBufferSetConfig+0xae>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a2f      	ldr	r2, [pc, #188]	; (8006b40 <DMA_MultiBufferSetConfig+0x168>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d101      	bne.n	8006a8a <DMA_MultiBufferSetConfig+0xb2>
 8006a86:	2301      	movs	r3, #1
 8006a88:	e000      	b.n	8006a8c <DMA_MultiBufferSetConfig+0xb4>
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d019      	beq.n	8006ac4 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	683a      	ldr	r2, [r7, #0]
 8006a96:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	2b40      	cmp	r3, #64	; 0x40
 8006a9e:	d108      	bne.n	8006ab2 <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68ba      	ldr	r2, [r7, #8]
 8006aae:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 8006ab0:	e021      	b.n	8006af6 <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68ba      	ldr	r2, [r7, #8]
 8006ab8:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	60da      	str	r2, [r3, #12]
}
 8006ac2:	e018      	b.n	8006af6 <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	683a      	ldr	r2, [r7, #0]
 8006aca:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	2b40      	cmp	r3, #64	; 0x40
 8006ad2:	d108      	bne.n	8006ae6 <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68ba      	ldr	r2, [r7, #8]
 8006ae2:	60da      	str	r2, [r3, #12]
}
 8006ae4:	e007      	b.n	8006af6 <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	60da      	str	r2, [r3, #12]
}
 8006af6:	bf00      	nop
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	40020010 	.word	0x40020010
 8006b08:	40020028 	.word	0x40020028
 8006b0c:	40020040 	.word	0x40020040
 8006b10:	40020058 	.word	0x40020058
 8006b14:	40020070 	.word	0x40020070
 8006b18:	40020088 	.word	0x40020088
 8006b1c:	400200a0 	.word	0x400200a0
 8006b20:	400200b8 	.word	0x400200b8
 8006b24:	40020410 	.word	0x40020410
 8006b28:	40020428 	.word	0x40020428
 8006b2c:	40020440 	.word	0x40020440
 8006b30:	40020458 	.word	0x40020458
 8006b34:	40020470 	.word	0x40020470
 8006b38:	40020488 	.word	0x40020488
 8006b3c:	400204a0 	.word	0x400204a0
 8006b40:	400204b8 	.word	0x400204b8

08006b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b089      	sub	sp, #36	; 0x24
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006b52:	4b89      	ldr	r3, [pc, #548]	; (8006d78 <HAL_GPIO_Init+0x234>)
 8006b54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006b56:	e194      	b.n	8006e82 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	2101      	movs	r1, #1
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	fa01 f303 	lsl.w	r3, r1, r3
 8006b64:	4013      	ands	r3, r2
 8006b66:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f000 8186 	beq.w	8006e7c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f003 0303 	and.w	r3, r3, #3
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d005      	beq.n	8006b88 <HAL_GPIO_Init+0x44>
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	f003 0303 	and.w	r3, r3, #3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d130      	bne.n	8006bea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	005b      	lsls	r3, r3, #1
 8006b92:	2203      	movs	r2, #3
 8006b94:	fa02 f303 	lsl.w	r3, r2, r3
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	69ba      	ldr	r2, [r7, #24]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	68da      	ldr	r2, [r3, #12]
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	005b      	lsls	r3, r3, #1
 8006ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bac:	69ba      	ldr	r2, [r7, #24]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	69ba      	ldr	r2, [r7, #24]
 8006bb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc6:	43db      	mvns	r3, r3
 8006bc8:	69ba      	ldr	r2, [r7, #24]
 8006bca:	4013      	ands	r3, r2
 8006bcc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	091b      	lsrs	r3, r3, #4
 8006bd4:	f003 0201 	and.w	r2, r3, #1
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	fa02 f303 	lsl.w	r3, r2, r3
 8006bde:	69ba      	ldr	r2, [r7, #24]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	69ba      	ldr	r2, [r7, #24]
 8006be8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	f003 0303 	and.w	r3, r3, #3
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	d017      	beq.n	8006c26 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	005b      	lsls	r3, r3, #1
 8006c00:	2203      	movs	r2, #3
 8006c02:	fa02 f303 	lsl.w	r3, r2, r3
 8006c06:	43db      	mvns	r3, r3
 8006c08:	69ba      	ldr	r2, [r7, #24]
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	689a      	ldr	r2, [r3, #8]
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	fa02 f303 	lsl.w	r3, r2, r3
 8006c1a:	69ba      	ldr	r2, [r7, #24]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	f003 0303 	and.w	r3, r3, #3
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	d123      	bne.n	8006c7a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	08da      	lsrs	r2, r3, #3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	3208      	adds	r2, #8
 8006c3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	f003 0307 	and.w	r3, r3, #7
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	220f      	movs	r2, #15
 8006c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4e:	43db      	mvns	r3, r3
 8006c50:	69ba      	ldr	r2, [r7, #24]
 8006c52:	4013      	ands	r3, r2
 8006c54:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	691a      	ldr	r2, [r3, #16]
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	f003 0307 	and.w	r3, r3, #7
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	fa02 f303 	lsl.w	r3, r2, r3
 8006c66:	69ba      	ldr	r2, [r7, #24]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	08da      	lsrs	r2, r3, #3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	3208      	adds	r2, #8
 8006c74:	69b9      	ldr	r1, [r7, #24]
 8006c76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	005b      	lsls	r3, r3, #1
 8006c84:	2203      	movs	r2, #3
 8006c86:	fa02 f303 	lsl.w	r3, r2, r3
 8006c8a:	43db      	mvns	r3, r3
 8006c8c:	69ba      	ldr	r2, [r7, #24]
 8006c8e:	4013      	ands	r3, r2
 8006c90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f003 0203 	and.w	r2, r3, #3
 8006c9a:	69fb      	ldr	r3, [r7, #28]
 8006c9c:	005b      	lsls	r3, r3, #1
 8006c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006ca2:	69ba      	ldr	r2, [r7, #24]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	69ba      	ldr	r2, [r7, #24]
 8006cac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f000 80e0 	beq.w	8006e7c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cbc:	4b2f      	ldr	r3, [pc, #188]	; (8006d7c <HAL_GPIO_Init+0x238>)
 8006cbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006cc2:	4a2e      	ldr	r2, [pc, #184]	; (8006d7c <HAL_GPIO_Init+0x238>)
 8006cc4:	f043 0302 	orr.w	r3, r3, #2
 8006cc8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006ccc:	4b2b      	ldr	r3, [pc, #172]	; (8006d7c <HAL_GPIO_Init+0x238>)
 8006cce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006cd2:	f003 0302 	and.w	r3, r3, #2
 8006cd6:	60fb      	str	r3, [r7, #12]
 8006cd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006cda:	4a29      	ldr	r2, [pc, #164]	; (8006d80 <HAL_GPIO_Init+0x23c>)
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	089b      	lsrs	r3, r3, #2
 8006ce0:	3302      	adds	r3, #2
 8006ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	f003 0303 	and.w	r3, r3, #3
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	220f      	movs	r2, #15
 8006cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf6:	43db      	mvns	r3, r3
 8006cf8:	69ba      	ldr	r2, [r7, #24]
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a20      	ldr	r2, [pc, #128]	; (8006d84 <HAL_GPIO_Init+0x240>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d052      	beq.n	8006dac <HAL_GPIO_Init+0x268>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a1f      	ldr	r2, [pc, #124]	; (8006d88 <HAL_GPIO_Init+0x244>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d031      	beq.n	8006d72 <HAL_GPIO_Init+0x22e>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a1e      	ldr	r2, [pc, #120]	; (8006d8c <HAL_GPIO_Init+0x248>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d02b      	beq.n	8006d6e <HAL_GPIO_Init+0x22a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a1d      	ldr	r2, [pc, #116]	; (8006d90 <HAL_GPIO_Init+0x24c>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d025      	beq.n	8006d6a <HAL_GPIO_Init+0x226>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a1c      	ldr	r2, [pc, #112]	; (8006d94 <HAL_GPIO_Init+0x250>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d01f      	beq.n	8006d66 <HAL_GPIO_Init+0x222>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a1b      	ldr	r2, [pc, #108]	; (8006d98 <HAL_GPIO_Init+0x254>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d019      	beq.n	8006d62 <HAL_GPIO_Init+0x21e>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a1a      	ldr	r2, [pc, #104]	; (8006d9c <HAL_GPIO_Init+0x258>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d013      	beq.n	8006d5e <HAL_GPIO_Init+0x21a>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a19      	ldr	r2, [pc, #100]	; (8006da0 <HAL_GPIO_Init+0x25c>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d00d      	beq.n	8006d5a <HAL_GPIO_Init+0x216>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a18      	ldr	r2, [pc, #96]	; (8006da4 <HAL_GPIO_Init+0x260>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d007      	beq.n	8006d56 <HAL_GPIO_Init+0x212>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a17      	ldr	r2, [pc, #92]	; (8006da8 <HAL_GPIO_Init+0x264>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d101      	bne.n	8006d52 <HAL_GPIO_Init+0x20e>
 8006d4e:	2309      	movs	r3, #9
 8006d50:	e02d      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d52:	230a      	movs	r3, #10
 8006d54:	e02b      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d56:	2308      	movs	r3, #8
 8006d58:	e029      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d5a:	2307      	movs	r3, #7
 8006d5c:	e027      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d5e:	2306      	movs	r3, #6
 8006d60:	e025      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d62:	2305      	movs	r3, #5
 8006d64:	e023      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d66:	2304      	movs	r3, #4
 8006d68:	e021      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e01f      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d6e:	2302      	movs	r3, #2
 8006d70:	e01d      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d72:	2301      	movs	r3, #1
 8006d74:	e01b      	b.n	8006dae <HAL_GPIO_Init+0x26a>
 8006d76:	bf00      	nop
 8006d78:	58000080 	.word	0x58000080
 8006d7c:	58024400 	.word	0x58024400
 8006d80:	58000400 	.word	0x58000400
 8006d84:	58020000 	.word	0x58020000
 8006d88:	58020400 	.word	0x58020400
 8006d8c:	58020800 	.word	0x58020800
 8006d90:	58020c00 	.word	0x58020c00
 8006d94:	58021000 	.word	0x58021000
 8006d98:	58021400 	.word	0x58021400
 8006d9c:	58021800 	.word	0x58021800
 8006da0:	58021c00 	.word	0x58021c00
 8006da4:	58022000 	.word	0x58022000
 8006da8:	58022400 	.word	0x58022400
 8006dac:	2300      	movs	r3, #0
 8006dae:	69fa      	ldr	r2, [r7, #28]
 8006db0:	f002 0203 	and.w	r2, r2, #3
 8006db4:	0092      	lsls	r2, r2, #2
 8006db6:	4093      	lsls	r3, r2
 8006db8:	69ba      	ldr	r2, [r7, #24]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006dbe:	4938      	ldr	r1, [pc, #224]	; (8006ea0 <HAL_GPIO_Init+0x35c>)
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	089b      	lsrs	r3, r3, #2
 8006dc4:	3302      	adds	r3, #2
 8006dc6:	69ba      	ldr	r2, [r7, #24]
 8006dc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006dcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	43db      	mvns	r3, r3
 8006dd8:	69ba      	ldr	r2, [r7, #24]
 8006dda:	4013      	ands	r3, r2
 8006ddc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d003      	beq.n	8006df2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006dea:	69ba      	ldr	r2, [r7, #24]
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006df2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006dfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	43db      	mvns	r3, r3
 8006e06:	69ba      	ldr	r2, [r7, #24]
 8006e08:	4013      	ands	r3, r2
 8006e0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d003      	beq.n	8006e20 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006e18:	69ba      	ldr	r2, [r7, #24]
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006e20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	43db      	mvns	r3, r3
 8006e32:	69ba      	ldr	r2, [r7, #24]
 8006e34:	4013      	ands	r3, r2
 8006e36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d003      	beq.n	8006e4c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006e44:	69ba      	ldr	r2, [r7, #24]
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	69ba      	ldr	r2, [r7, #24]
 8006e50:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	43db      	mvns	r3, r3
 8006e5c:	69ba      	ldr	r2, [r7, #24]
 8006e5e:	4013      	ands	r3, r2
 8006e60:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d003      	beq.n	8006e76 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006e6e:	69ba      	ldr	r2, [r7, #24]
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	69ba      	ldr	r2, [r7, #24]
 8006e7a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	fa22 f303 	lsr.w	r3, r2, r3
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f47f ae63 	bne.w	8006b58 <HAL_GPIO_Init+0x14>
  }
}
 8006e92:	bf00      	nop
 8006e94:	bf00      	nop
 8006e96:	3724      	adds	r7, #36	; 0x24
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	58000400 	.word	0x58000400

08006ea4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	460b      	mov	r3, r1
 8006eae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	691a      	ldr	r2, [r3, #16]
 8006eb4:	887b      	ldrh	r3, [r7, #2]
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d002      	beq.n	8006ec2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	73fb      	strb	r3, [r7, #15]
 8006ec0:	e001      	b.n	8006ec6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3714      	adds	r7, #20
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	460b      	mov	r3, r1
 8006ede:	807b      	strh	r3, [r7, #2]
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ee4:	787b      	ldrb	r3, [r7, #1]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d003      	beq.n	8006ef2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006eea:	887a      	ldrh	r2, [r7, #2]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006ef0:	e003      	b.n	8006efa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006ef2:	887b      	ldrh	r3, [r7, #2]
 8006ef4:	041a      	lsls	r2, r3, #16
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	619a      	str	r2, [r3, #24]
}
 8006efa:	bf00      	nop
 8006efc:	370c      	adds	r7, #12
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
	...

08006f08 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006f10:	4b19      	ldr	r3, [pc, #100]	; (8006f78 <HAL_PWREx_ConfigSupply+0x70>)
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	f003 0304 	and.w	r3, r3, #4
 8006f18:	2b04      	cmp	r3, #4
 8006f1a:	d00a      	beq.n	8006f32 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006f1c:	4b16      	ldr	r3, [pc, #88]	; (8006f78 <HAL_PWREx_ConfigSupply+0x70>)
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	f003 0307 	and.w	r3, r3, #7
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d001      	beq.n	8006f2e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e01f      	b.n	8006f6e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	e01d      	b.n	8006f6e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006f32:	4b11      	ldr	r3, [pc, #68]	; (8006f78 <HAL_PWREx_ConfigSupply+0x70>)
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	f023 0207 	bic.w	r2, r3, #7
 8006f3a:	490f      	ldr	r1, [pc, #60]	; (8006f78 <HAL_PWREx_ConfigSupply+0x70>)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006f42:	f7fc f87f 	bl	8003044 <HAL_GetTick>
 8006f46:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006f48:	e009      	b.n	8006f5e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006f4a:	f7fc f87b 	bl	8003044 <HAL_GetTick>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f58:	d901      	bls.n	8006f5e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e007      	b.n	8006f6e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006f5e:	4b06      	ldr	r3, [pc, #24]	; (8006f78 <HAL_PWREx_ConfigSupply+0x70>)
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f6a:	d1ee      	bne.n	8006f4a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3710      	adds	r7, #16
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	bf00      	nop
 8006f78:	58024800 	.word	0x58024800

08006f7c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b086      	sub	sp, #24
 8006f80:	af02      	add	r7, sp, #8
 8006f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006f84:	f7fc f85e 	bl	8003044 <HAL_GetTick>
 8006f88:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d101      	bne.n	8006f94 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e05f      	b.n	8007054 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d107      	bne.n	8006fb0 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f7fb f8ff 	bl	80021a4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006fa6:	f241 3188 	movw	r1, #5000	; 0x1388
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 f85a 	bl	8007064 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	021a      	lsls	r2, r3, #8
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	430a      	orrs	r2, r1
 8006fc8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fce:	9300      	str	r3, [sp, #0]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	2120      	movs	r1, #32
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 f852 	bl	8007080 <QSPI_WaitFlagStateUntilTimeout>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006fe0:	7afb      	ldrb	r3, [r7, #11]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d135      	bne.n	8007052 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	4b1b      	ldr	r3, [pc, #108]	; (800705c <HAL_QSPI_Init+0xe0>)
 8006fee:	4013      	ands	r3, r2
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	6852      	ldr	r2, [r2, #4]
 8006ff4:	0611      	lsls	r1, r2, #24
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	68d2      	ldr	r2, [r2, #12]
 8006ffa:	4311      	orrs	r1, r2
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	69d2      	ldr	r2, [r2, #28]
 8007000:	4311      	orrs	r1, r2
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	6a12      	ldr	r2, [r2, #32]
 8007006:	4311      	orrs	r1, r2
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	6812      	ldr	r2, [r2, #0]
 800700c:	430b      	orrs	r3, r1
 800700e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	685a      	ldr	r2, [r3, #4]
 8007016:	4b12      	ldr	r3, [pc, #72]	; (8007060 <HAL_QSPI_Init+0xe4>)
 8007018:	4013      	ands	r3, r2
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	6912      	ldr	r2, [r2, #16]
 800701e:	0411      	lsls	r1, r2, #16
 8007020:	687a      	ldr	r2, [r7, #4]
 8007022:	6952      	ldr	r2, [r2, #20]
 8007024:	4311      	orrs	r1, r2
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	6992      	ldr	r2, [r2, #24]
 800702a:	4311      	orrs	r1, r2
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	6812      	ldr	r2, [r2, #0]
 8007030:	430b      	orrs	r3, r1
 8007032:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f042 0201 	orr.w	r2, r2, #1
 8007042:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2201      	movs	r2, #1
 800704e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8007052:	7afb      	ldrb	r3, [r7, #11]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3710      	adds	r7, #16
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	00ffff2f 	.word	0x00ffff2f
 8007060:	ffe0f8fe 	.word	0xffe0f8fe

08007064 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	683a      	ldr	r2, [r7, #0]
 8007072:	649a      	str	r2, [r3, #72]	; 0x48
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	4613      	mov	r3, r2
 800708e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007090:	e01a      	b.n	80070c8 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007098:	d016      	beq.n	80070c8 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800709a:	f7fb ffd3 	bl	8003044 <HAL_GetTick>
 800709e:	4602      	mov	r2, r0
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	1ad3      	subs	r3, r2, r3
 80070a4:	69ba      	ldr	r2, [r7, #24]
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d302      	bcc.n	80070b0 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d10b      	bne.n	80070c8 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2204      	movs	r2, #4
 80070b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070bc:	f043 0201 	orr.w	r2, r3, #1
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e00e      	b.n	80070e6 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	689a      	ldr	r2, [r3, #8]
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	4013      	ands	r3, r2
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	bf14      	ite	ne
 80070d6:	2301      	movne	r3, #1
 80070d8:	2300      	moveq	r3, #0
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	461a      	mov	r2, r3
 80070de:	79fb      	ldrb	r3, [r7, #7]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d1d6      	bne.n	8007092 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
	...

080070f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b08c      	sub	sp, #48	; 0x30
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d102      	bne.n	8007104 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	f000 bc1d 	b.w	800793e <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 0301 	and.w	r3, r3, #1
 800710c:	2b00      	cmp	r3, #0
 800710e:	f000 8087 	beq.w	8007220 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007112:	4b99      	ldr	r3, [pc, #612]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800711a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800711c:	4b96      	ldr	r3, [pc, #600]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800711e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007120:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007124:	2b10      	cmp	r3, #16
 8007126:	d007      	beq.n	8007138 <HAL_RCC_OscConfig+0x48>
 8007128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800712a:	2b18      	cmp	r3, #24
 800712c:	d110      	bne.n	8007150 <HAL_RCC_OscConfig+0x60>
 800712e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007130:	f003 0303 	and.w	r3, r3, #3
 8007134:	2b02      	cmp	r3, #2
 8007136:	d10b      	bne.n	8007150 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007138:	4b8f      	ldr	r3, [pc, #572]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d06c      	beq.n	800721e <HAL_RCC_OscConfig+0x12e>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d168      	bne.n	800721e <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e3f6      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007158:	d106      	bne.n	8007168 <HAL_RCC_OscConfig+0x78>
 800715a:	4b87      	ldr	r3, [pc, #540]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a86      	ldr	r2, [pc, #536]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	e02e      	b.n	80071c6 <HAL_RCC_OscConfig+0xd6>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d10c      	bne.n	800718a <HAL_RCC_OscConfig+0x9a>
 8007170:	4b81      	ldr	r3, [pc, #516]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a80      	ldr	r2, [pc, #512]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007176:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800717a:	6013      	str	r3, [r2, #0]
 800717c:	4b7e      	ldr	r3, [pc, #504]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a7d      	ldr	r2, [pc, #500]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007182:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007186:	6013      	str	r3, [r2, #0]
 8007188:	e01d      	b.n	80071c6 <HAL_RCC_OscConfig+0xd6>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007192:	d10c      	bne.n	80071ae <HAL_RCC_OscConfig+0xbe>
 8007194:	4b78      	ldr	r3, [pc, #480]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a77      	ldr	r2, [pc, #476]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800719a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800719e:	6013      	str	r3, [r2, #0]
 80071a0:	4b75      	ldr	r3, [pc, #468]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a74      	ldr	r2, [pc, #464]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80071a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071aa:	6013      	str	r3, [r2, #0]
 80071ac:	e00b      	b.n	80071c6 <HAL_RCC_OscConfig+0xd6>
 80071ae:	4b72      	ldr	r3, [pc, #456]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a71      	ldr	r2, [pc, #452]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80071b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071b8:	6013      	str	r3, [r2, #0]
 80071ba:	4b6f      	ldr	r3, [pc, #444]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a6e      	ldr	r2, [pc, #440]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80071c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071c4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d013      	beq.n	80071f6 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ce:	f7fb ff39 	bl	8003044 <HAL_GetTick>
 80071d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80071d4:	e008      	b.n	80071e8 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071d6:	f7fb ff35 	bl	8003044 <HAL_GetTick>
 80071da:	4602      	mov	r2, r0
 80071dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	2b64      	cmp	r3, #100	; 0x64
 80071e2:	d901      	bls.n	80071e8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80071e4:	2303      	movs	r3, #3
 80071e6:	e3aa      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80071e8:	4b63      	ldr	r3, [pc, #396]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d0f0      	beq.n	80071d6 <HAL_RCC_OscConfig+0xe6>
 80071f4:	e014      	b.n	8007220 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071f6:	f7fb ff25 	bl	8003044 <HAL_GetTick>
 80071fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80071fc:	e008      	b.n	8007210 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071fe:	f7fb ff21 	bl	8003044 <HAL_GetTick>
 8007202:	4602      	mov	r2, r0
 8007204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007206:	1ad3      	subs	r3, r2, r3
 8007208:	2b64      	cmp	r3, #100	; 0x64
 800720a:	d901      	bls.n	8007210 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 800720c:	2303      	movs	r3, #3
 800720e:	e396      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007210:	4b59      	ldr	r3, [pc, #356]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1f0      	bne.n	80071fe <HAL_RCC_OscConfig+0x10e>
 800721c:	e000      	b.n	8007220 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800721e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0302 	and.w	r3, r3, #2
 8007228:	2b00      	cmp	r3, #0
 800722a:	f000 80cb 	beq.w	80073c4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800722e:	4b52      	ldr	r3, [pc, #328]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007236:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007238:	4b4f      	ldr	r3, [pc, #316]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800723a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723c:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d007      	beq.n	8007254 <HAL_RCC_OscConfig+0x164>
 8007244:	6a3b      	ldr	r3, [r7, #32]
 8007246:	2b18      	cmp	r3, #24
 8007248:	d156      	bne.n	80072f8 <HAL_RCC_OscConfig+0x208>
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	f003 0303 	and.w	r3, r3, #3
 8007250:	2b00      	cmp	r3, #0
 8007252:	d151      	bne.n	80072f8 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007254:	4b48      	ldr	r3, [pc, #288]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0304 	and.w	r3, r3, #4
 800725c:	2b00      	cmp	r3, #0
 800725e:	d005      	beq.n	800726c <HAL_RCC_OscConfig+0x17c>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d101      	bne.n	800726c <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e368      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800726c:	4b42      	ldr	r3, [pc, #264]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f023 0219 	bic.w	r2, r3, #25
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	493f      	ldr	r1, [pc, #252]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800727a:	4313      	orrs	r3, r2
 800727c:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800727e:	f7fb fee1 	bl	8003044 <HAL_GetTick>
 8007282:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007284:	e008      	b.n	8007298 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007286:	f7fb fedd 	bl	8003044 <HAL_GetTick>
 800728a:	4602      	mov	r2, r0
 800728c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	2b02      	cmp	r3, #2
 8007292:	d901      	bls.n	8007298 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8007294:	2303      	movs	r3, #3
 8007296:	e352      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007298:	4b37      	ldr	r3, [pc, #220]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0304 	and.w	r3, r3, #4
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d0f0      	beq.n	8007286 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072a4:	f7fb fefe 	bl	80030a4 <HAL_GetREVID>
 80072a8:	4603      	mov	r3, r0
 80072aa:	f241 0203 	movw	r2, #4099	; 0x1003
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d817      	bhi.n	80072e2 <HAL_RCC_OscConfig+0x1f2>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	691b      	ldr	r3, [r3, #16]
 80072b6:	2b40      	cmp	r3, #64	; 0x40
 80072b8:	d108      	bne.n	80072cc <HAL_RCC_OscConfig+0x1dc>
 80072ba:	4b2f      	ldr	r3, [pc, #188]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80072c2:	4a2d      	ldr	r2, [pc, #180]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80072c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072c8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072ca:	e07b      	b.n	80073c4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072cc:	4b2a      	ldr	r3, [pc, #168]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	031b      	lsls	r3, r3, #12
 80072da:	4927      	ldr	r1, [pc, #156]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80072dc:	4313      	orrs	r3, r2
 80072de:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072e0:	e070      	b.n	80073c4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072e2:	4b25      	ldr	r3, [pc, #148]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	061b      	lsls	r3, r3, #24
 80072f0:	4921      	ldr	r1, [pc, #132]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 80072f2:	4313      	orrs	r3, r2
 80072f4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072f6:	e065      	b.n	80073c4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d048      	beq.n	8007392 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007300:	4b1d      	ldr	r3, [pc, #116]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f023 0219 	bic.w	r2, r3, #25
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	491a      	ldr	r1, [pc, #104]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800730e:	4313      	orrs	r3, r2
 8007310:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007312:	f7fb fe97 	bl	8003044 <HAL_GetTick>
 8007316:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007318:	e008      	b.n	800732c <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800731a:	f7fb fe93 	bl	8003044 <HAL_GetTick>
 800731e:	4602      	mov	r2, r0
 8007320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007322:	1ad3      	subs	r3, r2, r3
 8007324:	2b02      	cmp	r3, #2
 8007326:	d901      	bls.n	800732c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e308      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800732c:	4b12      	ldr	r3, [pc, #72]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0304 	and.w	r3, r3, #4
 8007334:	2b00      	cmp	r3, #0
 8007336:	d0f0      	beq.n	800731a <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007338:	f7fb feb4 	bl	80030a4 <HAL_GetREVID>
 800733c:	4603      	mov	r3, r0
 800733e:	f241 0203 	movw	r2, #4099	; 0x1003
 8007342:	4293      	cmp	r3, r2
 8007344:	d81a      	bhi.n	800737c <HAL_RCC_OscConfig+0x28c>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	2b40      	cmp	r3, #64	; 0x40
 800734c:	d108      	bne.n	8007360 <HAL_RCC_OscConfig+0x270>
 800734e:	4b0a      	ldr	r3, [pc, #40]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007356:	4a08      	ldr	r2, [pc, #32]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800735c:	6053      	str	r3, [r2, #4]
 800735e:	e031      	b.n	80073c4 <HAL_RCC_OscConfig+0x2d4>
 8007360:	4b05      	ldr	r3, [pc, #20]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	691b      	ldr	r3, [r3, #16]
 800736c:	031b      	lsls	r3, r3, #12
 800736e:	4902      	ldr	r1, [pc, #8]	; (8007378 <HAL_RCC_OscConfig+0x288>)
 8007370:	4313      	orrs	r3, r2
 8007372:	604b      	str	r3, [r1, #4]
 8007374:	e026      	b.n	80073c4 <HAL_RCC_OscConfig+0x2d4>
 8007376:	bf00      	nop
 8007378:	58024400 	.word	0x58024400
 800737c:	4b9a      	ldr	r3, [pc, #616]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	061b      	lsls	r3, r3, #24
 800738a:	4997      	ldr	r1, [pc, #604]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800738c:	4313      	orrs	r3, r2
 800738e:	604b      	str	r3, [r1, #4]
 8007390:	e018      	b.n	80073c4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007392:	4b95      	ldr	r3, [pc, #596]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a94      	ldr	r2, [pc, #592]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007398:	f023 0301 	bic.w	r3, r3, #1
 800739c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800739e:	f7fb fe51 	bl	8003044 <HAL_GetTick>
 80073a2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80073a4:	e008      	b.n	80073b8 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073a6:	f7fb fe4d 	bl	8003044 <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d901      	bls.n	80073b8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80073b4:	2303      	movs	r3, #3
 80073b6:	e2c2      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80073b8:	4b8b      	ldr	r3, [pc, #556]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0304 	and.w	r3, r3, #4
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d1f0      	bne.n	80073a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0310 	and.w	r3, r3, #16
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f000 80a9 	beq.w	8007524 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80073d2:	4b85      	ldr	r3, [pc, #532]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80073da:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80073dc:	4b82      	ldr	r3, [pc, #520]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80073de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073e0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	2b08      	cmp	r3, #8
 80073e6:	d007      	beq.n	80073f8 <HAL_RCC_OscConfig+0x308>
 80073e8:	69bb      	ldr	r3, [r7, #24]
 80073ea:	2b18      	cmp	r3, #24
 80073ec:	d13a      	bne.n	8007464 <HAL_RCC_OscConfig+0x374>
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f003 0303 	and.w	r3, r3, #3
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d135      	bne.n	8007464 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80073f8:	4b7b      	ldr	r3, [pc, #492]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007400:	2b00      	cmp	r3, #0
 8007402:	d005      	beq.n	8007410 <HAL_RCC_OscConfig+0x320>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	69db      	ldr	r3, [r3, #28]
 8007408:	2b80      	cmp	r3, #128	; 0x80
 800740a:	d001      	beq.n	8007410 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e296      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007410:	f7fb fe48 	bl	80030a4 <HAL_GetREVID>
 8007414:	4603      	mov	r3, r0
 8007416:	f241 0203 	movw	r2, #4099	; 0x1003
 800741a:	4293      	cmp	r3, r2
 800741c:	d817      	bhi.n	800744e <HAL_RCC_OscConfig+0x35e>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	2b20      	cmp	r3, #32
 8007424:	d108      	bne.n	8007438 <HAL_RCC_OscConfig+0x348>
 8007426:	4b70      	ldr	r3, [pc, #448]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800742e:	4a6e      	ldr	r2, [pc, #440]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007430:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007434:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007436:	e075      	b.n	8007524 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007438:	4b6b      	ldr	r3, [pc, #428]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6a1b      	ldr	r3, [r3, #32]
 8007444:	069b      	lsls	r3, r3, #26
 8007446:	4968      	ldr	r1, [pc, #416]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007448:	4313      	orrs	r3, r2
 800744a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800744c:	e06a      	b.n	8007524 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800744e:	4b66      	ldr	r3, [pc, #408]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a1b      	ldr	r3, [r3, #32]
 800745a:	061b      	lsls	r3, r3, #24
 800745c:	4962      	ldr	r1, [pc, #392]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800745e:	4313      	orrs	r3, r2
 8007460:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007462:	e05f      	b.n	8007524 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	69db      	ldr	r3, [r3, #28]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d042      	beq.n	80074f2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800746c:	4b5e      	ldr	r3, [pc, #376]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a5d      	ldr	r2, [pc, #372]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007476:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007478:	f7fb fde4 	bl	8003044 <HAL_GetTick>
 800747c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800747e:	e008      	b.n	8007492 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007480:	f7fb fde0 	bl	8003044 <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	2b02      	cmp	r3, #2
 800748c:	d901      	bls.n	8007492 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e255      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007492:	4b55      	ldr	r3, [pc, #340]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800749a:	2b00      	cmp	r3, #0
 800749c:	d0f0      	beq.n	8007480 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800749e:	f7fb fe01 	bl	80030a4 <HAL_GetREVID>
 80074a2:	4603      	mov	r3, r0
 80074a4:	f241 0203 	movw	r2, #4099	; 0x1003
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d817      	bhi.n	80074dc <HAL_RCC_OscConfig+0x3ec>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6a1b      	ldr	r3, [r3, #32]
 80074b0:	2b20      	cmp	r3, #32
 80074b2:	d108      	bne.n	80074c6 <HAL_RCC_OscConfig+0x3d6>
 80074b4:	4b4c      	ldr	r3, [pc, #304]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80074bc:	4a4a      	ldr	r2, [pc, #296]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80074be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80074c2:	6053      	str	r3, [r2, #4]
 80074c4:	e02e      	b.n	8007524 <HAL_RCC_OscConfig+0x434>
 80074c6:	4b48      	ldr	r3, [pc, #288]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	069b      	lsls	r3, r3, #26
 80074d4:	4944      	ldr	r1, [pc, #272]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80074d6:	4313      	orrs	r3, r2
 80074d8:	604b      	str	r3, [r1, #4]
 80074da:	e023      	b.n	8007524 <HAL_RCC_OscConfig+0x434>
 80074dc:	4b42      	ldr	r3, [pc, #264]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80074de:	68db      	ldr	r3, [r3, #12]
 80074e0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a1b      	ldr	r3, [r3, #32]
 80074e8:	061b      	lsls	r3, r3, #24
 80074ea:	493f      	ldr	r1, [pc, #252]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80074ec:	4313      	orrs	r3, r2
 80074ee:	60cb      	str	r3, [r1, #12]
 80074f0:	e018      	b.n	8007524 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80074f2:	4b3d      	ldr	r3, [pc, #244]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a3c      	ldr	r2, [pc, #240]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80074f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074fe:	f7fb fda1 	bl	8003044 <HAL_GetTick>
 8007502:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007504:	e008      	b.n	8007518 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007506:	f7fb fd9d 	bl	8003044 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b02      	cmp	r3, #2
 8007512:	d901      	bls.n	8007518 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e212      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007518:	4b33      	ldr	r3, [pc, #204]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1f0      	bne.n	8007506 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 0308 	and.w	r3, r3, #8
 800752c:	2b00      	cmp	r3, #0
 800752e:	d036      	beq.n	800759e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	695b      	ldr	r3, [r3, #20]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d019      	beq.n	800756c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007538:	4b2b      	ldr	r3, [pc, #172]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800753a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800753c:	4a2a      	ldr	r2, [pc, #168]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800753e:	f043 0301 	orr.w	r3, r3, #1
 8007542:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007544:	f7fb fd7e 	bl	8003044 <HAL_GetTick>
 8007548:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800754a:	e008      	b.n	800755e <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800754c:	f7fb fd7a 	bl	8003044 <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	2b02      	cmp	r3, #2
 8007558:	d901      	bls.n	800755e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e1ef      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800755e:	4b22      	ldr	r3, [pc, #136]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007560:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007562:	f003 0302 	and.w	r3, r3, #2
 8007566:	2b00      	cmp	r3, #0
 8007568:	d0f0      	beq.n	800754c <HAL_RCC_OscConfig+0x45c>
 800756a:	e018      	b.n	800759e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800756c:	4b1e      	ldr	r3, [pc, #120]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 800756e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007570:	4a1d      	ldr	r2, [pc, #116]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007572:	f023 0301 	bic.w	r3, r3, #1
 8007576:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007578:	f7fb fd64 	bl	8003044 <HAL_GetTick>
 800757c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800757e:	e008      	b.n	8007592 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007580:	f7fb fd60 	bl	8003044 <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007588:	1ad3      	subs	r3, r2, r3
 800758a:	2b02      	cmp	r3, #2
 800758c:	d901      	bls.n	8007592 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e1d5      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007592:	4b15      	ldr	r3, [pc, #84]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 8007594:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007596:	f003 0302 	and.w	r3, r3, #2
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1f0      	bne.n	8007580 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 0320 	and.w	r3, r3, #32
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d039      	beq.n	800761e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	699b      	ldr	r3, [r3, #24]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d01c      	beq.n	80075ec <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80075b2:	4b0d      	ldr	r3, [pc, #52]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a0c      	ldr	r2, [pc, #48]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80075b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80075bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80075be:	f7fb fd41 	bl	8003044 <HAL_GetTick>
 80075c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80075c4:	e008      	b.n	80075d8 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80075c6:	f7fb fd3d 	bl	8003044 <HAL_GetTick>
 80075ca:	4602      	mov	r2, r0
 80075cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d901      	bls.n	80075d8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e1b2      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80075d8:	4b03      	ldr	r3, [pc, #12]	; (80075e8 <HAL_RCC_OscConfig+0x4f8>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d0f0      	beq.n	80075c6 <HAL_RCC_OscConfig+0x4d6>
 80075e4:	e01b      	b.n	800761e <HAL_RCC_OscConfig+0x52e>
 80075e6:	bf00      	nop
 80075e8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80075ec:	4b9b      	ldr	r3, [pc, #620]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a9a      	ldr	r2, [pc, #616]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80075f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80075f8:	f7fb fd24 	bl	8003044 <HAL_GetTick>
 80075fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80075fe:	e008      	b.n	8007612 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007600:	f7fb fd20 	bl	8003044 <HAL_GetTick>
 8007604:	4602      	mov	r2, r0
 8007606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	2b02      	cmp	r3, #2
 800760c:	d901      	bls.n	8007612 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e195      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007612:	4b92      	ldr	r3, [pc, #584]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1f0      	bne.n	8007600 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0304 	and.w	r3, r3, #4
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 8081 	beq.w	800772e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800762c:	4b8c      	ldr	r3, [pc, #560]	; (8007860 <HAL_RCC_OscConfig+0x770>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a8b      	ldr	r2, [pc, #556]	; (8007860 <HAL_RCC_OscConfig+0x770>)
 8007632:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007636:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007638:	f7fb fd04 	bl	8003044 <HAL_GetTick>
 800763c:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800763e:	e008      	b.n	8007652 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007640:	f7fb fd00 	bl	8003044 <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b64      	cmp	r3, #100	; 0x64
 800764c:	d901      	bls.n	8007652 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e175      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007652:	4b83      	ldr	r3, [pc, #524]	; (8007860 <HAL_RCC_OscConfig+0x770>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800765a:	2b00      	cmp	r3, #0
 800765c:	d0f0      	beq.n	8007640 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d106      	bne.n	8007674 <HAL_RCC_OscConfig+0x584>
 8007666:	4b7d      	ldr	r3, [pc, #500]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800766a:	4a7c      	ldr	r2, [pc, #496]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 800766c:	f043 0301 	orr.w	r3, r3, #1
 8007670:	6713      	str	r3, [r2, #112]	; 0x70
 8007672:	e02d      	b.n	80076d0 <HAL_RCC_OscConfig+0x5e0>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10c      	bne.n	8007696 <HAL_RCC_OscConfig+0x5a6>
 800767c:	4b77      	ldr	r3, [pc, #476]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 800767e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007680:	4a76      	ldr	r2, [pc, #472]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007682:	f023 0301 	bic.w	r3, r3, #1
 8007686:	6713      	str	r3, [r2, #112]	; 0x70
 8007688:	4b74      	ldr	r3, [pc, #464]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 800768a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800768c:	4a73      	ldr	r2, [pc, #460]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 800768e:	f023 0304 	bic.w	r3, r3, #4
 8007692:	6713      	str	r3, [r2, #112]	; 0x70
 8007694:	e01c      	b.n	80076d0 <HAL_RCC_OscConfig+0x5e0>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	2b05      	cmp	r3, #5
 800769c:	d10c      	bne.n	80076b8 <HAL_RCC_OscConfig+0x5c8>
 800769e:	4b6f      	ldr	r3, [pc, #444]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076a2:	4a6e      	ldr	r2, [pc, #440]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076a4:	f043 0304 	orr.w	r3, r3, #4
 80076a8:	6713      	str	r3, [r2, #112]	; 0x70
 80076aa:	4b6c      	ldr	r3, [pc, #432]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ae:	4a6b      	ldr	r2, [pc, #428]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076b0:	f043 0301 	orr.w	r3, r3, #1
 80076b4:	6713      	str	r3, [r2, #112]	; 0x70
 80076b6:	e00b      	b.n	80076d0 <HAL_RCC_OscConfig+0x5e0>
 80076b8:	4b68      	ldr	r3, [pc, #416]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076bc:	4a67      	ldr	r2, [pc, #412]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076be:	f023 0301 	bic.w	r3, r3, #1
 80076c2:	6713      	str	r3, [r2, #112]	; 0x70
 80076c4:	4b65      	ldr	r3, [pc, #404]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076c8:	4a64      	ldr	r2, [pc, #400]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076ca:	f023 0304 	bic.w	r3, r3, #4
 80076ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d015      	beq.n	8007704 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076d8:	f7fb fcb4 	bl	8003044 <HAL_GetTick>
 80076dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80076de:	e00a      	b.n	80076f6 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076e0:	f7fb fcb0 	bl	8003044 <HAL_GetTick>
 80076e4:	4602      	mov	r2, r0
 80076e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d901      	bls.n	80076f6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80076f2:	2303      	movs	r3, #3
 80076f4:	e123      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80076f6:	4b59      	ldr	r3, [pc, #356]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80076f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076fa:	f003 0302 	and.w	r3, r3, #2
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d0ee      	beq.n	80076e0 <HAL_RCC_OscConfig+0x5f0>
 8007702:	e014      	b.n	800772e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007704:	f7fb fc9e 	bl	8003044 <HAL_GetTick>
 8007708:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800770a:	e00a      	b.n	8007722 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800770c:	f7fb fc9a 	bl	8003044 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	f241 3288 	movw	r2, #5000	; 0x1388
 800771a:	4293      	cmp	r3, r2
 800771c:	d901      	bls.n	8007722 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e10d      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007722:	4b4e      	ldr	r3, [pc, #312]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007726:	f003 0302 	and.w	r3, r3, #2
 800772a:	2b00      	cmp	r3, #0
 800772c:	d1ee      	bne.n	800770c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007732:	2b00      	cmp	r3, #0
 8007734:	f000 8102 	beq.w	800793c <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007738:	4b48      	ldr	r3, [pc, #288]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 800773a:	691b      	ldr	r3, [r3, #16]
 800773c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007740:	2b18      	cmp	r3, #24
 8007742:	f000 80bd 	beq.w	80078c0 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774a:	2b02      	cmp	r3, #2
 800774c:	f040 809e 	bne.w	800788c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007750:	4b42      	ldr	r3, [pc, #264]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a41      	ldr	r2, [pc, #260]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007756:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800775a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800775c:	f7fb fc72 	bl	8003044 <HAL_GetTick>
 8007760:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007762:	e008      	b.n	8007776 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007764:	f7fb fc6e 	bl	8003044 <HAL_GetTick>
 8007768:	4602      	mov	r2, r0
 800776a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776c:	1ad3      	subs	r3, r2, r3
 800776e:	2b02      	cmp	r3, #2
 8007770:	d901      	bls.n	8007776 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8007772:	2303      	movs	r3, #3
 8007774:	e0e3      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007776:	4b39      	ldr	r3, [pc, #228]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1f0      	bne.n	8007764 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007782:	4b36      	ldr	r3, [pc, #216]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007784:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007786:	4b37      	ldr	r3, [pc, #220]	; (8007864 <HAL_RCC_OscConfig+0x774>)
 8007788:	4013      	ands	r3, r2
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007792:	0112      	lsls	r2, r2, #4
 8007794:	430a      	orrs	r2, r1
 8007796:	4931      	ldr	r1, [pc, #196]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007798:	4313      	orrs	r3, r2
 800779a:	628b      	str	r3, [r1, #40]	; 0x28
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a0:	3b01      	subs	r3, #1
 80077a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077aa:	3b01      	subs	r3, #1
 80077ac:	025b      	lsls	r3, r3, #9
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	431a      	orrs	r2, r3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b6:	3b01      	subs	r3, #1
 80077b8:	041b      	lsls	r3, r3, #16
 80077ba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80077be:	431a      	orrs	r2, r3
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077c4:	3b01      	subs	r3, #1
 80077c6:	061b      	lsls	r3, r3, #24
 80077c8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80077cc:	4923      	ldr	r1, [pc, #140]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80077ce:	4313      	orrs	r3, r2
 80077d0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80077d2:	4b22      	ldr	r3, [pc, #136]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80077d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d6:	4a21      	ldr	r2, [pc, #132]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80077d8:	f023 0301 	bic.w	r3, r3, #1
 80077dc:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80077de:	4b1f      	ldr	r3, [pc, #124]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80077e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077e2:	4b21      	ldr	r3, [pc, #132]	; (8007868 <HAL_RCC_OscConfig+0x778>)
 80077e4:	4013      	ands	r3, r2
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80077ea:	00d2      	lsls	r2, r2, #3
 80077ec:	491b      	ldr	r1, [pc, #108]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80077ee:	4313      	orrs	r3, r2
 80077f0:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80077f2:	4b1a      	ldr	r3, [pc, #104]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 80077f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f6:	f023 020c 	bic.w	r2, r3, #12
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fe:	4917      	ldr	r1, [pc, #92]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007800:	4313      	orrs	r3, r2
 8007802:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007804:	4b15      	ldr	r3, [pc, #84]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007808:	f023 0202 	bic.w	r2, r3, #2
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007810:	4912      	ldr	r1, [pc, #72]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007812:	4313      	orrs	r3, r2
 8007814:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007816:	4b11      	ldr	r3, [pc, #68]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781a:	4a10      	ldr	r2, [pc, #64]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 800781c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007820:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007822:	4b0e      	ldr	r3, [pc, #56]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007826:	4a0d      	ldr	r2, [pc, #52]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800782c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800782e:	4b0b      	ldr	r3, [pc, #44]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007832:	4a0a      	ldr	r2, [pc, #40]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007834:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007838:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800783a:	4b08      	ldr	r3, [pc, #32]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 800783c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800783e:	4a07      	ldr	r2, [pc, #28]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007840:	f043 0301 	orr.w	r3, r3, #1
 8007844:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007846:	4b05      	ldr	r3, [pc, #20]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a04      	ldr	r2, [pc, #16]	; (800785c <HAL_RCC_OscConfig+0x76c>)
 800784c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007850:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007852:	f7fb fbf7 	bl	8003044 <HAL_GetTick>
 8007856:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007858:	e011      	b.n	800787e <HAL_RCC_OscConfig+0x78e>
 800785a:	bf00      	nop
 800785c:	58024400 	.word	0x58024400
 8007860:	58024800 	.word	0x58024800
 8007864:	fffffc0c 	.word	0xfffffc0c
 8007868:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800786c:	f7fb fbea 	bl	8003044 <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	2b02      	cmp	r3, #2
 8007878:	d901      	bls.n	800787e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e05f      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800787e:	4b32      	ldr	r3, [pc, #200]	; (8007948 <HAL_RCC_OscConfig+0x858>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007886:	2b00      	cmp	r3, #0
 8007888:	d0f0      	beq.n	800786c <HAL_RCC_OscConfig+0x77c>
 800788a:	e057      	b.n	800793c <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800788c:	4b2e      	ldr	r3, [pc, #184]	; (8007948 <HAL_RCC_OscConfig+0x858>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a2d      	ldr	r2, [pc, #180]	; (8007948 <HAL_RCC_OscConfig+0x858>)
 8007892:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007898:	f7fb fbd4 	bl	8003044 <HAL_GetTick>
 800789c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800789e:	e008      	b.n	80078b2 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078a0:	f7fb fbd0 	bl	8003044 <HAL_GetTick>
 80078a4:	4602      	mov	r2, r0
 80078a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	2b02      	cmp	r3, #2
 80078ac:	d901      	bls.n	80078b2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e045      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80078b2:	4b25      	ldr	r3, [pc, #148]	; (8007948 <HAL_RCC_OscConfig+0x858>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1f0      	bne.n	80078a0 <HAL_RCC_OscConfig+0x7b0>
 80078be:	e03d      	b.n	800793c <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80078c0:	4b21      	ldr	r3, [pc, #132]	; (8007948 <HAL_RCC_OscConfig+0x858>)
 80078c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80078c6:	4b20      	ldr	r3, [pc, #128]	; (8007948 <HAL_RCC_OscConfig+0x858>)
 80078c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ca:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d031      	beq.n	8007938 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	f003 0203 	and.w	r2, r3, #3
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078de:	429a      	cmp	r2, r3
 80078e0:	d12a      	bne.n	8007938 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	091b      	lsrs	r3, r3, #4
 80078e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d122      	bne.n	8007938 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80078fe:	429a      	cmp	r2, r3
 8007900:	d11a      	bne.n	8007938 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	0a5b      	lsrs	r3, r3, #9
 8007906:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800790e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007910:	429a      	cmp	r2, r3
 8007912:	d111      	bne.n	8007938 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	0c1b      	lsrs	r3, r3, #16
 8007918:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007920:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007922:	429a      	cmp	r2, r3
 8007924:	d108      	bne.n	8007938 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	0e1b      	lsrs	r3, r3, #24
 800792a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007932:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007934:	429a      	cmp	r2, r3
 8007936:	d001      	beq.n	800793c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	e000      	b.n	800793e <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 800793c:	2300      	movs	r3, #0
}
 800793e:	4618      	mov	r0, r3
 8007940:	3730      	adds	r7, #48	; 0x30
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	58024400 	.word	0x58024400

0800794c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b086      	sub	sp, #24
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d101      	bne.n	8007960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	e19c      	b.n	8007c9a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007960:	4b8a      	ldr	r3, [pc, #552]	; (8007b8c <HAL_RCC_ClockConfig+0x240>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 030f 	and.w	r3, r3, #15
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	429a      	cmp	r2, r3
 800796c:	d910      	bls.n	8007990 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800796e:	4b87      	ldr	r3, [pc, #540]	; (8007b8c <HAL_RCC_ClockConfig+0x240>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f023 020f 	bic.w	r2, r3, #15
 8007976:	4985      	ldr	r1, [pc, #532]	; (8007b8c <HAL_RCC_ClockConfig+0x240>)
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	4313      	orrs	r3, r2
 800797c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800797e:	4b83      	ldr	r3, [pc, #524]	; (8007b8c <HAL_RCC_ClockConfig+0x240>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 030f 	and.w	r3, r3, #15
 8007986:	683a      	ldr	r2, [r7, #0]
 8007988:	429a      	cmp	r2, r3
 800798a:	d001      	beq.n	8007990 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	e184      	b.n	8007c9a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 0304 	and.w	r3, r3, #4
 8007998:	2b00      	cmp	r3, #0
 800799a:	d010      	beq.n	80079be <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	691a      	ldr	r2, [r3, #16]
 80079a0:	4b7b      	ldr	r3, [pc, #492]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d908      	bls.n	80079be <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80079ac:	4b78      	ldr	r3, [pc, #480]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 80079ae:	699b      	ldr	r3, [r3, #24]
 80079b0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	691b      	ldr	r3, [r3, #16]
 80079b8:	4975      	ldr	r1, [pc, #468]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 80079ba:	4313      	orrs	r3, r2
 80079bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f003 0308 	and.w	r3, r3, #8
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d010      	beq.n	80079ec <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	695a      	ldr	r2, [r3, #20]
 80079ce:	4b70      	ldr	r3, [pc, #448]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 80079d0:	69db      	ldr	r3, [r3, #28]
 80079d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d908      	bls.n	80079ec <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80079da:	4b6d      	ldr	r3, [pc, #436]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 80079dc:	69db      	ldr	r3, [r3, #28]
 80079de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	695b      	ldr	r3, [r3, #20]
 80079e6:	496a      	ldr	r1, [pc, #424]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 80079e8:	4313      	orrs	r3, r2
 80079ea:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 0310 	and.w	r3, r3, #16
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d010      	beq.n	8007a1a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	699a      	ldr	r2, [r3, #24]
 80079fc:	4b64      	ldr	r3, [pc, #400]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 80079fe:	69db      	ldr	r3, [r3, #28]
 8007a00:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d908      	bls.n	8007a1a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007a08:	4b61      	ldr	r3, [pc, #388]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a0a:	69db      	ldr	r3, [r3, #28]
 8007a0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	495e      	ldr	r1, [pc, #376]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d010      	beq.n	8007a48 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	69da      	ldr	r2, [r3, #28]
 8007a2a:	4b59      	ldr	r3, [pc, #356]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a2c:	6a1b      	ldr	r3, [r3, #32]
 8007a2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d908      	bls.n	8007a48 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007a36:	4b56      	ldr	r3, [pc, #344]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a38:	6a1b      	ldr	r3, [r3, #32]
 8007a3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	4953      	ldr	r1, [pc, #332]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 0302 	and.w	r3, r3, #2
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d010      	beq.n	8007a76 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	68da      	ldr	r2, [r3, #12]
 8007a58:	4b4d      	ldr	r3, [pc, #308]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a5a:	699b      	ldr	r3, [r3, #24]
 8007a5c:	f003 030f 	and.w	r3, r3, #15
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d908      	bls.n	8007a76 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a64:	4b4a      	ldr	r3, [pc, #296]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a66:	699b      	ldr	r3, [r3, #24]
 8007a68:	f023 020f 	bic.w	r2, r3, #15
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	4947      	ldr	r1, [pc, #284]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a72:	4313      	orrs	r3, r2
 8007a74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 0301 	and.w	r3, r3, #1
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d055      	beq.n	8007b2e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007a82:	4b43      	ldr	r3, [pc, #268]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a84:	699b      	ldr	r3, [r3, #24]
 8007a86:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	4940      	ldr	r1, [pc, #256]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a90:	4313      	orrs	r3, r2
 8007a92:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	d107      	bne.n	8007aac <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007a9c:	4b3c      	ldr	r3, [pc, #240]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d121      	bne.n	8007aec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	e0f6      	b.n	8007c9a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	2b03      	cmp	r3, #3
 8007ab2:	d107      	bne.n	8007ac4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007ab4:	4b36      	ldr	r3, [pc, #216]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d115      	bne.n	8007aec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e0ea      	b.n	8007c9a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d107      	bne.n	8007adc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007acc:	4b30      	ldr	r3, [pc, #192]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d109      	bne.n	8007aec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	e0de      	b.n	8007c9a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007adc:	4b2c      	ldr	r3, [pc, #176]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f003 0304 	and.w	r3, r3, #4
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d101      	bne.n	8007aec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e0d6      	b.n	8007c9a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007aec:	4b28      	ldr	r3, [pc, #160]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	f023 0207 	bic.w	r2, r3, #7
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	4925      	ldr	r1, [pc, #148]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007afa:	4313      	orrs	r3, r2
 8007afc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007afe:	f7fb faa1 	bl	8003044 <HAL_GetTick>
 8007b02:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b04:	e00a      	b.n	8007b1c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b06:	f7fb fa9d 	bl	8003044 <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d901      	bls.n	8007b1c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	e0be      	b.n	8007c9a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b1c:	4b1c      	ldr	r3, [pc, #112]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007b1e:	691b      	ldr	r3, [r3, #16]
 8007b20:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	00db      	lsls	r3, r3, #3
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d1eb      	bne.n	8007b06 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d010      	beq.n	8007b5c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	68da      	ldr	r2, [r3, #12]
 8007b3e:	4b14      	ldr	r3, [pc, #80]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007b40:	699b      	ldr	r3, [r3, #24]
 8007b42:	f003 030f 	and.w	r3, r3, #15
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d208      	bcs.n	8007b5c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b4a:	4b11      	ldr	r3, [pc, #68]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007b4c:	699b      	ldr	r3, [r3, #24]
 8007b4e:	f023 020f 	bic.w	r2, r3, #15
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	490e      	ldr	r1, [pc, #56]	; (8007b90 <HAL_RCC_ClockConfig+0x244>)
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007b5c:	4b0b      	ldr	r3, [pc, #44]	; (8007b8c <HAL_RCC_ClockConfig+0x240>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f003 030f 	and.w	r3, r3, #15
 8007b64:	683a      	ldr	r2, [r7, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d214      	bcs.n	8007b94 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b6a:	4b08      	ldr	r3, [pc, #32]	; (8007b8c <HAL_RCC_ClockConfig+0x240>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f023 020f 	bic.w	r2, r3, #15
 8007b72:	4906      	ldr	r1, [pc, #24]	; (8007b8c <HAL_RCC_ClockConfig+0x240>)
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b7a:	4b04      	ldr	r3, [pc, #16]	; (8007b8c <HAL_RCC_ClockConfig+0x240>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f003 030f 	and.w	r3, r3, #15
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d005      	beq.n	8007b94 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e086      	b.n	8007c9a <HAL_RCC_ClockConfig+0x34e>
 8007b8c:	52002000 	.word	0x52002000
 8007b90:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0304 	and.w	r3, r3, #4
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d010      	beq.n	8007bc2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	691a      	ldr	r2, [r3, #16]
 8007ba4:	4b3f      	ldr	r3, [pc, #252]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d208      	bcs.n	8007bc2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007bb0:	4b3c      	ldr	r3, [pc, #240]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007bb2:	699b      	ldr	r3, [r3, #24]
 8007bb4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	4939      	ldr	r1, [pc, #228]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 0308 	and.w	r3, r3, #8
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d010      	beq.n	8007bf0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	695a      	ldr	r2, [r3, #20]
 8007bd2:	4b34      	ldr	r3, [pc, #208]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007bd4:	69db      	ldr	r3, [r3, #28]
 8007bd6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d208      	bcs.n	8007bf0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007bde:	4b31      	ldr	r3, [pc, #196]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	695b      	ldr	r3, [r3, #20]
 8007bea:	492e      	ldr	r1, [pc, #184]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007bec:	4313      	orrs	r3, r2
 8007bee:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0310 	and.w	r3, r3, #16
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d010      	beq.n	8007c1e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	699a      	ldr	r2, [r3, #24]
 8007c00:	4b28      	ldr	r3, [pc, #160]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007c02:	69db      	ldr	r3, [r3, #28]
 8007c04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d208      	bcs.n	8007c1e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007c0c:	4b25      	ldr	r3, [pc, #148]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007c0e:	69db      	ldr	r3, [r3, #28]
 8007c10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	699b      	ldr	r3, [r3, #24]
 8007c18:	4922      	ldr	r1, [pc, #136]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f003 0320 	and.w	r3, r3, #32
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d010      	beq.n	8007c4c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	69da      	ldr	r2, [r3, #28]
 8007c2e:	4b1d      	ldr	r3, [pc, #116]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d208      	bcs.n	8007c4c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007c3a:	4b1a      	ldr	r3, [pc, #104]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	69db      	ldr	r3, [r3, #28]
 8007c46:	4917      	ldr	r1, [pc, #92]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007c4c:	f000 f834 	bl	8007cb8 <HAL_RCC_GetSysClockFreq>
 8007c50:	4602      	mov	r2, r0
 8007c52:	4b14      	ldr	r3, [pc, #80]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	0a1b      	lsrs	r3, r3, #8
 8007c58:	f003 030f 	and.w	r3, r3, #15
 8007c5c:	4912      	ldr	r1, [pc, #72]	; (8007ca8 <HAL_RCC_ClockConfig+0x35c>)
 8007c5e:	5ccb      	ldrb	r3, [r1, r3]
 8007c60:	f003 031f 	and.w	r3, r3, #31
 8007c64:	fa22 f303 	lsr.w	r3, r2, r3
 8007c68:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007c6a:	4b0e      	ldr	r3, [pc, #56]	; (8007ca4 <HAL_RCC_ClockConfig+0x358>)
 8007c6c:	699b      	ldr	r3, [r3, #24]
 8007c6e:	f003 030f 	and.w	r3, r3, #15
 8007c72:	4a0d      	ldr	r2, [pc, #52]	; (8007ca8 <HAL_RCC_ClockConfig+0x35c>)
 8007c74:	5cd3      	ldrb	r3, [r2, r3]
 8007c76:	f003 031f 	and.w	r3, r3, #31
 8007c7a:	693a      	ldr	r2, [r7, #16]
 8007c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c80:	4a0a      	ldr	r2, [pc, #40]	; (8007cac <HAL_RCC_ClockConfig+0x360>)
 8007c82:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007c84:	4a0a      	ldr	r2, [pc, #40]	; (8007cb0 <HAL_RCC_ClockConfig+0x364>)
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007c8a:	4b0a      	ldr	r3, [pc, #40]	; (8007cb4 <HAL_RCC_ClockConfig+0x368>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f7fb f98e 	bl	8002fb0 <HAL_InitTick>
 8007c94:	4603      	mov	r3, r0
 8007c96:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3718      	adds	r7, #24
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	58024400 	.word	0x58024400
 8007ca8:	08010dec 	.word	0x08010dec
 8007cac:	20000004 	.word	0x20000004
 8007cb0:	20000000 	.word	0x20000000
 8007cb4:	20000008 	.word	0x20000008

08007cb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b089      	sub	sp, #36	; 0x24
 8007cbc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007cbe:	4bb3      	ldr	r3, [pc, #716]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007cc6:	2b18      	cmp	r3, #24
 8007cc8:	f200 8155 	bhi.w	8007f76 <HAL_RCC_GetSysClockFreq+0x2be>
 8007ccc:	a201      	add	r2, pc, #4	; (adr r2, 8007cd4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd2:	bf00      	nop
 8007cd4:	08007d39 	.word	0x08007d39
 8007cd8:	08007f77 	.word	0x08007f77
 8007cdc:	08007f77 	.word	0x08007f77
 8007ce0:	08007f77 	.word	0x08007f77
 8007ce4:	08007f77 	.word	0x08007f77
 8007ce8:	08007f77 	.word	0x08007f77
 8007cec:	08007f77 	.word	0x08007f77
 8007cf0:	08007f77 	.word	0x08007f77
 8007cf4:	08007d5f 	.word	0x08007d5f
 8007cf8:	08007f77 	.word	0x08007f77
 8007cfc:	08007f77 	.word	0x08007f77
 8007d00:	08007f77 	.word	0x08007f77
 8007d04:	08007f77 	.word	0x08007f77
 8007d08:	08007f77 	.word	0x08007f77
 8007d0c:	08007f77 	.word	0x08007f77
 8007d10:	08007f77 	.word	0x08007f77
 8007d14:	08007d65 	.word	0x08007d65
 8007d18:	08007f77 	.word	0x08007f77
 8007d1c:	08007f77 	.word	0x08007f77
 8007d20:	08007f77 	.word	0x08007f77
 8007d24:	08007f77 	.word	0x08007f77
 8007d28:	08007f77 	.word	0x08007f77
 8007d2c:	08007f77 	.word	0x08007f77
 8007d30:	08007f77 	.word	0x08007f77
 8007d34:	08007d6b 	.word	0x08007d6b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d38:	4b94      	ldr	r3, [pc, #592]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f003 0320 	and.w	r3, r3, #32
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d009      	beq.n	8007d58 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007d44:	4b91      	ldr	r3, [pc, #580]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	08db      	lsrs	r3, r3, #3
 8007d4a:	f003 0303 	and.w	r3, r3, #3
 8007d4e:	4a90      	ldr	r2, [pc, #576]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007d50:	fa22 f303 	lsr.w	r3, r2, r3
 8007d54:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8007d56:	e111      	b.n	8007f7c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007d58:	4b8d      	ldr	r3, [pc, #564]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007d5a:	61bb      	str	r3, [r7, #24]
    break;
 8007d5c:	e10e      	b.n	8007f7c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007d5e:	4b8d      	ldr	r3, [pc, #564]	; (8007f94 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007d60:	61bb      	str	r3, [r7, #24]
    break;
 8007d62:	e10b      	b.n	8007f7c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8007d64:	4b8c      	ldr	r3, [pc, #560]	; (8007f98 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007d66:	61bb      	str	r3, [r7, #24]
    break;
 8007d68:	e108      	b.n	8007f7c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007d6a:	4b88      	ldr	r3, [pc, #544]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d6e:	f003 0303 	and.w	r3, r3, #3
 8007d72:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007d74:	4b85      	ldr	r3, [pc, #532]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d78:	091b      	lsrs	r3, r3, #4
 8007d7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d7e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007d80:	4b82      	ldr	r3, [pc, #520]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d84:	f003 0301 	and.w	r3, r3, #1
 8007d88:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007d8a:	4b80      	ldr	r3, [pc, #512]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d8e:	08db      	lsrs	r3, r3, #3
 8007d90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	fb02 f303 	mul.w	r3, r2, r3
 8007d9a:	ee07 3a90 	vmov	s15, r3
 8007d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f000 80e1 	beq.w	8007f70 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	2b02      	cmp	r3, #2
 8007db2:	f000 8083 	beq.w	8007ebc <HAL_RCC_GetSysClockFreq+0x204>
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	2b02      	cmp	r3, #2
 8007dba:	f200 80a1 	bhi.w	8007f00 <HAL_RCC_GetSysClockFreq+0x248>
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d003      	beq.n	8007dcc <HAL_RCC_GetSysClockFreq+0x114>
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d056      	beq.n	8007e78 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007dca:	e099      	b.n	8007f00 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007dcc:	4b6f      	ldr	r3, [pc, #444]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0320 	and.w	r3, r3, #32
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d02d      	beq.n	8007e34 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007dd8:	4b6c      	ldr	r3, [pc, #432]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	08db      	lsrs	r3, r3, #3
 8007dde:	f003 0303 	and.w	r3, r3, #3
 8007de2:	4a6b      	ldr	r2, [pc, #428]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007de4:	fa22 f303 	lsr.w	r3, r2, r3
 8007de8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	ee07 3a90 	vmov	s15, r3
 8007df0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	ee07 3a90 	vmov	s15, r3
 8007dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e02:	4b62      	ldr	r3, [pc, #392]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e0a:	ee07 3a90 	vmov	s15, r3
 8007e0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e12:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e16:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007f9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007e1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8007e32:	e087      	b.n	8007f44 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	ee07 3a90 	vmov	s15, r3
 8007e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e3e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8007fa0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007e42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e46:	4b51      	ldr	r3, [pc, #324]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e4e:	ee07 3a90 	vmov	s15, r3
 8007e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e56:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e5a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007f9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007e5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e76:	e065      	b.n	8007f44 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	ee07 3a90 	vmov	s15, r3
 8007e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e82:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007fa4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e8a:	4b40      	ldr	r3, [pc, #256]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e92:	ee07 3a90 	vmov	s15, r3
 8007e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e9e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007f9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007eba:	e043      	b.n	8007f44 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	ee07 3a90 	vmov	s15, r3
 8007ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ec6:	eddf 6a38 	vldr	s13, [pc, #224]	; 8007fa8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ece:	4b2f      	ldr	r3, [pc, #188]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ed6:	ee07 3a90 	vmov	s15, r3
 8007eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ede:	ed97 6a02 	vldr	s12, [r7, #8]
 8007ee2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007f9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007efa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007efe:	e021      	b.n	8007f44 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	ee07 3a90 	vmov	s15, r3
 8007f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f0a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007fa4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007f0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f12:	4b1e      	ldr	r3, [pc, #120]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f1a:	ee07 3a90 	vmov	s15, r3
 8007f1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f22:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f26:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007f9c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f42:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007f44:	4b11      	ldr	r3, [pc, #68]	; (8007f8c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f48:	0a5b      	lsrs	r3, r3, #9
 8007f4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f4e:	3301      	adds	r3, #1
 8007f50:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	ee07 3a90 	vmov	s15, r3
 8007f58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007f5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f68:	ee17 3a90 	vmov	r3, s15
 8007f6c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007f6e:	e005      	b.n	8007f7c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007f70:	2300      	movs	r3, #0
 8007f72:	61bb      	str	r3, [r7, #24]
    break;
 8007f74:	e002      	b.n	8007f7c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8007f76:	4b07      	ldr	r3, [pc, #28]	; (8007f94 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007f78:	61bb      	str	r3, [r7, #24]
    break;
 8007f7a:	bf00      	nop
  }

  return sysclockfreq;
 8007f7c:	69bb      	ldr	r3, [r7, #24]
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3724      	adds	r7, #36	; 0x24
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop
 8007f8c:	58024400 	.word	0x58024400
 8007f90:	03d09000 	.word	0x03d09000
 8007f94:	003d0900 	.word	0x003d0900
 8007f98:	017d7840 	.word	0x017d7840
 8007f9c:	46000000 	.word	0x46000000
 8007fa0:	4c742400 	.word	0x4c742400
 8007fa4:	4a742400 	.word	0x4a742400
 8007fa8:	4bbebc20 	.word	0x4bbebc20

08007fac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007fb2:	f7ff fe81 	bl	8007cb8 <HAL_RCC_GetSysClockFreq>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	4b10      	ldr	r3, [pc, #64]	; (8007ffc <HAL_RCC_GetHCLKFreq+0x50>)
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	0a1b      	lsrs	r3, r3, #8
 8007fbe:	f003 030f 	and.w	r3, r3, #15
 8007fc2:	490f      	ldr	r1, [pc, #60]	; (8008000 <HAL_RCC_GetHCLKFreq+0x54>)
 8007fc4:	5ccb      	ldrb	r3, [r1, r3]
 8007fc6:	f003 031f 	and.w	r3, r3, #31
 8007fca:	fa22 f303 	lsr.w	r3, r2, r3
 8007fce:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007fd0:	4b0a      	ldr	r3, [pc, #40]	; (8007ffc <HAL_RCC_GetHCLKFreq+0x50>)
 8007fd2:	699b      	ldr	r3, [r3, #24]
 8007fd4:	f003 030f 	and.w	r3, r3, #15
 8007fd8:	4a09      	ldr	r2, [pc, #36]	; (8008000 <HAL_RCC_GetHCLKFreq+0x54>)
 8007fda:	5cd3      	ldrb	r3, [r2, r3]
 8007fdc:	f003 031f 	and.w	r3, r3, #31
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8007fe6:	4a07      	ldr	r2, [pc, #28]	; (8008004 <HAL_RCC_GetHCLKFreq+0x58>)
 8007fe8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007fea:	4a07      	ldr	r2, [pc, #28]	; (8008008 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007ff0:	4b04      	ldr	r3, [pc, #16]	; (8008004 <HAL_RCC_GetHCLKFreq+0x58>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3708      	adds	r7, #8
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	58024400 	.word	0x58024400
 8008000:	08010dec 	.word	0x08010dec
 8008004:	20000004 	.word	0x20000004
 8008008:	20000000 	.word	0x20000000

0800800c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008010:	f7ff ffcc 	bl	8007fac <HAL_RCC_GetHCLKFreq>
 8008014:	4602      	mov	r2, r0
 8008016:	4b06      	ldr	r3, [pc, #24]	; (8008030 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008018:	69db      	ldr	r3, [r3, #28]
 800801a:	091b      	lsrs	r3, r3, #4
 800801c:	f003 0307 	and.w	r3, r3, #7
 8008020:	4904      	ldr	r1, [pc, #16]	; (8008034 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008022:	5ccb      	ldrb	r3, [r1, r3]
 8008024:	f003 031f 	and.w	r3, r3, #31
 8008028:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800802c:	4618      	mov	r0, r3
 800802e:	bd80      	pop	{r7, pc}
 8008030:	58024400 	.word	0x58024400
 8008034:	08010dec 	.word	0x08010dec

08008038 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800803c:	f7ff ffb6 	bl	8007fac <HAL_RCC_GetHCLKFreq>
 8008040:	4602      	mov	r2, r0
 8008042:	4b06      	ldr	r3, [pc, #24]	; (800805c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008044:	69db      	ldr	r3, [r3, #28]
 8008046:	0a1b      	lsrs	r3, r3, #8
 8008048:	f003 0307 	and.w	r3, r3, #7
 800804c:	4904      	ldr	r1, [pc, #16]	; (8008060 <HAL_RCC_GetPCLK2Freq+0x28>)
 800804e:	5ccb      	ldrb	r3, [r1, r3]
 8008050:	f003 031f 	and.w	r3, r3, #31
 8008054:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008058:	4618      	mov	r0, r3
 800805a:	bd80      	pop	{r7, pc}
 800805c:	58024400 	.word	0x58024400
 8008060:	08010dec 	.word	0x08010dec

08008064 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b086      	sub	sp, #24
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800806c:	2300      	movs	r3, #0
 800806e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008070:	2300      	movs	r3, #0
 8008072:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800807c:	2b00      	cmp	r3, #0
 800807e:	d03f      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008084:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008088:	d02a      	beq.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800808a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800808e:	d824      	bhi.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008090:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008094:	d018      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008096:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800809a:	d81e      	bhi.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800809c:	2b00      	cmp	r3, #0
 800809e:	d003      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80080a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080a4:	d007      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80080a6:	e018      	b.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080a8:	4ba3      	ldr	r3, [pc, #652]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80080aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ac:	4aa2      	ldr	r2, [pc, #648]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80080ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80080b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80080b4:	e015      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	3304      	adds	r3, #4
 80080ba:	2102      	movs	r1, #2
 80080bc:	4618      	mov	r0, r3
 80080be:	f001 f9d5 	bl	800946c <RCCEx_PLL2_Config>
 80080c2:	4603      	mov	r3, r0
 80080c4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80080c6:	e00c      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	3324      	adds	r3, #36	; 0x24
 80080cc:	2102      	movs	r1, #2
 80080ce:	4618      	mov	r0, r3
 80080d0:	f001 fa7e 	bl	80095d0 <RCCEx_PLL3_Config>
 80080d4:	4603      	mov	r3, r0
 80080d6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80080d8:	e003      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	75fb      	strb	r3, [r7, #23]
      break;
 80080de:	e000      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80080e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080e2:	7dfb      	ldrb	r3, [r7, #23]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d109      	bne.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80080e8:	4b93      	ldr	r3, [pc, #588]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80080ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80080f4:	4990      	ldr	r1, [pc, #576]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80080f6:	4313      	orrs	r3, r2
 80080f8:	650b      	str	r3, [r1, #80]	; 0x50
 80080fa:	e001      	b.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080fc:	7dfb      	ldrb	r3, [r7, #23]
 80080fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008108:	2b00      	cmp	r3, #0
 800810a:	d03d      	beq.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008110:	2b04      	cmp	r3, #4
 8008112:	d826      	bhi.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8008114:	a201      	add	r2, pc, #4	; (adr r2, 800811c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8008116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800811a:	bf00      	nop
 800811c:	08008131 	.word	0x08008131
 8008120:	0800813f 	.word	0x0800813f
 8008124:	08008151 	.word	0x08008151
 8008128:	08008169 	.word	0x08008169
 800812c:	08008169 	.word	0x08008169
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008130:	4b81      	ldr	r3, [pc, #516]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008134:	4a80      	ldr	r2, [pc, #512]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800813a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800813c:	e015      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	3304      	adds	r3, #4
 8008142:	2100      	movs	r1, #0
 8008144:	4618      	mov	r0, r3
 8008146:	f001 f991 	bl	800946c <RCCEx_PLL2_Config>
 800814a:	4603      	mov	r3, r0
 800814c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800814e:	e00c      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	3324      	adds	r3, #36	; 0x24
 8008154:	2100      	movs	r1, #0
 8008156:	4618      	mov	r0, r3
 8008158:	f001 fa3a 	bl	80095d0 <RCCEx_PLL3_Config>
 800815c:	4603      	mov	r3, r0
 800815e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008160:	e003      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	75fb      	strb	r3, [r7, #23]
      break;
 8008166:	e000      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8008168:	bf00      	nop
    }

    if(ret == HAL_OK)
 800816a:	7dfb      	ldrb	r3, [r7, #23]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d109      	bne.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008170:	4b71      	ldr	r3, [pc, #452]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008174:	f023 0207 	bic.w	r2, r3, #7
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800817c:	496e      	ldr	r1, [pc, #440]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800817e:	4313      	orrs	r3, r2
 8008180:	650b      	str	r3, [r1, #80]	; 0x50
 8008182:	e001      	b.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008184:	7dfb      	ldrb	r3, [r7, #23]
 8008186:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008190:	2b00      	cmp	r3, #0
 8008192:	d042      	beq.n	800821a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008198:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800819c:	d02b      	beq.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800819e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081a2:	d825      	bhi.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80081a4:	2bc0      	cmp	r3, #192	; 0xc0
 80081a6:	d028      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x196>
 80081a8:	2bc0      	cmp	r3, #192	; 0xc0
 80081aa:	d821      	bhi.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80081ac:	2b80      	cmp	r3, #128	; 0x80
 80081ae:	d016      	beq.n	80081de <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80081b0:	2b80      	cmp	r3, #128	; 0x80
 80081b2:	d81d      	bhi.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d002      	beq.n	80081be <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80081b8:	2b40      	cmp	r3, #64	; 0x40
 80081ba:	d007      	beq.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80081bc:	e018      	b.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081be:	4b5e      	ldr	r3, [pc, #376]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80081c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c2:	4a5d      	ldr	r2, [pc, #372]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80081c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80081ca:	e017      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	3304      	adds	r3, #4
 80081d0:	2100      	movs	r1, #0
 80081d2:	4618      	mov	r0, r3
 80081d4:	f001 f94a 	bl	800946c <RCCEx_PLL2_Config>
 80081d8:	4603      	mov	r3, r0
 80081da:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80081dc:	e00e      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	3324      	adds	r3, #36	; 0x24
 80081e2:	2100      	movs	r1, #0
 80081e4:	4618      	mov	r0, r3
 80081e6:	f001 f9f3 	bl	80095d0 <RCCEx_PLL3_Config>
 80081ea:	4603      	mov	r3, r0
 80081ec:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80081ee:	e005      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	75fb      	strb	r3, [r7, #23]
      break;
 80081f4:	e002      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80081f6:	bf00      	nop
 80081f8:	e000      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80081fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80081fc:	7dfb      	ldrb	r3, [r7, #23]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d109      	bne.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008202:	4b4d      	ldr	r3, [pc, #308]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008206:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800820e:	494a      	ldr	r1, [pc, #296]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008210:	4313      	orrs	r3, r2
 8008212:	650b      	str	r3, [r1, #80]	; 0x50
 8008214:	e001      	b.n	800821a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008216:	7dfb      	ldrb	r3, [r7, #23]
 8008218:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008222:	2b00      	cmp	r3, #0
 8008224:	d049      	beq.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800822c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008230:	d030      	beq.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8008232:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008236:	d82a      	bhi.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8008238:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800823c:	d02c      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800823e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008242:	d824      	bhi.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8008244:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008248:	d018      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800824a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800824e:	d81e      	bhi.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8008250:	2b00      	cmp	r3, #0
 8008252:	d003      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8008254:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008258:	d007      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800825a:	e018      	b.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800825c:	4b36      	ldr	r3, [pc, #216]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800825e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008260:	4a35      	ldr	r2, [pc, #212]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008262:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008266:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008268:	e017      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	3304      	adds	r3, #4
 800826e:	2100      	movs	r1, #0
 8008270:	4618      	mov	r0, r3
 8008272:	f001 f8fb 	bl	800946c <RCCEx_PLL2_Config>
 8008276:	4603      	mov	r3, r0
 8008278:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800827a:	e00e      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	3324      	adds	r3, #36	; 0x24
 8008280:	2100      	movs	r1, #0
 8008282:	4618      	mov	r0, r3
 8008284:	f001 f9a4 	bl	80095d0 <RCCEx_PLL3_Config>
 8008288:	4603      	mov	r3, r0
 800828a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800828c:	e005      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	75fb      	strb	r3, [r7, #23]
      break;
 8008292:	e002      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8008294:	bf00      	nop
 8008296:	e000      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8008298:	bf00      	nop
    }

    if(ret == HAL_OK)
 800829a:	7dfb      	ldrb	r3, [r7, #23]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d10a      	bne.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80082a0:	4b25      	ldr	r3, [pc, #148]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80082a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082a4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80082ae:	4922      	ldr	r1, [pc, #136]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80082b0:	4313      	orrs	r3, r2
 80082b2:	658b      	str	r3, [r1, #88]	; 0x58
 80082b4:	e001      	b.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082b6:	7dfb      	ldrb	r3, [r7, #23]
 80082b8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d04b      	beq.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80082cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80082d0:	d030      	beq.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80082d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80082d6:	d82a      	bhi.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80082d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80082dc:	d02e      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80082de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80082e2:	d824      	bhi.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80082e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80082e8:	d018      	beq.n	800831c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80082ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80082ee:	d81e      	bhi.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d003      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x298>
 80082f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80082f8:	d007      	beq.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80082fa:	e018      	b.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082fc:	4b0e      	ldr	r3, [pc, #56]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80082fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008300:	4a0d      	ldr	r2, [pc, #52]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008302:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008306:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008308:	e019      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	3304      	adds	r3, #4
 800830e:	2100      	movs	r1, #0
 8008310:	4618      	mov	r0, r3
 8008312:	f001 f8ab 	bl	800946c <RCCEx_PLL2_Config>
 8008316:	4603      	mov	r3, r0
 8008318:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800831a:	e010      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	3324      	adds	r3, #36	; 0x24
 8008320:	2100      	movs	r1, #0
 8008322:	4618      	mov	r0, r3
 8008324:	f001 f954 	bl	80095d0 <RCCEx_PLL3_Config>
 8008328:	4603      	mov	r3, r0
 800832a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800832c:	e007      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	75fb      	strb	r3, [r7, #23]
      break;
 8008332:	e004      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8008334:	bf00      	nop
 8008336:	e002      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8008338:	58024400 	.word	0x58024400
      break;
 800833c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800833e:	7dfb      	ldrb	r3, [r7, #23]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d10a      	bne.n	800835a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008344:	4b99      	ldr	r3, [pc, #612]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008348:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008352:	4996      	ldr	r1, [pc, #600]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008354:	4313      	orrs	r3, r2
 8008356:	658b      	str	r3, [r1, #88]	; 0x58
 8008358:	e001      	b.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800835a:	7dfb      	ldrb	r3, [r7, #23]
 800835c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008366:	2b00      	cmp	r3, #0
 8008368:	d032      	beq.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800836e:	2b30      	cmp	r3, #48	; 0x30
 8008370:	d01c      	beq.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0x348>
 8008372:	2b30      	cmp	r3, #48	; 0x30
 8008374:	d817      	bhi.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8008376:	2b20      	cmp	r3, #32
 8008378:	d00c      	beq.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800837a:	2b20      	cmp	r3, #32
 800837c:	d813      	bhi.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800837e:	2b00      	cmp	r3, #0
 8008380:	d016      	beq.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8008382:	2b10      	cmp	r3, #16
 8008384:	d10f      	bne.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008386:	4b89      	ldr	r3, [pc, #548]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800838a:	4a88      	ldr	r2, [pc, #544]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800838c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008390:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8008392:	e00e      	b.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	3304      	adds	r3, #4
 8008398:	2102      	movs	r1, #2
 800839a:	4618      	mov	r0, r3
 800839c:	f001 f866 	bl	800946c <RCCEx_PLL2_Config>
 80083a0:	4603      	mov	r3, r0
 80083a2:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80083a4:	e005      	b.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	75fb      	strb	r3, [r7, #23]
      break;
 80083aa:	e002      	b.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80083ac:	bf00      	nop
 80083ae:	e000      	b.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80083b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083b2:	7dfb      	ldrb	r3, [r7, #23]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d109      	bne.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80083b8:	4b7c      	ldr	r3, [pc, #496]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80083ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80083c4:	4979      	ldr	r1, [pc, #484]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80083c6:	4313      	orrs	r3, r2
 80083c8:	64cb      	str	r3, [r1, #76]	; 0x4c
 80083ca:	e001      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083cc:	7dfb      	ldrb	r3, [r7, #23]
 80083ce:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d047      	beq.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80083e4:	d030      	beq.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80083e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80083ea:	d82a      	bhi.n	8008442 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80083ec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80083f0:	d02c      	beq.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80083f2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80083f6:	d824      	bhi.n	8008442 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80083f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083fc:	d018      	beq.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80083fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008402:	d81e      	bhi.n	8008442 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8008404:	2b00      	cmp	r3, #0
 8008406:	d003      	beq.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8008408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800840c:	d007      	beq.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800840e:	e018      	b.n	8008442 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008410:	4b66      	ldr	r3, [pc, #408]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008414:	4a65      	ldr	r2, [pc, #404]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008416:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800841a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800841c:	e017      	b.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	3304      	adds	r3, #4
 8008422:	2100      	movs	r1, #0
 8008424:	4618      	mov	r0, r3
 8008426:	f001 f821 	bl	800946c <RCCEx_PLL2_Config>
 800842a:	4603      	mov	r3, r0
 800842c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800842e:	e00e      	b.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	3324      	adds	r3, #36	; 0x24
 8008434:	2100      	movs	r1, #0
 8008436:	4618      	mov	r0, r3
 8008438:	f001 f8ca 	bl	80095d0 <RCCEx_PLL3_Config>
 800843c:	4603      	mov	r3, r0
 800843e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8008440:	e005      	b.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	75fb      	strb	r3, [r7, #23]
      break;
 8008446:	e002      	b.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8008448:	bf00      	nop
 800844a:	e000      	b.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800844c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800844e:	7dfb      	ldrb	r3, [r7, #23]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d109      	bne.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008454:	4b55      	ldr	r3, [pc, #340]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008458:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008460:	4952      	ldr	r1, [pc, #328]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008462:	4313      	orrs	r3, r2
 8008464:	650b      	str	r3, [r1, #80]	; 0x50
 8008466:	e001      	b.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008468:	7dfb      	ldrb	r3, [r7, #23]
 800846a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008474:	2b00      	cmp	r3, #0
 8008476:	d049      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800847c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008480:	d02e      	beq.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008482:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008486:	d828      	bhi.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x476>
 8008488:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800848c:	d02a      	beq.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800848e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008492:	d822      	bhi.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x476>
 8008494:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008498:	d026      	beq.n	80084e8 <HAL_RCCEx_PeriphCLKConfig+0x484>
 800849a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800849e:	d81c      	bhi.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x476>
 80084a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80084a4:	d010      	beq.n	80084c8 <HAL_RCCEx_PeriphCLKConfig+0x464>
 80084a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80084aa:	d816      	bhi.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x476>
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d01d      	beq.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x488>
 80084b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084b4:	d111      	bne.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	3304      	adds	r3, #4
 80084ba:	2101      	movs	r1, #1
 80084bc:	4618      	mov	r0, r3
 80084be:	f000 ffd5 	bl	800946c <RCCEx_PLL2_Config>
 80084c2:	4603      	mov	r3, r0
 80084c4:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80084c6:	e012      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	3324      	adds	r3, #36	; 0x24
 80084cc:	2101      	movs	r1, #1
 80084ce:	4618      	mov	r0, r3
 80084d0:	f001 f87e 	bl	80095d0 <RCCEx_PLL3_Config>
 80084d4:	4603      	mov	r3, r0
 80084d6:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80084d8:	e009      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80084da:	2301      	movs	r3, #1
 80084dc:	75fb      	strb	r3, [r7, #23]
      break;
 80084de:	e006      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80084e0:	bf00      	nop
 80084e2:	e004      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80084e4:	bf00      	nop
 80084e6:	e002      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80084e8:	bf00      	nop
 80084ea:	e000      	b.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80084ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80084ee:	7dfb      	ldrb	r3, [r7, #23]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d109      	bne.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80084f4:	4b2d      	ldr	r3, [pc, #180]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80084f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008500:	492a      	ldr	r1, [pc, #168]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008502:	4313      	orrs	r3, r2
 8008504:	650b      	str	r3, [r1, #80]	; 0x50
 8008506:	e001      	b.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008508:	7dfb      	ldrb	r3, [r7, #23]
 800850a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008514:	2b00      	cmp	r3, #0
 8008516:	d04d      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800851e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008522:	d02e      	beq.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8008524:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008528:	d828      	bhi.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800852a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800852e:	d02a      	beq.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8008530:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008534:	d822      	bhi.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8008536:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800853a:	d026      	beq.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x526>
 800853c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008540:	d81c      	bhi.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8008542:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008546:	d010      	beq.n	800856a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8008548:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800854c:	d816      	bhi.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800854e:	2b00      	cmp	r3, #0
 8008550:	d01d      	beq.n	800858e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8008552:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008556:	d111      	bne.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	3304      	adds	r3, #4
 800855c:	2101      	movs	r1, #1
 800855e:	4618      	mov	r0, r3
 8008560:	f000 ff84 	bl	800946c <RCCEx_PLL2_Config>
 8008564:	4603      	mov	r3, r0
 8008566:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008568:	e012      	b.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	3324      	adds	r3, #36	; 0x24
 800856e:	2101      	movs	r1, #1
 8008570:	4618      	mov	r0, r3
 8008572:	f001 f82d 	bl	80095d0 <RCCEx_PLL3_Config>
 8008576:	4603      	mov	r3, r0
 8008578:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800857a:	e009      	b.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800857c:	2301      	movs	r3, #1
 800857e:	75fb      	strb	r3, [r7, #23]
      break;
 8008580:	e006      	b.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8008582:	bf00      	nop
 8008584:	e004      	b.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8008586:	bf00      	nop
 8008588:	e002      	b.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800858a:	bf00      	nop
 800858c:	e000      	b.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800858e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008590:	7dfb      	ldrb	r3, [r7, #23]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d10c      	bne.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008596:	4b05      	ldr	r3, [pc, #20]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800859a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80085a4:	4901      	ldr	r1, [pc, #4]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80085a6:	4313      	orrs	r3, r2
 80085a8:	658b      	str	r3, [r1, #88]	; 0x58
 80085aa:	e003      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80085ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085b0:	7dfb      	ldrb	r3, [r7, #23]
 80085b2:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d02f      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085c8:	d00e      	beq.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80085ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085ce:	d814      	bhi.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x596>
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d015      	beq.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 80085d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085d8:	d10f      	bne.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085da:	4baf      	ldr	r3, [pc, #700]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80085dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085de:	4aae      	ldr	r2, [pc, #696]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80085e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80085e4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80085e6:	e00c      	b.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	3304      	adds	r3, #4
 80085ec:	2101      	movs	r1, #1
 80085ee:	4618      	mov	r0, r3
 80085f0:	f000 ff3c 	bl	800946c <RCCEx_PLL2_Config>
 80085f4:	4603      	mov	r3, r0
 80085f6:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80085f8:	e003      	b.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	75fb      	strb	r3, [r7, #23]
      break;
 80085fe:	e000      	b.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8008600:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008602:	7dfb      	ldrb	r3, [r7, #23]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d109      	bne.n	800861c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008608:	4ba3      	ldr	r3, [pc, #652]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800860a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800860c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008614:	49a0      	ldr	r1, [pc, #640]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008616:	4313      	orrs	r3, r2
 8008618:	650b      	str	r3, [r1, #80]	; 0x50
 800861a:	e001      	b.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800861c:	7dfb      	ldrb	r3, [r7, #23]
 800861e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008628:	2b00      	cmp	r3, #0
 800862a:	d032      	beq.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008630:	2b03      	cmp	r3, #3
 8008632:	d81b      	bhi.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8008634:	a201      	add	r2, pc, #4	; (adr r2, 800863c <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8008636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800863a:	bf00      	nop
 800863c:	08008673 	.word	0x08008673
 8008640:	0800864d 	.word	0x0800864d
 8008644:	0800865b 	.word	0x0800865b
 8008648:	08008673 	.word	0x08008673
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800864c:	4b92      	ldr	r3, [pc, #584]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800864e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008650:	4a91      	ldr	r2, [pc, #580]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008652:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008656:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008658:	e00c      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	3304      	adds	r3, #4
 800865e:	2102      	movs	r1, #2
 8008660:	4618      	mov	r0, r3
 8008662:	f000 ff03 	bl	800946c <RCCEx_PLL2_Config>
 8008666:	4603      	mov	r3, r0
 8008668:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800866a:	e003      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800866c:	2301      	movs	r3, #1
 800866e:	75fb      	strb	r3, [r7, #23]
      break;
 8008670:	e000      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8008672:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008674:	7dfb      	ldrb	r3, [r7, #23]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d109      	bne.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800867a:	4b87      	ldr	r3, [pc, #540]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800867c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800867e:	f023 0203 	bic.w	r2, r3, #3
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008686:	4984      	ldr	r1, [pc, #528]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008688:	4313      	orrs	r3, r2
 800868a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800868c:	e001      	b.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800868e:	7dfb      	ldrb	r3, [r7, #23]
 8008690:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800869a:	2b00      	cmp	r3, #0
 800869c:	f000 8086 	beq.w	80087ac <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086a0:	4b7e      	ldr	r3, [pc, #504]	; (800889c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a7d      	ldr	r2, [pc, #500]	; (800889c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80086a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086ac:	f7fa fcca 	bl	8003044 <HAL_GetTick>
 80086b0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086b2:	e009      	b.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086b4:	f7fa fcc6 	bl	8003044 <HAL_GetTick>
 80086b8:	4602      	mov	r2, r0
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	1ad3      	subs	r3, r2, r3
 80086be:	2b64      	cmp	r3, #100	; 0x64
 80086c0:	d902      	bls.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80086c2:	2303      	movs	r3, #3
 80086c4:	75fb      	strb	r3, [r7, #23]
        break;
 80086c6:	e005      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086c8:	4b74      	ldr	r3, [pc, #464]	; (800889c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d0ef      	beq.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80086d4:	7dfb      	ldrb	r3, [r7, #23]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d166      	bne.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80086da:	4b6f      	ldr	r3, [pc, #444]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80086dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80086e4:	4053      	eors	r3, r2
 80086e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d013      	beq.n	8008716 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80086ee:	4b6a      	ldr	r3, [pc, #424]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80086f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086f6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80086f8:	4b67      	ldr	r3, [pc, #412]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80086fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086fc:	4a66      	ldr	r2, [pc, #408]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80086fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008702:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008704:	4b64      	ldr	r3, [pc, #400]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008708:	4a63      	ldr	r2, [pc, #396]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800870a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800870e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008710:	4a61      	ldr	r2, [pc, #388]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800871c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008720:	d115      	bne.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008722:	f7fa fc8f 	bl	8003044 <HAL_GetTick>
 8008726:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008728:	e00b      	b.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800872a:	f7fa fc8b 	bl	8003044 <HAL_GetTick>
 800872e:	4602      	mov	r2, r0
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	1ad3      	subs	r3, r2, r3
 8008734:	f241 3288 	movw	r2, #5000	; 0x1388
 8008738:	4293      	cmp	r3, r2
 800873a:	d902      	bls.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800873c:	2303      	movs	r3, #3
 800873e:	75fb      	strb	r3, [r7, #23]
            break;
 8008740:	e005      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008742:	4b55      	ldr	r3, [pc, #340]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008746:	f003 0302 	and.w	r3, r3, #2
 800874a:	2b00      	cmp	r3, #0
 800874c:	d0ed      	beq.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800874e:	7dfb      	ldrb	r3, [r7, #23]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d126      	bne.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800875a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800875e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008762:	d10d      	bne.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8008764:	4b4c      	ldr	r3, [pc, #304]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008766:	691b      	ldr	r3, [r3, #16]
 8008768:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008772:	0919      	lsrs	r1, r3, #4
 8008774:	4b4a      	ldr	r3, [pc, #296]	; (80088a0 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8008776:	400b      	ands	r3, r1
 8008778:	4947      	ldr	r1, [pc, #284]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800877a:	4313      	orrs	r3, r2
 800877c:	610b      	str	r3, [r1, #16]
 800877e:	e005      	b.n	800878c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8008780:	4b45      	ldr	r3, [pc, #276]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008782:	691b      	ldr	r3, [r3, #16]
 8008784:	4a44      	ldr	r2, [pc, #272]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008786:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800878a:	6113      	str	r3, [r2, #16]
 800878c:	4b42      	ldr	r3, [pc, #264]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800878e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800879a:	493f      	ldr	r1, [pc, #252]	; (8008898 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800879c:	4313      	orrs	r3, r2
 800879e:	670b      	str	r3, [r1, #112]	; 0x70
 80087a0:	e004      	b.n	80087ac <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80087a2:	7dfb      	ldrb	r3, [r7, #23]
 80087a4:	75bb      	strb	r3, [r7, #22]
 80087a6:	e001      	b.n	80087ac <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087a8:	7dfb      	ldrb	r3, [r7, #23]
 80087aa:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f003 0301 	and.w	r3, r3, #1
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f000 8085 	beq.w	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80087be:	2b28      	cmp	r3, #40	; 0x28
 80087c0:	d866      	bhi.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80087c2:	a201      	add	r2, pc, #4	; (adr r2, 80087c8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80087c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c8:	080088a5 	.word	0x080088a5
 80087cc:	08008891 	.word	0x08008891
 80087d0:	08008891 	.word	0x08008891
 80087d4:	08008891 	.word	0x08008891
 80087d8:	08008891 	.word	0x08008891
 80087dc:	08008891 	.word	0x08008891
 80087e0:	08008891 	.word	0x08008891
 80087e4:	08008891 	.word	0x08008891
 80087e8:	0800886d 	.word	0x0800886d
 80087ec:	08008891 	.word	0x08008891
 80087f0:	08008891 	.word	0x08008891
 80087f4:	08008891 	.word	0x08008891
 80087f8:	08008891 	.word	0x08008891
 80087fc:	08008891 	.word	0x08008891
 8008800:	08008891 	.word	0x08008891
 8008804:	08008891 	.word	0x08008891
 8008808:	0800887f 	.word	0x0800887f
 800880c:	08008891 	.word	0x08008891
 8008810:	08008891 	.word	0x08008891
 8008814:	08008891 	.word	0x08008891
 8008818:	08008891 	.word	0x08008891
 800881c:	08008891 	.word	0x08008891
 8008820:	08008891 	.word	0x08008891
 8008824:	08008891 	.word	0x08008891
 8008828:	080088a5 	.word	0x080088a5
 800882c:	08008891 	.word	0x08008891
 8008830:	08008891 	.word	0x08008891
 8008834:	08008891 	.word	0x08008891
 8008838:	08008891 	.word	0x08008891
 800883c:	08008891 	.word	0x08008891
 8008840:	08008891 	.word	0x08008891
 8008844:	08008891 	.word	0x08008891
 8008848:	080088a5 	.word	0x080088a5
 800884c:	08008891 	.word	0x08008891
 8008850:	08008891 	.word	0x08008891
 8008854:	08008891 	.word	0x08008891
 8008858:	08008891 	.word	0x08008891
 800885c:	08008891 	.word	0x08008891
 8008860:	08008891 	.word	0x08008891
 8008864:	08008891 	.word	0x08008891
 8008868:	080088a5 	.word	0x080088a5
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	3304      	adds	r3, #4
 8008870:	2101      	movs	r1, #1
 8008872:	4618      	mov	r0, r3
 8008874:	f000 fdfa 	bl	800946c <RCCEx_PLL2_Config>
 8008878:	4603      	mov	r3, r0
 800887a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800887c:	e013      	b.n	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	3324      	adds	r3, #36	; 0x24
 8008882:	2101      	movs	r1, #1
 8008884:	4618      	mov	r0, r3
 8008886:	f000 fea3 	bl	80095d0 <RCCEx_PLL3_Config>
 800888a:	4603      	mov	r3, r0
 800888c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800888e:	e00a      	b.n	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	75fb      	strb	r3, [r7, #23]
      break;
 8008894:	e007      	b.n	80088a6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8008896:	bf00      	nop
 8008898:	58024400 	.word	0x58024400
 800889c:	58024800 	.word	0x58024800
 80088a0:	00ffffcf 	.word	0x00ffffcf
      break;
 80088a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80088a6:	7dfb      	ldrb	r3, [r7, #23]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d109      	bne.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80088ac:	4b96      	ldr	r3, [pc, #600]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80088ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088b0:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80088b8:	4993      	ldr	r1, [pc, #588]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80088ba:	4313      	orrs	r3, r2
 80088bc:	654b      	str	r3, [r1, #84]	; 0x54
 80088be:	e001      	b.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088c0:	7dfb      	ldrb	r3, [r7, #23]
 80088c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f003 0302 	and.w	r3, r3, #2
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d038      	beq.n	8008942 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088d4:	2b05      	cmp	r3, #5
 80088d6:	d821      	bhi.n	800891c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80088d8:	a201      	add	r2, pc, #4	; (adr r2, 80088e0 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80088da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088de:	bf00      	nop
 80088e0:	08008923 	.word	0x08008923
 80088e4:	080088f9 	.word	0x080088f9
 80088e8:	0800890b 	.word	0x0800890b
 80088ec:	08008923 	.word	0x08008923
 80088f0:	08008923 	.word	0x08008923
 80088f4:	08008923 	.word	0x08008923
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	3304      	adds	r3, #4
 80088fc:	2101      	movs	r1, #1
 80088fe:	4618      	mov	r0, r3
 8008900:	f000 fdb4 	bl	800946c <RCCEx_PLL2_Config>
 8008904:	4603      	mov	r3, r0
 8008906:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008908:	e00c      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	3324      	adds	r3, #36	; 0x24
 800890e:	2101      	movs	r1, #1
 8008910:	4618      	mov	r0, r3
 8008912:	f000 fe5d 	bl	80095d0 <RCCEx_PLL3_Config>
 8008916:	4603      	mov	r3, r0
 8008918:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800891a:	e003      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	75fb      	strb	r3, [r7, #23]
      break;
 8008920:	e000      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8008922:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008924:	7dfb      	ldrb	r3, [r7, #23]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d109      	bne.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800892a:	4b77      	ldr	r3, [pc, #476]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800892c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800892e:	f023 0207 	bic.w	r2, r3, #7
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008936:	4974      	ldr	r1, [pc, #464]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008938:	4313      	orrs	r3, r2
 800893a:	654b      	str	r3, [r1, #84]	; 0x54
 800893c:	e001      	b.n	8008942 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800893e:	7dfb      	ldrb	r3, [r7, #23]
 8008940:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 0304 	and.w	r3, r3, #4
 800894a:	2b00      	cmp	r3, #0
 800894c:	d03a      	beq.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008954:	2b05      	cmp	r3, #5
 8008956:	d821      	bhi.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x938>
 8008958:	a201      	add	r2, pc, #4	; (adr r2, 8008960 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800895a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800895e:	bf00      	nop
 8008960:	080089a3 	.word	0x080089a3
 8008964:	08008979 	.word	0x08008979
 8008968:	0800898b 	.word	0x0800898b
 800896c:	080089a3 	.word	0x080089a3
 8008970:	080089a3 	.word	0x080089a3
 8008974:	080089a3 	.word	0x080089a3
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	3304      	adds	r3, #4
 800897c:	2101      	movs	r1, #1
 800897e:	4618      	mov	r0, r3
 8008980:	f000 fd74 	bl	800946c <RCCEx_PLL2_Config>
 8008984:	4603      	mov	r3, r0
 8008986:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008988:	e00c      	b.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	3324      	adds	r3, #36	; 0x24
 800898e:	2101      	movs	r1, #1
 8008990:	4618      	mov	r0, r3
 8008992:	f000 fe1d 	bl	80095d0 <RCCEx_PLL3_Config>
 8008996:	4603      	mov	r3, r0
 8008998:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800899a:	e003      	b.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800899c:	2301      	movs	r3, #1
 800899e:	75fb      	strb	r3, [r7, #23]
      break;
 80089a0:	e000      	b.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 80089a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80089a4:	7dfb      	ldrb	r3, [r7, #23]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d10a      	bne.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80089aa:	4b57      	ldr	r3, [pc, #348]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80089ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089ae:	f023 0207 	bic.w	r2, r3, #7
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089b8:	4953      	ldr	r1, [pc, #332]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80089ba:	4313      	orrs	r3, r2
 80089bc:	658b      	str	r3, [r1, #88]	; 0x58
 80089be:	e001      	b.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089c0:	7dfb      	ldrb	r3, [r7, #23]
 80089c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f003 0320 	and.w	r3, r3, #32
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d04b      	beq.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80089da:	d02e      	beq.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80089dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80089e0:	d828      	bhi.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80089e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089e6:	d02a      	beq.n	8008a3e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80089e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089ec:	d822      	bhi.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80089ee:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80089f2:	d026      	beq.n	8008a42 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80089f4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80089f8:	d81c      	bhi.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80089fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089fe:	d010      	beq.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8008a00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a04:	d816      	bhi.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d01d      	beq.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8008a0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a0e:	d111      	bne.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	3304      	adds	r3, #4
 8008a14:	2100      	movs	r1, #0
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 fd28 	bl	800946c <RCCEx_PLL2_Config>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008a20:	e012      	b.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	3324      	adds	r3, #36	; 0x24
 8008a26:	2102      	movs	r1, #2
 8008a28:	4618      	mov	r0, r3
 8008a2a:	f000 fdd1 	bl	80095d0 <RCCEx_PLL3_Config>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008a32:	e009      	b.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008a34:	2301      	movs	r3, #1
 8008a36:	75fb      	strb	r3, [r7, #23]
      break;
 8008a38:	e006      	b.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008a3a:	bf00      	nop
 8008a3c:	e004      	b.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008a3e:	bf00      	nop
 8008a40:	e002      	b.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008a42:	bf00      	nop
 8008a44:	e000      	b.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008a46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a48:	7dfb      	ldrb	r3, [r7, #23]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d10a      	bne.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a4e:	4b2e      	ldr	r3, [pc, #184]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a52:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a5c:	492a      	ldr	r1, [pc, #168]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	654b      	str	r3, [r1, #84]	; 0x54
 8008a62:	e001      	b.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a64:	7dfb      	ldrb	r3, [r7, #23]
 8008a66:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d04d      	beq.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008a7a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008a7e:	d02e      	beq.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8008a80:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008a84:	d828      	bhi.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008a86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a8a:	d02a      	beq.n	8008ae2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8008a8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a90:	d822      	bhi.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008a92:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a96:	d026      	beq.n	8008ae6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8008a98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a9c:	d81c      	bhi.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008a9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008aa2:	d010      	beq.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8008aa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008aa8:	d816      	bhi.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d01d      	beq.n	8008aea <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8008aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ab2:	d111      	bne.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	3304      	adds	r3, #4
 8008ab8:	2100      	movs	r1, #0
 8008aba:	4618      	mov	r0, r3
 8008abc:	f000 fcd6 	bl	800946c <RCCEx_PLL2_Config>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008ac4:	e012      	b.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	3324      	adds	r3, #36	; 0x24
 8008aca:	2102      	movs	r1, #2
 8008acc:	4618      	mov	r0, r3
 8008ace:	f000 fd7f 	bl	80095d0 <RCCEx_PLL3_Config>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008ad6:	e009      	b.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	75fb      	strb	r3, [r7, #23]
      break;
 8008adc:	e006      	b.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008ade:	bf00      	nop
 8008ae0:	e004      	b.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008ae2:	bf00      	nop
 8008ae4:	e002      	b.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008ae6:	bf00      	nop
 8008ae8:	e000      	b.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008aea:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008aec:	7dfb      	ldrb	r3, [r7, #23]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d10c      	bne.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008af2:	4b05      	ldr	r3, [pc, #20]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008af6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008b00:	4901      	ldr	r1, [pc, #4]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008b02:	4313      	orrs	r3, r2
 8008b04:	658b      	str	r3, [r1, #88]	; 0x58
 8008b06:	e003      	b.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8008b08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b0c:	7dfb      	ldrb	r3, [r7, #23]
 8008b0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d04b      	beq.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008b22:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008b26:	d02e      	beq.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008b28:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008b2c:	d828      	bhi.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008b2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b32:	d02a      	beq.n	8008b8a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8008b34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b38:	d822      	bhi.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008b3a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008b3e:	d026      	beq.n	8008b8e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8008b40:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008b44:	d81c      	bhi.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008b46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008b4a:	d010      	beq.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8008b4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008b50:	d816      	bhi.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d01d      	beq.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8008b56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008b5a:	d111      	bne.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	3304      	adds	r3, #4
 8008b60:	2100      	movs	r1, #0
 8008b62:	4618      	mov	r0, r3
 8008b64:	f000 fc82 	bl	800946c <RCCEx_PLL2_Config>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008b6c:	e012      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3324      	adds	r3, #36	; 0x24
 8008b72:	2102      	movs	r1, #2
 8008b74:	4618      	mov	r0, r3
 8008b76:	f000 fd2b 	bl	80095d0 <RCCEx_PLL3_Config>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008b7e:	e009      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	75fb      	strb	r3, [r7, #23]
      break;
 8008b84:	e006      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008b86:	bf00      	nop
 8008b88:	e004      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008b8a:	bf00      	nop
 8008b8c:	e002      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008b8e:	bf00      	nop
 8008b90:	e000      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008b92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008b94:	7dfb      	ldrb	r3, [r7, #23]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d10a      	bne.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008b9a:	4b9d      	ldr	r3, [pc, #628]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008ba8:	4999      	ldr	r1, [pc, #612]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008baa:	4313      	orrs	r3, r2
 8008bac:	658b      	str	r3, [r1, #88]	; 0x58
 8008bae:	e001      	b.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bb0:	7dfb      	ldrb	r3, [r7, #23]
 8008bb2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f003 0308 	and.w	r3, r3, #8
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d01a      	beq.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008bc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bca:	d10a      	bne.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	3324      	adds	r3, #36	; 0x24
 8008bd0:	2102      	movs	r1, #2
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f000 fcfc 	bl	80095d0 <RCCEx_PLL3_Config>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d001      	beq.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008be2:	4b8b      	ldr	r3, [pc, #556]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008be6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008bf0:	4987      	ldr	r1, [pc, #540]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 0310 	and.w	r3, r3, #16
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d01a      	beq.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c0c:	d10a      	bne.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	3324      	adds	r3, #36	; 0x24
 8008c12:	2102      	movs	r1, #2
 8008c14:	4618      	mov	r0, r3
 8008c16:	f000 fcdb 	bl	80095d0 <RCCEx_PLL3_Config>
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d001      	beq.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008c24:	4b7a      	ldr	r3, [pc, #488]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c32:	4977      	ldr	r1, [pc, #476]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008c34:	4313      	orrs	r3, r2
 8008c36:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d034      	beq.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008c4a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008c4e:	d01d      	beq.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8008c50:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008c54:	d817      	bhi.n	8008c86 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d003      	beq.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8008c5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c5e:	d009      	beq.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8008c60:	e011      	b.n	8008c86 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	3304      	adds	r3, #4
 8008c66:	2100      	movs	r1, #0
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f000 fbff 	bl	800946c <RCCEx_PLL2_Config>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008c72:	e00c      	b.n	8008c8e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	3324      	adds	r3, #36	; 0x24
 8008c78:	2102      	movs	r1, #2
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f000 fca8 	bl	80095d0 <RCCEx_PLL3_Config>
 8008c80:	4603      	mov	r3, r0
 8008c82:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008c84:	e003      	b.n	8008c8e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	75fb      	strb	r3, [r7, #23]
      break;
 8008c8a:	e000      	b.n	8008c8e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8008c8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008c8e:	7dfb      	ldrb	r3, [r7, #23]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d10a      	bne.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008c94:	4b5e      	ldr	r3, [pc, #376]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008ca2:	495b      	ldr	r1, [pc, #364]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	658b      	str	r3, [r1, #88]	; 0x58
 8008ca8:	e001      	b.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008caa:	7dfb      	ldrb	r3, [r7, #23]
 8008cac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d033      	beq.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008cc0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008cc4:	d01c      	beq.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8008cc6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008cca:	d816      	bhi.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8008ccc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008cd0:	d003      	beq.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8008cd2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008cd6:	d007      	beq.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8008cd8:	e00f      	b.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008cda:	4b4d      	ldr	r3, [pc, #308]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cde:	4a4c      	ldr	r2, [pc, #304]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ce4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8008ce6:	e00c      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	3324      	adds	r3, #36	; 0x24
 8008cec:	2101      	movs	r1, #1
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f000 fc6e 	bl	80095d0 <RCCEx_PLL3_Config>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008cf8:	e003      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	75fb      	strb	r3, [r7, #23]
      break;
 8008cfe:	e000      	b.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8008d00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008d02:	7dfb      	ldrb	r3, [r7, #23]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d10a      	bne.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008d08:	4b41      	ldr	r3, [pc, #260]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d0c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d16:	493e      	ldr	r1, [pc, #248]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	654b      	str	r3, [r1, #84]	; 0x54
 8008d1c:	e001      	b.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d1e:	7dfb      	ldrb	r3, [r7, #23]
 8008d20:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d029      	beq.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d003      	beq.n	8008d3e <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8008d36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d3a:	d007      	beq.n	8008d4c <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8008d3c:	e00f      	b.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d3e:	4b34      	ldr	r3, [pc, #208]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d42:	4a33      	ldr	r2, [pc, #204]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008d48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008d4a:	e00b      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	3304      	adds	r3, #4
 8008d50:	2102      	movs	r1, #2
 8008d52:	4618      	mov	r0, r3
 8008d54:	f000 fb8a 	bl	800946c <RCCEx_PLL2_Config>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008d5c:	e002      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	75fb      	strb	r3, [r7, #23]
      break;
 8008d62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008d64:	7dfb      	ldrb	r3, [r7, #23]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d109      	bne.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008d6a:	4b29      	ldr	r3, [pc, #164]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d6e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d76:	4926      	ldr	r1, [pc, #152]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008d7c:	e001      	b.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d7e:	7dfb      	ldrb	r3, [r7, #23]
 8008d80:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d00a      	beq.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	3324      	adds	r3, #36	; 0x24
 8008d92:	2102      	movs	r1, #2
 8008d94:	4618      	mov	r0, r3
 8008d96:	f000 fc1b 	bl	80095d0 <RCCEx_PLL3_Config>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d001      	beq.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
 8008da2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d033      	beq.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008db4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008db8:	d017      	beq.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8008dba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008dbe:	d811      	bhi.n	8008de4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8008dc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dc4:	d013      	beq.n	8008dee <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8008dc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dca:	d80b      	bhi.n	8008de4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d010      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8008dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008dd4:	d106      	bne.n	8008de4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dd6:	4b0e      	ldr	r3, [pc, #56]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dda:	4a0d      	ldr	r2, [pc, #52]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008ddc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008de0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8008de2:	e007      	b.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	75fb      	strb	r3, [r7, #23]
      break;
 8008de8:	e004      	b.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008dea:	bf00      	nop
 8008dec:	e002      	b.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008dee:	bf00      	nop
 8008df0:	e000      	b.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008df2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008df4:	7dfb      	ldrb	r3, [r7, #23]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10c      	bne.n	8008e14 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008dfa:	4b05      	ldr	r3, [pc, #20]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dfe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e06:	4902      	ldr	r1, [pc, #8]	; (8008e10 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	654b      	str	r3, [r1, #84]	; 0x54
 8008e0c:	e004      	b.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8008e0e:	bf00      	nop
 8008e10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e14:	7dfb      	ldrb	r3, [r7, #23]
 8008e16:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d008      	beq.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008e24:	4b31      	ldr	r3, [pc, #196]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e30:	492e      	ldr	r1, [pc, #184]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e32:	4313      	orrs	r3, r2
 8008e34:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d009      	beq.n	8008e56 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008e42:	4b2a      	ldr	r3, [pc, #168]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e44:	691b      	ldr	r3, [r3, #16]
 8008e46:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008e50:	4926      	ldr	r1, [pc, #152]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e52:	4313      	orrs	r3, r2
 8008e54:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d008      	beq.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008e62:	4b22      	ldr	r3, [pc, #136]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e66:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e6e:	491f      	ldr	r1, [pc, #124]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e70:	4313      	orrs	r3, r2
 8008e72:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d00d      	beq.n	8008e9c <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008e80:	4b1a      	ldr	r3, [pc, #104]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	4a19      	ldr	r2, [pc, #100]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e86:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008e8a:	6113      	str	r3, [r2, #16]
 8008e8c:	4b17      	ldr	r3, [pc, #92]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e8e:	691a      	ldr	r2, [r3, #16]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8008e96:	4915      	ldr	r1, [pc, #84]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	da08      	bge.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008ea4:	4b11      	ldr	r3, [pc, #68]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008ea6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ea8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008eb0:	490e      	ldr	r1, [pc, #56]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d009      	beq.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008ec2:	4b0a      	ldr	r3, [pc, #40]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ec6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ed0:	4906      	ldr	r1, [pc, #24]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8008ed6:	7dbb      	ldrb	r3, [r7, #22]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d101      	bne.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8008edc:	2300      	movs	r3, #0
 8008ede:	e000      	b.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8008ee0:	2301      	movs	r3, #1
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3718      	adds	r7, #24
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
 8008eea:	bf00      	nop
 8008eec:	58024400 	.word	0x58024400

08008ef0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008ef4:	f7ff f85a 	bl	8007fac <HAL_RCC_GetHCLKFreq>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	4b06      	ldr	r3, [pc, #24]	; (8008f14 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008efc:	6a1b      	ldr	r3, [r3, #32]
 8008efe:	091b      	lsrs	r3, r3, #4
 8008f00:	f003 0307 	and.w	r3, r3, #7
 8008f04:	4904      	ldr	r1, [pc, #16]	; (8008f18 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008f06:	5ccb      	ldrb	r3, [r1, r3]
 8008f08:	f003 031f 	and.w	r3, r3, #31
 8008f0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	bd80      	pop	{r7, pc}
 8008f14:	58024400 	.word	0x58024400
 8008f18:	08010dec 	.word	0x08010dec

08008f1c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b089      	sub	sp, #36	; 0x24
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f24:	4ba1      	ldr	r3, [pc, #644]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f28:	f003 0303 	and.w	r3, r3, #3
 8008f2c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008f2e:	4b9f      	ldr	r3, [pc, #636]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f32:	0b1b      	lsrs	r3, r3, #12
 8008f34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f38:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008f3a:	4b9c      	ldr	r3, [pc, #624]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3e:	091b      	lsrs	r3, r3, #4
 8008f40:	f003 0301 	and.w	r3, r3, #1
 8008f44:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008f46:	4b99      	ldr	r3, [pc, #612]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f4a:	08db      	lsrs	r3, r3, #3
 8008f4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	fb02 f303 	mul.w	r3, r2, r3
 8008f56:	ee07 3a90 	vmov	s15, r3
 8008f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f000 8111 	beq.w	800918c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	2b02      	cmp	r3, #2
 8008f6e:	f000 8083 	beq.w	8009078 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	f200 80a1 	bhi.w	80090bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008f7a:	69bb      	ldr	r3, [r7, #24]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d003      	beq.n	8008f88 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d056      	beq.n	8009034 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008f86:	e099      	b.n	80090bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f88:	4b88      	ldr	r3, [pc, #544]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f003 0320 	and.w	r3, r3, #32
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d02d      	beq.n	8008ff0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008f94:	4b85      	ldr	r3, [pc, #532]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	08db      	lsrs	r3, r3, #3
 8008f9a:	f003 0303 	and.w	r3, r3, #3
 8008f9e:	4a84      	ldr	r2, [pc, #528]	; (80091b0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8008fa4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	ee07 3a90 	vmov	s15, r3
 8008fac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fb0:	697b      	ldr	r3, [r7, #20]
 8008fb2:	ee07 3a90 	vmov	s15, r3
 8008fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fbe:	4b7b      	ldr	r3, [pc, #492]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fc6:	ee07 3a90 	vmov	s15, r3
 8008fca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fce:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fd2:	eddf 5a78 	vldr	s11, [pc, #480]	; 80091b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008fe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fea:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008fee:	e087      	b.n	8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	ee07 3a90 	vmov	s15, r3
 8008ff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ffa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80091b8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008ffe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009002:	4b6a      	ldr	r3, [pc, #424]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800900a:	ee07 3a90 	vmov	s15, r3
 800900e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009012:	ed97 6a03 	vldr	s12, [r7, #12]
 8009016:	eddf 5a67 	vldr	s11, [pc, #412]	; 80091b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800901a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800901e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009022:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009026:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800902a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800902e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009032:	e065      	b.n	8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	ee07 3a90 	vmov	s15, r3
 800903a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800903e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80091bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009042:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009046:	4b59      	ldr	r3, [pc, #356]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800904a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800904e:	ee07 3a90 	vmov	s15, r3
 8009052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009056:	ed97 6a03 	vldr	s12, [r7, #12]
 800905a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80091b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800905e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009062:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009066:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800906a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800906e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009072:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009076:	e043      	b.n	8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	ee07 3a90 	vmov	s15, r3
 800907e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009082:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80091c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800908a:	4b48      	ldr	r3, [pc, #288]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800908c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009092:	ee07 3a90 	vmov	s15, r3
 8009096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800909a:	ed97 6a03 	vldr	s12, [r7, #12]
 800909e:	eddf 5a45 	vldr	s11, [pc, #276]	; 80091b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80090a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80090ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80090ba:	e021      	b.n	8009100 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	ee07 3a90 	vmov	s15, r3
 80090c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090c6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80091bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80090ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090ce:	4b37      	ldr	r3, [pc, #220]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090d6:	ee07 3a90 	vmov	s15, r3
 80090da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090de:	ed97 6a03 	vldr	s12, [r7, #12]
 80090e2:	eddf 5a34 	vldr	s11, [pc, #208]	; 80091b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80090e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80090f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80090fe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009100:	4b2a      	ldr	r3, [pc, #168]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009104:	0a5b      	lsrs	r3, r3, #9
 8009106:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800910a:	ee07 3a90 	vmov	s15, r3
 800910e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009112:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009116:	ee37 7a87 	vadd.f32	s14, s15, s14
 800911a:	edd7 6a07 	vldr	s13, [r7, #28]
 800911e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009126:	ee17 2a90 	vmov	r2, s15
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800912e:	4b1f      	ldr	r3, [pc, #124]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009132:	0c1b      	lsrs	r3, r3, #16
 8009134:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009138:	ee07 3a90 	vmov	s15, r3
 800913c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009140:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009144:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009148:	edd7 6a07 	vldr	s13, [r7, #28]
 800914c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009154:	ee17 2a90 	vmov	r2, s15
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800915c:	4b13      	ldr	r3, [pc, #76]	; (80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800915e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009160:	0e1b      	lsrs	r3, r3, #24
 8009162:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009166:	ee07 3a90 	vmov	s15, r3
 800916a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800916e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009172:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009176:	edd7 6a07 	vldr	s13, [r7, #28]
 800917a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800917e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009182:	ee17 2a90 	vmov	r2, s15
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800918a:	e008      	b.n	800919e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	609a      	str	r2, [r3, #8]
}
 800919e:	bf00      	nop
 80091a0:	3724      	adds	r7, #36	; 0x24
 80091a2:	46bd      	mov	sp, r7
 80091a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a8:	4770      	bx	lr
 80091aa:	bf00      	nop
 80091ac:	58024400 	.word	0x58024400
 80091b0:	03d09000 	.word	0x03d09000
 80091b4:	46000000 	.word	0x46000000
 80091b8:	4c742400 	.word	0x4c742400
 80091bc:	4a742400 	.word	0x4a742400
 80091c0:	4bbebc20 	.word	0x4bbebc20

080091c4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b089      	sub	sp, #36	; 0x24
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80091cc:	4ba1      	ldr	r3, [pc, #644]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091d0:	f003 0303 	and.w	r3, r3, #3
 80091d4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80091d6:	4b9f      	ldr	r3, [pc, #636]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091da:	0d1b      	lsrs	r3, r3, #20
 80091dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80091e0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80091e2:	4b9c      	ldr	r3, [pc, #624]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091e6:	0a1b      	lsrs	r3, r3, #8
 80091e8:	f003 0301 	and.w	r3, r3, #1
 80091ec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80091ee:	4b99      	ldr	r3, [pc, #612]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091f2:	08db      	lsrs	r3, r3, #3
 80091f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80091f8:	693a      	ldr	r2, [r7, #16]
 80091fa:	fb02 f303 	mul.w	r3, r2, r3
 80091fe:	ee07 3a90 	vmov	s15, r3
 8009202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009206:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	2b00      	cmp	r3, #0
 800920e:	f000 8111 	beq.w	8009434 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	2b02      	cmp	r3, #2
 8009216:	f000 8083 	beq.w	8009320 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800921a:	69bb      	ldr	r3, [r7, #24]
 800921c:	2b02      	cmp	r3, #2
 800921e:	f200 80a1 	bhi.w	8009364 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d003      	beq.n	8009230 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	2b01      	cmp	r3, #1
 800922c:	d056      	beq.n	80092dc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800922e:	e099      	b.n	8009364 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009230:	4b88      	ldr	r3, [pc, #544]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f003 0320 	and.w	r3, r3, #32
 8009238:	2b00      	cmp	r3, #0
 800923a:	d02d      	beq.n	8009298 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800923c:	4b85      	ldr	r3, [pc, #532]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	08db      	lsrs	r3, r3, #3
 8009242:	f003 0303 	and.w	r3, r3, #3
 8009246:	4a84      	ldr	r2, [pc, #528]	; (8009458 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009248:	fa22 f303 	lsr.w	r3, r2, r3
 800924c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	ee07 3a90 	vmov	s15, r3
 8009254:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	ee07 3a90 	vmov	s15, r3
 800925e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009262:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009266:	4b7b      	ldr	r3, [pc, #492]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800926a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800926e:	ee07 3a90 	vmov	s15, r3
 8009272:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009276:	ed97 6a03 	vldr	s12, [r7, #12]
 800927a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800945c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800927e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009282:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009286:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800928a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800928e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009292:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009296:	e087      	b.n	80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	ee07 3a90 	vmov	s15, r3
 800929e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092a2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009460 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80092a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092aa:	4b6a      	ldr	r3, [pc, #424]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092b2:	ee07 3a90 	vmov	s15, r3
 80092b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80092be:	eddf 5a67 	vldr	s11, [pc, #412]	; 800945c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80092da:	e065      	b.n	80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	ee07 3a90 	vmov	s15, r3
 80092e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092e6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009464 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80092ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092ee:	4b59      	ldr	r3, [pc, #356]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092f6:	ee07 3a90 	vmov	s15, r3
 80092fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009302:	eddf 5a56 	vldr	s11, [pc, #344]	; 800945c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009306:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800930a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800930e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009312:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800931a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800931e:	e043      	b.n	80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	ee07 3a90 	vmov	s15, r3
 8009326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800932a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009468 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800932e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009332:	4b48      	ldr	r3, [pc, #288]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800933a:	ee07 3a90 	vmov	s15, r3
 800933e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009342:	ed97 6a03 	vldr	s12, [r7, #12]
 8009346:	eddf 5a45 	vldr	s11, [pc, #276]	; 800945c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800934a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800934e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009352:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800935a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800935e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009362:	e021      	b.n	80093a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	ee07 3a90 	vmov	s15, r3
 800936a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800936e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009464 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009376:	4b37      	ldr	r3, [pc, #220]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800937a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800937e:	ee07 3a90 	vmov	s15, r3
 8009382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009386:	ed97 6a03 	vldr	s12, [r7, #12]
 800938a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800945c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800938e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009396:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800939a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800939e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80093a6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80093a8:	4b2a      	ldr	r3, [pc, #168]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80093aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ac:	0a5b      	lsrs	r3, r3, #9
 80093ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093b2:	ee07 3a90 	vmov	s15, r3
 80093b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80093c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093ce:	ee17 2a90 	vmov	r2, s15
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80093d6:	4b1f      	ldr	r3, [pc, #124]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80093d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093da:	0c1b      	lsrs	r3, r3, #16
 80093dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093e0:	ee07 3a90 	vmov	s15, r3
 80093e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80093f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093fc:	ee17 2a90 	vmov	r2, s15
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8009404:	4b13      	ldr	r3, [pc, #76]	; (8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009408:	0e1b      	lsrs	r3, r3, #24
 800940a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800940e:	ee07 3a90 	vmov	s15, r3
 8009412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009416:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800941a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800941e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800942a:	ee17 2a90 	vmov	r2, s15
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009432:	e008      	b.n	8009446 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2200      	movs	r2, #0
 8009444:	609a      	str	r2, [r3, #8]
}
 8009446:	bf00      	nop
 8009448:	3724      	adds	r7, #36	; 0x24
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr
 8009452:	bf00      	nop
 8009454:	58024400 	.word	0x58024400
 8009458:	03d09000 	.word	0x03d09000
 800945c:	46000000 	.word	0x46000000
 8009460:	4c742400 	.word	0x4c742400
 8009464:	4a742400 	.word	0x4a742400
 8009468:	4bbebc20 	.word	0x4bbebc20

0800946c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009476:	2300      	movs	r3, #0
 8009478:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800947a:	4b53      	ldr	r3, [pc, #332]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 800947c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800947e:	f003 0303 	and.w	r3, r3, #3
 8009482:	2b03      	cmp	r3, #3
 8009484:	d101      	bne.n	800948a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009486:	2301      	movs	r3, #1
 8009488:	e099      	b.n	80095be <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800948a:	4b4f      	ldr	r3, [pc, #316]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a4e      	ldr	r2, [pc, #312]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009490:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009494:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009496:	f7f9 fdd5 	bl	8003044 <HAL_GetTick>
 800949a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800949c:	e008      	b.n	80094b0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800949e:	f7f9 fdd1 	bl	8003044 <HAL_GetTick>
 80094a2:	4602      	mov	r2, r0
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	1ad3      	subs	r3, r2, r3
 80094a8:	2b02      	cmp	r3, #2
 80094aa:	d901      	bls.n	80094b0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80094ac:	2303      	movs	r3, #3
 80094ae:	e086      	b.n	80095be <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80094b0:	4b45      	ldr	r3, [pc, #276]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d1f0      	bne.n	800949e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80094bc:	4b42      	ldr	r3, [pc, #264]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 80094be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094c0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	031b      	lsls	r3, r3, #12
 80094ca:	493f      	ldr	r1, [pc, #252]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 80094cc:	4313      	orrs	r3, r2
 80094ce:	628b      	str	r3, [r1, #40]	; 0x28
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	3b01      	subs	r3, #1
 80094d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	3b01      	subs	r3, #1
 80094e0:	025b      	lsls	r3, r3, #9
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	431a      	orrs	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	3b01      	subs	r3, #1
 80094ec:	041b      	lsls	r3, r3, #16
 80094ee:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80094f2:	431a      	orrs	r2, r3
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	691b      	ldr	r3, [r3, #16]
 80094f8:	3b01      	subs	r3, #1
 80094fa:	061b      	lsls	r3, r3, #24
 80094fc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009500:	4931      	ldr	r1, [pc, #196]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009502:	4313      	orrs	r3, r2
 8009504:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009506:	4b30      	ldr	r3, [pc, #192]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800950a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	492d      	ldr	r1, [pc, #180]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009514:	4313      	orrs	r3, r2
 8009516:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009518:	4b2b      	ldr	r3, [pc, #172]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 800951a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800951c:	f023 0220 	bic.w	r2, r3, #32
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	699b      	ldr	r3, [r3, #24]
 8009524:	4928      	ldr	r1, [pc, #160]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009526:	4313      	orrs	r3, r2
 8009528:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800952a:	4b27      	ldr	r3, [pc, #156]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 800952c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800952e:	4a26      	ldr	r2, [pc, #152]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009530:	f023 0310 	bic.w	r3, r3, #16
 8009534:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009536:	4b24      	ldr	r3, [pc, #144]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009538:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800953a:	4b24      	ldr	r3, [pc, #144]	; (80095cc <RCCEx_PLL2_Config+0x160>)
 800953c:	4013      	ands	r3, r2
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	69d2      	ldr	r2, [r2, #28]
 8009542:	00d2      	lsls	r2, r2, #3
 8009544:	4920      	ldr	r1, [pc, #128]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009546:	4313      	orrs	r3, r2
 8009548:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800954a:	4b1f      	ldr	r3, [pc, #124]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 800954c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800954e:	4a1e      	ldr	r2, [pc, #120]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009550:	f043 0310 	orr.w	r3, r3, #16
 8009554:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d106      	bne.n	800956a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800955c:	4b1a      	ldr	r3, [pc, #104]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 800955e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009560:	4a19      	ldr	r2, [pc, #100]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009562:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009566:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009568:	e00f      	b.n	800958a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	2b01      	cmp	r3, #1
 800956e:	d106      	bne.n	800957e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009570:	4b15      	ldr	r3, [pc, #84]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009574:	4a14      	ldr	r2, [pc, #80]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009576:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800957a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800957c:	e005      	b.n	800958a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800957e:	4b12      	ldr	r3, [pc, #72]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009582:	4a11      	ldr	r2, [pc, #68]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009584:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009588:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800958a:	4b0f      	ldr	r3, [pc, #60]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a0e      	ldr	r2, [pc, #56]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 8009590:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009594:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009596:	f7f9 fd55 	bl	8003044 <HAL_GetTick>
 800959a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800959c:	e008      	b.n	80095b0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800959e:	f7f9 fd51 	bl	8003044 <HAL_GetTick>
 80095a2:	4602      	mov	r2, r0
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	1ad3      	subs	r3, r2, r3
 80095a8:	2b02      	cmp	r3, #2
 80095aa:	d901      	bls.n	80095b0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80095ac:	2303      	movs	r3, #3
 80095ae:	e006      	b.n	80095be <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80095b0:	4b05      	ldr	r3, [pc, #20]	; (80095c8 <RCCEx_PLL2_Config+0x15c>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d0f0      	beq.n	800959e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80095be:	4618      	mov	r0, r3
 80095c0:	3710      	adds	r7, #16
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	58024400 	.word	0x58024400
 80095cc:	ffff0007 	.word	0xffff0007

080095d0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b084      	sub	sp, #16
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80095da:	2300      	movs	r3, #0
 80095dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80095de:	4b53      	ldr	r3, [pc, #332]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80095e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095e2:	f003 0303 	and.w	r3, r3, #3
 80095e6:	2b03      	cmp	r3, #3
 80095e8:	d101      	bne.n	80095ee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	e099      	b.n	8009722 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80095ee:	4b4f      	ldr	r3, [pc, #316]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a4e      	ldr	r2, [pc, #312]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80095f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80095f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80095fa:	f7f9 fd23 	bl	8003044 <HAL_GetTick>
 80095fe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009600:	e008      	b.n	8009614 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009602:	f7f9 fd1f 	bl	8003044 <HAL_GetTick>
 8009606:	4602      	mov	r2, r0
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	1ad3      	subs	r3, r2, r3
 800960c:	2b02      	cmp	r3, #2
 800960e:	d901      	bls.n	8009614 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009610:	2303      	movs	r3, #3
 8009612:	e086      	b.n	8009722 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009614:	4b45      	ldr	r3, [pc, #276]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800961c:	2b00      	cmp	r3, #0
 800961e:	d1f0      	bne.n	8009602 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009620:	4b42      	ldr	r3, [pc, #264]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 8009622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009624:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	051b      	lsls	r3, r3, #20
 800962e:	493f      	ldr	r1, [pc, #252]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 8009630:	4313      	orrs	r3, r2
 8009632:	628b      	str	r3, [r1, #40]	; 0x28
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	3b01      	subs	r3, #1
 800963a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	3b01      	subs	r3, #1
 8009644:	025b      	lsls	r3, r3, #9
 8009646:	b29b      	uxth	r3, r3
 8009648:	431a      	orrs	r2, r3
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	3b01      	subs	r3, #1
 8009650:	041b      	lsls	r3, r3, #16
 8009652:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009656:	431a      	orrs	r2, r3
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	691b      	ldr	r3, [r3, #16]
 800965c:	3b01      	subs	r3, #1
 800965e:	061b      	lsls	r3, r3, #24
 8009660:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009664:	4931      	ldr	r1, [pc, #196]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 8009666:	4313      	orrs	r3, r2
 8009668:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800966a:	4b30      	ldr	r3, [pc, #192]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 800966c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800966e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	695b      	ldr	r3, [r3, #20]
 8009676:	492d      	ldr	r1, [pc, #180]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 8009678:	4313      	orrs	r3, r2
 800967a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800967c:	4b2b      	ldr	r3, [pc, #172]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 800967e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009680:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	699b      	ldr	r3, [r3, #24]
 8009688:	4928      	ldr	r1, [pc, #160]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 800968a:	4313      	orrs	r3, r2
 800968c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800968e:	4b27      	ldr	r3, [pc, #156]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 8009690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009692:	4a26      	ldr	r2, [pc, #152]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 8009694:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009698:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800969a:	4b24      	ldr	r3, [pc, #144]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 800969c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800969e:	4b24      	ldr	r3, [pc, #144]	; (8009730 <RCCEx_PLL3_Config+0x160>)
 80096a0:	4013      	ands	r3, r2
 80096a2:	687a      	ldr	r2, [r7, #4]
 80096a4:	69d2      	ldr	r2, [r2, #28]
 80096a6:	00d2      	lsls	r2, r2, #3
 80096a8:	4920      	ldr	r1, [pc, #128]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096aa:	4313      	orrs	r3, r2
 80096ac:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80096ae:	4b1f      	ldr	r3, [pc, #124]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b2:	4a1e      	ldr	r2, [pc, #120]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80096b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d106      	bne.n	80096ce <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80096c0:	4b1a      	ldr	r3, [pc, #104]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096c4:	4a19      	ldr	r2, [pc, #100]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80096ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 80096cc:	e00f      	b.n	80096ee <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d106      	bne.n	80096e2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80096d4:	4b15      	ldr	r3, [pc, #84]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096d8:	4a14      	ldr	r2, [pc, #80]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096da:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80096de:	62d3      	str	r3, [r2, #44]	; 0x2c
 80096e0:	e005      	b.n	80096ee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80096e2:	4b12      	ldr	r3, [pc, #72]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096e6:	4a11      	ldr	r2, [pc, #68]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80096ec:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80096ee:	4b0f      	ldr	r3, [pc, #60]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a0e      	ldr	r2, [pc, #56]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 80096f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096fa:	f7f9 fca3 	bl	8003044 <HAL_GetTick>
 80096fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009700:	e008      	b.n	8009714 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009702:	f7f9 fc9f 	bl	8003044 <HAL_GetTick>
 8009706:	4602      	mov	r2, r0
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	1ad3      	subs	r3, r2, r3
 800970c:	2b02      	cmp	r3, #2
 800970e:	d901      	bls.n	8009714 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009710:	2303      	movs	r3, #3
 8009712:	e006      	b.n	8009722 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009714:	4b05      	ldr	r3, [pc, #20]	; (800972c <RCCEx_PLL3_Config+0x15c>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800971c:	2b00      	cmp	r3, #0
 800971e:	d0f0      	beq.n	8009702 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009720:	7bfb      	ldrb	r3, [r7, #15]
}
 8009722:	4618      	mov	r0, r3
 8009724:	3710      	adds	r7, #16
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	58024400 	.word	0x58024400
 8009730:	ffff0007 	.word	0xffff0007

08009734 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d101      	bne.n	8009746 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e0f1      	b.n	800992a <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a78      	ldr	r2, [pc, #480]	; (8009934 <HAL_SPI_Init+0x200>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d00f      	beq.n	8009776 <HAL_SPI_Init+0x42>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a77      	ldr	r2, [pc, #476]	; (8009938 <HAL_SPI_Init+0x204>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d00a      	beq.n	8009776 <HAL_SPI_Init+0x42>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a75      	ldr	r2, [pc, #468]	; (800993c <HAL_SPI_Init+0x208>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d005      	beq.n	8009776 <HAL_SPI_Init+0x42>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	2b0f      	cmp	r3, #15
 8009770:	d901      	bls.n	8009776 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009772:	2301      	movs	r3, #1
 8009774:	e0d9      	b.n	800992a <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 fba2 	bl	8009ec0 <SPI_GetPacketSize>
 800977c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4a6c      	ldr	r2, [pc, #432]	; (8009934 <HAL_SPI_Init+0x200>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d00c      	beq.n	80097a2 <HAL_SPI_Init+0x6e>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a6a      	ldr	r2, [pc, #424]	; (8009938 <HAL_SPI_Init+0x204>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d007      	beq.n	80097a2 <HAL_SPI_Init+0x6e>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a69      	ldr	r2, [pc, #420]	; (800993c <HAL_SPI_Init+0x208>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d002      	beq.n	80097a2 <HAL_SPI_Init+0x6e>
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2b08      	cmp	r3, #8
 80097a0:	d811      	bhi.n	80097c6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80097a6:	4a63      	ldr	r2, [pc, #396]	; (8009934 <HAL_SPI_Init+0x200>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d009      	beq.n	80097c0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a61      	ldr	r2, [pc, #388]	; (8009938 <HAL_SPI_Init+0x204>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d004      	beq.n	80097c0 <HAL_SPI_Init+0x8c>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a60      	ldr	r2, [pc, #384]	; (800993c <HAL_SPI_Init+0x208>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d104      	bne.n	80097ca <HAL_SPI_Init+0x96>
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2b10      	cmp	r3, #16
 80097c4:	d901      	bls.n	80097ca <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	e0af      	b.n	800992a <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d106      	bne.n	80097e4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2200      	movs	r2, #0
 80097da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f7f9 f858 	bl	8002894 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2202      	movs	r2, #2
 80097e8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f022 0201 	bic.w	r2, r2, #1
 80097fa:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8009806:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009810:	d119      	bne.n	8009846 <HAL_SPI_Init+0x112>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800981a:	d103      	bne.n	8009824 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009820:	2b00      	cmp	r3, #0
 8009822:	d008      	beq.n	8009836 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10c      	bne.n	8009846 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009830:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009834:	d107      	bne.n	8009846 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009844:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	69da      	ldr	r2, [r3, #28]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800984e:	431a      	orrs	r2, r3
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	431a      	orrs	r2, r3
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009858:	ea42 0103 	orr.w	r1, r2, r3
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	68da      	ldr	r2, [r3, #12]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	430a      	orrs	r2, r1
 8009866:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009870:	431a      	orrs	r2, r3
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009876:	431a      	orrs	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	699b      	ldr	r3, [r3, #24]
 800987c:	431a      	orrs	r2, r3
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	691b      	ldr	r3, [r3, #16]
 8009882:	431a      	orrs	r2, r3
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	695b      	ldr	r3, [r3, #20]
 8009888:	431a      	orrs	r2, r3
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6a1b      	ldr	r3, [r3, #32]
 800988e:	431a      	orrs	r2, r3
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	431a      	orrs	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800989a:	431a      	orrs	r2, r3
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	689b      	ldr	r3, [r3, #8]
 80098a0:	431a      	orrs	r2, r3
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80098a6:	ea42 0103 	orr.w	r1, r2, r3
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	430a      	orrs	r2, r1
 80098b4:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d113      	bne.n	80098e6 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098d0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	689b      	ldr	r3, [r3, #8]
 80098d8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80098e4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f022 0201 	bic.w	r2, r2, #1
 80098f4:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d00a      	beq.n	8009918 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	430a      	orrs	r2, r1
 8009916:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2201      	movs	r2, #1
 8009924:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8009928:	2300      	movs	r3, #0
}
 800992a:	4618      	mov	r0, r3
 800992c:	3710      	adds	r7, #16
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
 8009932:	bf00      	nop
 8009934:	40013000 	.word	0x40013000
 8009938:	40003800 	.word	0x40003800
 800993c:	40003c00 	.word	0x40003c00

08009940 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b08a      	sub	sp, #40	; 0x28
 8009944:	af02      	add	r7, sp, #8
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	603b      	str	r3, [r7, #0]
 800994c:	4613      	mov	r3, r2
 800994e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	3320      	adds	r3, #32
 8009956:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009958:	2300      	movs	r3, #0
 800995a:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009962:	2b01      	cmp	r3, #1
 8009964:	d101      	bne.n	800996a <HAL_SPI_Transmit+0x2a>
 8009966:	2302      	movs	r3, #2
 8009968:	e1d7      	b.n	8009d1a <HAL_SPI_Transmit+0x3da>
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2201      	movs	r2, #1
 800996e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009972:	f7f9 fb67 	bl	8003044 <HAL_GetTick>
 8009976:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800997e:	b2db      	uxtb	r3, r3
 8009980:	2b01      	cmp	r3, #1
 8009982:	d007      	beq.n	8009994 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8009984:	2302      	movs	r3, #2
 8009986:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2200      	movs	r2, #0
 800998c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8009990:	7efb      	ldrb	r3, [r7, #27]
 8009992:	e1c2      	b.n	8009d1a <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d002      	beq.n	80099a0 <HAL_SPI_Transmit+0x60>
 800999a:	88fb      	ldrh	r3, [r7, #6]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d107      	bne.n	80099b0 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 80099a0:	2301      	movs	r3, #1
 80099a2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2200      	movs	r2, #0
 80099a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80099ac:	7efb      	ldrb	r3, [r7, #27]
 80099ae:	e1b4      	b.n	8009d1a <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2203      	movs	r2, #3
 80099b4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	68ba      	ldr	r2, [r7, #8]
 80099c4:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	88fa      	ldrh	r2, [r7, #6]
 80099ca:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	88fa      	ldrh	r2, [r7, #6]
 80099d2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	2200      	movs	r2, #0
 80099da:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2200      	movs	r2, #0
 80099e0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2200      	movs	r2, #0
 80099e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	2200      	movs	r2, #0
 80099f0:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2200      	movs	r2, #0
 80099f6:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	689b      	ldr	r3, [r3, #8]
 80099fc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8009a00:	d107      	bne.n	8009a12 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a10:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	685a      	ldr	r2, [r3, #4]
 8009a18:	4b96      	ldr	r3, [pc, #600]	; (8009c74 <HAL_SPI_Transmit+0x334>)
 8009a1a:	4013      	ands	r3, r2
 8009a1c:	88f9      	ldrh	r1, [r7, #6]
 8009a1e:	68fa      	ldr	r2, [r7, #12]
 8009a20:	6812      	ldr	r2, [r2, #0]
 8009a22:	430b      	orrs	r3, r1
 8009a24:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f042 0201 	orr.w	r2, r2, #1
 8009a34:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009a3e:	d107      	bne.n	8009a50 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	681a      	ldr	r2, [r3, #0]
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	2b0f      	cmp	r3, #15
 8009a56:	d947      	bls.n	8009ae8 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009a58:	e03f      	b.n	8009ada <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	695b      	ldr	r3, [r3, #20]
 8009a60:	f003 0302 	and.w	r3, r3, #2
 8009a64:	2b02      	cmp	r3, #2
 8009a66:	d114      	bne.n	8009a92 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	6812      	ldr	r2, [r2, #0]
 8009a72:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a78:	1d1a      	adds	r2, r3, #4
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009a84:	b29b      	uxth	r3, r3
 8009a86:	3b01      	subs	r3, #1
 8009a88:	b29a      	uxth	r2, r3
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009a90:	e023      	b.n	8009ada <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a92:	f7f9 fad7 	bl	8003044 <HAL_GetTick>
 8009a96:	4602      	mov	r2, r0
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	1ad3      	subs	r3, r2, r3
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d803      	bhi.n	8009aaa <HAL_SPI_Transmit+0x16a>
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aa8:	d102      	bne.n	8009ab0 <HAL_SPI_Transmit+0x170>
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d114      	bne.n	8009ada <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009ab0:	68f8      	ldr	r0, [r7, #12]
 8009ab2:	f000 f937 	bl	8009d24 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ac4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2201      	movs	r2, #1
 8009ad2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8009ad6:	2303      	movs	r3, #3
 8009ad8:	e11f      	b.n	8009d1a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d1b9      	bne.n	8009a5a <HAL_SPI_Transmit+0x11a>
 8009ae6:	e0f2      	b.n	8009cce <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	68db      	ldr	r3, [r3, #12]
 8009aec:	2b07      	cmp	r3, #7
 8009aee:	f240 80e7 	bls.w	8009cc0 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009af2:	e05d      	b.n	8009bb0 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	695b      	ldr	r3, [r3, #20]
 8009afa:	f003 0302 	and.w	r3, r3, #2
 8009afe:	2b02      	cmp	r3, #2
 8009b00:	d132      	bne.n	8009b68 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009b08:	b29b      	uxth	r3, r3
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d918      	bls.n	8009b40 <HAL_SPI_Transmit+0x200>
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d014      	beq.n	8009b40 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6812      	ldr	r2, [r2, #0]
 8009b20:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b26:	1d1a      	adds	r2, r3, #4
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009b32:	b29b      	uxth	r3, r3
 8009b34:	3b02      	subs	r3, #2
 8009b36:	b29a      	uxth	r2, r3
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009b3e:	e037      	b.n	8009bb0 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b44:	881a      	ldrh	r2, [r3, #0]
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b4e:	1c9a      	adds	r2, r3, #2
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	3b01      	subs	r3, #1
 8009b5e:	b29a      	uxth	r2, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009b66:	e023      	b.n	8009bb0 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b68:	f7f9 fa6c 	bl	8003044 <HAL_GetTick>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	1ad3      	subs	r3, r2, r3
 8009b72:	683a      	ldr	r2, [r7, #0]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d803      	bhi.n	8009b80 <HAL_SPI_Transmit+0x240>
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b7e:	d102      	bne.n	8009b86 <HAL_SPI_Transmit+0x246>
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d114      	bne.n	8009bb0 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f000 f8cc 	bl	8009d24 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009b9a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8009bac:	2303      	movs	r3, #3
 8009bae:	e0b4      	b.n	8009d1a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d19b      	bne.n	8009af4 <HAL_SPI_Transmit+0x1b4>
 8009bbc:	e087      	b.n	8009cce <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	695b      	ldr	r3, [r3, #20]
 8009bc4:	f003 0302 	and.w	r3, r3, #2
 8009bc8:	2b02      	cmp	r3, #2
 8009bca:	d155      	bne.n	8009c78 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009bd2:	b29b      	uxth	r3, r3
 8009bd4:	2b03      	cmp	r3, #3
 8009bd6:	d918      	bls.n	8009c0a <HAL_SPI_Transmit+0x2ca>
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bdc:	2b40      	cmp	r3, #64	; 0x40
 8009bde:	d914      	bls.n	8009c0a <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	6812      	ldr	r2, [r2, #0]
 8009bea:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009bf0:	1d1a      	adds	r2, r3, #4
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	3b04      	subs	r3, #4
 8009c00:	b29a      	uxth	r2, r3
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009c08:	e05a      	b.n	8009cc0 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d917      	bls.n	8009c46 <HAL_SPI_Transmit+0x306>
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d013      	beq.n	8009c46 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c22:	881a      	ldrh	r2, [r3, #0]
 8009c24:	69fb      	ldr	r3, [r7, #28]
 8009c26:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c2c:	1c9a      	adds	r2, r3, #2
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009c38:	b29b      	uxth	r3, r3
 8009c3a:	3b02      	subs	r3, #2
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009c44:	e03c      	b.n	8009cc0 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	3320      	adds	r3, #32
 8009c50:	7812      	ldrb	r2, [r2, #0]
 8009c52:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c58:	1c5a      	adds	r2, r3, #1
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009c64:	b29b      	uxth	r3, r3
 8009c66:	3b01      	subs	r3, #1
 8009c68:	b29a      	uxth	r2, r3
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8009c70:	e026      	b.n	8009cc0 <HAL_SPI_Transmit+0x380>
 8009c72:	bf00      	nop
 8009c74:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c78:	f7f9 f9e4 	bl	8003044 <HAL_GetTick>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	1ad3      	subs	r3, r2, r3
 8009c82:	683a      	ldr	r2, [r7, #0]
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d803      	bhi.n	8009c90 <HAL_SPI_Transmit+0x350>
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c8e:	d102      	bne.n	8009c96 <HAL_SPI_Transmit+0x356>
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d114      	bne.n	8009cc0 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009c96:	68f8      	ldr	r0, [r7, #12]
 8009c98:	f000 f844 	bl	8009d24 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009caa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8009cbc:	2303      	movs	r3, #3
 8009cbe:	e02c      	b.n	8009d1a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	f47f af78 	bne.w	8009bbe <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	2108      	movs	r1, #8
 8009cd8:	68f8      	ldr	r0, [r7, #12]
 8009cda:	f000 f8c3 	bl	8009e64 <SPI_WaitOnFlagUntilTimeout>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d007      	beq.n	8009cf4 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009cea:	f043 0220 	orr.w	r2, r3, #32
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f000 f815 	bl	8009d24 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2201      	movs	r2, #1
 8009d06:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d001      	beq.n	8009d18 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 8009d14:	2301      	movs	r3, #1
 8009d16:	e000      	b.n	8009d1a <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 8009d18:	7efb      	ldrb	r3, [r7, #27]
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3720      	adds	r7, #32
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}
 8009d22:	bf00      	nop

08009d24 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b085      	sub	sp, #20
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	695b      	ldr	r3, [r3, #20]
 8009d32:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	699a      	ldr	r2, [r3, #24]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f042 0208 	orr.w	r2, r2, #8
 8009d42:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	699a      	ldr	r2, [r3, #24]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f042 0210 	orr.w	r2, r2, #16
 8009d52:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f022 0201 	bic.w	r2, r2, #1
 8009d62:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	6919      	ldr	r1, [r3, #16]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	4b3c      	ldr	r3, [pc, #240]	; (8009e60 <SPI_CloseTransfer+0x13c>)
 8009d70:	400b      	ands	r3, r1
 8009d72:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	689a      	ldr	r2, [r3, #8]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8009d82:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	2b04      	cmp	r3, #4
 8009d8e:	d014      	beq.n	8009dba <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f003 0320 	and.w	r3, r3, #32
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00f      	beq.n	8009dba <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009da0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	699a      	ldr	r2, [r3, #24]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f042 0220 	orr.w	r2, r2, #32
 8009db8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009dc0:	b2db      	uxtb	r3, r3
 8009dc2:	2b03      	cmp	r3, #3
 8009dc4:	d014      	beq.n	8009df0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d00f      	beq.n	8009df0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009dd6:	f043 0204 	orr.w	r2, r3, #4
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	699a      	ldr	r2, [r3, #24]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009dee:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00f      	beq.n	8009e1a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e00:	f043 0201 	orr.w	r2, r3, #1
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	699a      	ldr	r2, [r3, #24]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e18:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d00f      	beq.n	8009e44 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e2a:	f043 0208 	orr.w	r2, r3, #8
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	699a      	ldr	r2, [r3, #24]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e42:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2200      	movs	r2, #0
 8009e48:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8009e54:	bf00      	nop
 8009e56:	3714      	adds	r7, #20
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr
 8009e60:	fffffc90 	.word	0xfffffc90

08009e64 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	60f8      	str	r0, [r7, #12]
 8009e6c:	60b9      	str	r1, [r7, #8]
 8009e6e:	603b      	str	r3, [r7, #0]
 8009e70:	4613      	mov	r3, r2
 8009e72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009e74:	e010      	b.n	8009e98 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e76:	f7f9 f8e5 	bl	8003044 <HAL_GetTick>
 8009e7a:	4602      	mov	r2, r0
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	1ad3      	subs	r3, r2, r3
 8009e80:	69ba      	ldr	r2, [r7, #24]
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d803      	bhi.n	8009e8e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e8c:	d102      	bne.n	8009e94 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009e8e:	69bb      	ldr	r3, [r7, #24]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d101      	bne.n	8009e98 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009e94:	2303      	movs	r3, #3
 8009e96:	e00f      	b.n	8009eb8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	695a      	ldr	r2, [r3, #20]
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	4013      	ands	r3, r2
 8009ea2:	68ba      	ldr	r2, [r7, #8]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	bf0c      	ite	eq
 8009ea8:	2301      	moveq	r3, #1
 8009eaa:	2300      	movne	r3, #0
 8009eac:	b2db      	uxtb	r3, r3
 8009eae:	461a      	mov	r2, r3
 8009eb0:	79fb      	ldrb	r3, [r7, #7]
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	d0df      	beq.n	8009e76 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3710      	adds	r7, #16
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}

08009ec0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b085      	sub	sp, #20
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ecc:	095b      	lsrs	r3, r3, #5
 8009ece:	3301      	adds	r3, #1
 8009ed0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	68db      	ldr	r3, [r3, #12]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	3307      	adds	r3, #7
 8009ede:	08db      	lsrs	r3, r3, #3
 8009ee0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	68fa      	ldr	r2, [r7, #12]
 8009ee6:	fb02 f303 	mul.w	r3, r2, r3
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3714      	adds	r7, #20
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr

08009ef6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b082      	sub	sp, #8
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d101      	bne.n	8009f08 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f04:	2301      	movs	r3, #1
 8009f06:	e042      	b.n	8009f8e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d106      	bne.n	8009f20 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f7f8 ff6a 	bl	8002df4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2224      	movs	r2, #36	; 0x24
 8009f24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	681a      	ldr	r2, [r3, #0]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f022 0201 	bic.w	r2, r2, #1
 8009f36:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f000 f8c3 	bl	800a0c4 <UART_SetConfig>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d101      	bne.n	8009f48 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009f44:	2301      	movs	r3, #1
 8009f46:	e022      	b.n	8009f8e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d002      	beq.n	8009f56 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	f000 fe1f 	bl	800ab94 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	685a      	ldr	r2, [r3, #4]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009f64:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	689a      	ldr	r2, [r3, #8]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f74:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f042 0201 	orr.w	r2, r2, #1
 8009f84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fea6 	bl	800acd8 <UART_CheckIdleState>
 8009f8c:	4603      	mov	r3, r0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b08a      	sub	sp, #40	; 0x28
 8009f9a:	af02      	add	r7, sp, #8
 8009f9c:	60f8      	str	r0, [r7, #12]
 8009f9e:	60b9      	str	r1, [r7, #8]
 8009fa0:	603b      	str	r3, [r7, #0]
 8009fa2:	4613      	mov	r3, r2
 8009fa4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fac:	2b20      	cmp	r3, #32
 8009fae:	f040 8083 	bne.w	800a0b8 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d002      	beq.n	8009fbe <HAL_UART_Transmit+0x28>
 8009fb8:	88fb      	ldrh	r3, [r7, #6]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d101      	bne.n	8009fc2 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	e07b      	b.n	800a0ba <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d101      	bne.n	8009fd0 <HAL_UART_Transmit+0x3a>
 8009fcc:	2302      	movs	r3, #2
 8009fce:	e074      	b.n	800a0ba <HAL_UART_Transmit+0x124>
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2221      	movs	r2, #33	; 0x21
 8009fe4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009fe8:	f7f9 f82c 	bl	8003044 <HAL_GetTick>
 8009fec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	88fa      	ldrh	r2, [r7, #6]
 8009ff2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	88fa      	ldrh	r2, [r7, #6]
 8009ffa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	689b      	ldr	r3, [r3, #8]
 800a002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a006:	d108      	bne.n	800a01a <HAL_UART_Transmit+0x84>
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	691b      	ldr	r3, [r3, #16]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d104      	bne.n	800a01a <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800a010:	2300      	movs	r3, #0
 800a012:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	61bb      	str	r3, [r7, #24]
 800a018:	e003      	b.n	800a022 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a01e:	2300      	movs	r3, #0
 800a020:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2200      	movs	r2, #0
 800a026:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800a02a:	e02c      	b.n	800a086 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	2200      	movs	r2, #0
 800a034:	2180      	movs	r1, #128	; 0x80
 800a036:	68f8      	ldr	r0, [r7, #12]
 800a038:	f000 fe99 	bl	800ad6e <UART_WaitOnFlagUntilTimeout>
 800a03c:	4603      	mov	r3, r0
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d001      	beq.n	800a046 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800a042:	2303      	movs	r3, #3
 800a044:	e039      	b.n	800a0ba <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800a046:	69fb      	ldr	r3, [r7, #28]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d10b      	bne.n	800a064 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a04c:	69bb      	ldr	r3, [r7, #24]
 800a04e:	881b      	ldrh	r3, [r3, #0]
 800a050:	461a      	mov	r2, r3
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a05a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a05c:	69bb      	ldr	r3, [r7, #24]
 800a05e:	3302      	adds	r3, #2
 800a060:	61bb      	str	r3, [r7, #24]
 800a062:	e007      	b.n	800a074 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a064:	69fb      	ldr	r3, [r7, #28]
 800a066:	781a      	ldrb	r2, [r3, #0]
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a06e:	69fb      	ldr	r3, [r7, #28]
 800a070:	3301      	adds	r3, #1
 800a072:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	3b01      	subs	r3, #1
 800a07e:	b29a      	uxth	r2, r3
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d1cc      	bne.n	800a02c <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	9300      	str	r3, [sp, #0]
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	2200      	movs	r2, #0
 800a09a:	2140      	movs	r1, #64	; 0x40
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f000 fe66 	bl	800ad6e <UART_WaitOnFlagUntilTimeout>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d001      	beq.n	800a0ac <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800a0a8:	2303      	movs	r3, #3
 800a0aa:	e006      	b.n	800a0ba <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2220      	movs	r2, #32
 800a0b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	e000      	b.n	800a0ba <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800a0b8:	2302      	movs	r3, #2
  }
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3720      	adds	r7, #32
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
	...

0800a0c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0c8:	b092      	sub	sp, #72	; 0x48
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	689a      	ldr	r2, [r3, #8]
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	691b      	ldr	r3, [r3, #16]
 800a0dc:	431a      	orrs	r2, r3
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	695b      	ldr	r3, [r3, #20]
 800a0e2:	431a      	orrs	r2, r3
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	69db      	ldr	r3, [r3, #28]
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	4bbe      	ldr	r3, [pc, #760]	; (800a3ec <UART_SetConfig+0x328>)
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	697a      	ldr	r2, [r7, #20]
 800a0f8:	6812      	ldr	r2, [r2, #0]
 800a0fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a0fc:	430b      	orrs	r3, r1
 800a0fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a10a:	697b      	ldr	r3, [r7, #20]
 800a10c:	68da      	ldr	r2, [r3, #12]
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	430a      	orrs	r2, r1
 800a114:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4ab3      	ldr	r2, [pc, #716]	; (800a3f0 <UART_SetConfig+0x32c>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d004      	beq.n	800a130 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	6a1b      	ldr	r3, [r3, #32]
 800a12a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a12c:	4313      	orrs	r3, r2
 800a12e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689a      	ldr	r2, [r3, #8]
 800a136:	4baf      	ldr	r3, [pc, #700]	; (800a3f4 <UART_SetConfig+0x330>)
 800a138:	4013      	ands	r3, r2
 800a13a:	697a      	ldr	r2, [r7, #20]
 800a13c:	6812      	ldr	r2, [r2, #0]
 800a13e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a140:	430b      	orrs	r3, r1
 800a142:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a14a:	f023 010f 	bic.w	r1, r3, #15
 800a14e:	697b      	ldr	r3, [r7, #20]
 800a150:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	430a      	orrs	r2, r1
 800a158:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4aa6      	ldr	r2, [pc, #664]	; (800a3f8 <UART_SetConfig+0x334>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d177      	bne.n	800a254 <UART_SetConfig+0x190>
 800a164:	4ba5      	ldr	r3, [pc, #660]	; (800a3fc <UART_SetConfig+0x338>)
 800a166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a168:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a16c:	2b28      	cmp	r3, #40	; 0x28
 800a16e:	d86d      	bhi.n	800a24c <UART_SetConfig+0x188>
 800a170:	a201      	add	r2, pc, #4	; (adr r2, 800a178 <UART_SetConfig+0xb4>)
 800a172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a176:	bf00      	nop
 800a178:	0800a21d 	.word	0x0800a21d
 800a17c:	0800a24d 	.word	0x0800a24d
 800a180:	0800a24d 	.word	0x0800a24d
 800a184:	0800a24d 	.word	0x0800a24d
 800a188:	0800a24d 	.word	0x0800a24d
 800a18c:	0800a24d 	.word	0x0800a24d
 800a190:	0800a24d 	.word	0x0800a24d
 800a194:	0800a24d 	.word	0x0800a24d
 800a198:	0800a225 	.word	0x0800a225
 800a19c:	0800a24d 	.word	0x0800a24d
 800a1a0:	0800a24d 	.word	0x0800a24d
 800a1a4:	0800a24d 	.word	0x0800a24d
 800a1a8:	0800a24d 	.word	0x0800a24d
 800a1ac:	0800a24d 	.word	0x0800a24d
 800a1b0:	0800a24d 	.word	0x0800a24d
 800a1b4:	0800a24d 	.word	0x0800a24d
 800a1b8:	0800a22d 	.word	0x0800a22d
 800a1bc:	0800a24d 	.word	0x0800a24d
 800a1c0:	0800a24d 	.word	0x0800a24d
 800a1c4:	0800a24d 	.word	0x0800a24d
 800a1c8:	0800a24d 	.word	0x0800a24d
 800a1cc:	0800a24d 	.word	0x0800a24d
 800a1d0:	0800a24d 	.word	0x0800a24d
 800a1d4:	0800a24d 	.word	0x0800a24d
 800a1d8:	0800a235 	.word	0x0800a235
 800a1dc:	0800a24d 	.word	0x0800a24d
 800a1e0:	0800a24d 	.word	0x0800a24d
 800a1e4:	0800a24d 	.word	0x0800a24d
 800a1e8:	0800a24d 	.word	0x0800a24d
 800a1ec:	0800a24d 	.word	0x0800a24d
 800a1f0:	0800a24d 	.word	0x0800a24d
 800a1f4:	0800a24d 	.word	0x0800a24d
 800a1f8:	0800a23d 	.word	0x0800a23d
 800a1fc:	0800a24d 	.word	0x0800a24d
 800a200:	0800a24d 	.word	0x0800a24d
 800a204:	0800a24d 	.word	0x0800a24d
 800a208:	0800a24d 	.word	0x0800a24d
 800a20c:	0800a24d 	.word	0x0800a24d
 800a210:	0800a24d 	.word	0x0800a24d
 800a214:	0800a24d 	.word	0x0800a24d
 800a218:	0800a245 	.word	0x0800a245
 800a21c:	2301      	movs	r3, #1
 800a21e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a222:	e222      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a224:	2304      	movs	r3, #4
 800a226:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a22a:	e21e      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a22c:	2308      	movs	r3, #8
 800a22e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a232:	e21a      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a234:	2310      	movs	r3, #16
 800a236:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a23a:	e216      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a23c:	2320      	movs	r3, #32
 800a23e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a242:	e212      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a244:	2340      	movs	r3, #64	; 0x40
 800a246:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a24a:	e20e      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a24c:	2380      	movs	r3, #128	; 0x80
 800a24e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a252:	e20a      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a69      	ldr	r2, [pc, #420]	; (800a400 <UART_SetConfig+0x33c>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d130      	bne.n	800a2c0 <UART_SetConfig+0x1fc>
 800a25e:	4b67      	ldr	r3, [pc, #412]	; (800a3fc <UART_SetConfig+0x338>)
 800a260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a262:	f003 0307 	and.w	r3, r3, #7
 800a266:	2b05      	cmp	r3, #5
 800a268:	d826      	bhi.n	800a2b8 <UART_SetConfig+0x1f4>
 800a26a:	a201      	add	r2, pc, #4	; (adr r2, 800a270 <UART_SetConfig+0x1ac>)
 800a26c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a270:	0800a289 	.word	0x0800a289
 800a274:	0800a291 	.word	0x0800a291
 800a278:	0800a299 	.word	0x0800a299
 800a27c:	0800a2a1 	.word	0x0800a2a1
 800a280:	0800a2a9 	.word	0x0800a2a9
 800a284:	0800a2b1 	.word	0x0800a2b1
 800a288:	2300      	movs	r3, #0
 800a28a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a28e:	e1ec      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a290:	2304      	movs	r3, #4
 800a292:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a296:	e1e8      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a298:	2308      	movs	r3, #8
 800a29a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a29e:	e1e4      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a2a0:	2310      	movs	r3, #16
 800a2a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2a6:	e1e0      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a2a8:	2320      	movs	r3, #32
 800a2aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2ae:	e1dc      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a2b0:	2340      	movs	r3, #64	; 0x40
 800a2b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2b6:	e1d8      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a2b8:	2380      	movs	r3, #128	; 0x80
 800a2ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2be:	e1d4      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a4f      	ldr	r2, [pc, #316]	; (800a404 <UART_SetConfig+0x340>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d130      	bne.n	800a32c <UART_SetConfig+0x268>
 800a2ca:	4b4c      	ldr	r3, [pc, #304]	; (800a3fc <UART_SetConfig+0x338>)
 800a2cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2ce:	f003 0307 	and.w	r3, r3, #7
 800a2d2:	2b05      	cmp	r3, #5
 800a2d4:	d826      	bhi.n	800a324 <UART_SetConfig+0x260>
 800a2d6:	a201      	add	r2, pc, #4	; (adr r2, 800a2dc <UART_SetConfig+0x218>)
 800a2d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2dc:	0800a2f5 	.word	0x0800a2f5
 800a2e0:	0800a2fd 	.word	0x0800a2fd
 800a2e4:	0800a305 	.word	0x0800a305
 800a2e8:	0800a30d 	.word	0x0800a30d
 800a2ec:	0800a315 	.word	0x0800a315
 800a2f0:	0800a31d 	.word	0x0800a31d
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2fa:	e1b6      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a2fc:	2304      	movs	r3, #4
 800a2fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a302:	e1b2      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a304:	2308      	movs	r3, #8
 800a306:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a30a:	e1ae      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a30c:	2310      	movs	r3, #16
 800a30e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a312:	e1aa      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a314:	2320      	movs	r3, #32
 800a316:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a31a:	e1a6      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a31c:	2340      	movs	r3, #64	; 0x40
 800a31e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a322:	e1a2      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a324:	2380      	movs	r3, #128	; 0x80
 800a326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a32a:	e19e      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a32c:	697b      	ldr	r3, [r7, #20]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a35      	ldr	r2, [pc, #212]	; (800a408 <UART_SetConfig+0x344>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d130      	bne.n	800a398 <UART_SetConfig+0x2d4>
 800a336:	4b31      	ldr	r3, [pc, #196]	; (800a3fc <UART_SetConfig+0x338>)
 800a338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a33a:	f003 0307 	and.w	r3, r3, #7
 800a33e:	2b05      	cmp	r3, #5
 800a340:	d826      	bhi.n	800a390 <UART_SetConfig+0x2cc>
 800a342:	a201      	add	r2, pc, #4	; (adr r2, 800a348 <UART_SetConfig+0x284>)
 800a344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a348:	0800a361 	.word	0x0800a361
 800a34c:	0800a369 	.word	0x0800a369
 800a350:	0800a371 	.word	0x0800a371
 800a354:	0800a379 	.word	0x0800a379
 800a358:	0800a381 	.word	0x0800a381
 800a35c:	0800a389 	.word	0x0800a389
 800a360:	2300      	movs	r3, #0
 800a362:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a366:	e180      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a368:	2304      	movs	r3, #4
 800a36a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a36e:	e17c      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a370:	2308      	movs	r3, #8
 800a372:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a376:	e178      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a378:	2310      	movs	r3, #16
 800a37a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a37e:	e174      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a380:	2320      	movs	r3, #32
 800a382:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a386:	e170      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a388:	2340      	movs	r3, #64	; 0x40
 800a38a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a38e:	e16c      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a390:	2380      	movs	r3, #128	; 0x80
 800a392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a396:	e168      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a1b      	ldr	r2, [pc, #108]	; (800a40c <UART_SetConfig+0x348>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d142      	bne.n	800a428 <UART_SetConfig+0x364>
 800a3a2:	4b16      	ldr	r3, [pc, #88]	; (800a3fc <UART_SetConfig+0x338>)
 800a3a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3a6:	f003 0307 	and.w	r3, r3, #7
 800a3aa:	2b05      	cmp	r3, #5
 800a3ac:	d838      	bhi.n	800a420 <UART_SetConfig+0x35c>
 800a3ae:	a201      	add	r2, pc, #4	; (adr r2, 800a3b4 <UART_SetConfig+0x2f0>)
 800a3b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3b4:	0800a3cd 	.word	0x0800a3cd
 800a3b8:	0800a3d5 	.word	0x0800a3d5
 800a3bc:	0800a3dd 	.word	0x0800a3dd
 800a3c0:	0800a3e5 	.word	0x0800a3e5
 800a3c4:	0800a411 	.word	0x0800a411
 800a3c8:	0800a419 	.word	0x0800a419
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a3d2:	e14a      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a3d4:	2304      	movs	r3, #4
 800a3d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a3da:	e146      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a3dc:	2308      	movs	r3, #8
 800a3de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a3e2:	e142      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a3e4:	2310      	movs	r3, #16
 800a3e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a3ea:	e13e      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a3ec:	cfff69f3 	.word	0xcfff69f3
 800a3f0:	58000c00 	.word	0x58000c00
 800a3f4:	11fff4ff 	.word	0x11fff4ff
 800a3f8:	40011000 	.word	0x40011000
 800a3fc:	58024400 	.word	0x58024400
 800a400:	40004400 	.word	0x40004400
 800a404:	40004800 	.word	0x40004800
 800a408:	40004c00 	.word	0x40004c00
 800a40c:	40005000 	.word	0x40005000
 800a410:	2320      	movs	r3, #32
 800a412:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a416:	e128      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a418:	2340      	movs	r3, #64	; 0x40
 800a41a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a41e:	e124      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a420:	2380      	movs	r3, #128	; 0x80
 800a422:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a426:	e120      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4acb      	ldr	r2, [pc, #812]	; (800a75c <UART_SetConfig+0x698>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d176      	bne.n	800a520 <UART_SetConfig+0x45c>
 800a432:	4bcb      	ldr	r3, [pc, #812]	; (800a760 <UART_SetConfig+0x69c>)
 800a434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a436:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a43a:	2b28      	cmp	r3, #40	; 0x28
 800a43c:	d86c      	bhi.n	800a518 <UART_SetConfig+0x454>
 800a43e:	a201      	add	r2, pc, #4	; (adr r2, 800a444 <UART_SetConfig+0x380>)
 800a440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a444:	0800a4e9 	.word	0x0800a4e9
 800a448:	0800a519 	.word	0x0800a519
 800a44c:	0800a519 	.word	0x0800a519
 800a450:	0800a519 	.word	0x0800a519
 800a454:	0800a519 	.word	0x0800a519
 800a458:	0800a519 	.word	0x0800a519
 800a45c:	0800a519 	.word	0x0800a519
 800a460:	0800a519 	.word	0x0800a519
 800a464:	0800a4f1 	.word	0x0800a4f1
 800a468:	0800a519 	.word	0x0800a519
 800a46c:	0800a519 	.word	0x0800a519
 800a470:	0800a519 	.word	0x0800a519
 800a474:	0800a519 	.word	0x0800a519
 800a478:	0800a519 	.word	0x0800a519
 800a47c:	0800a519 	.word	0x0800a519
 800a480:	0800a519 	.word	0x0800a519
 800a484:	0800a4f9 	.word	0x0800a4f9
 800a488:	0800a519 	.word	0x0800a519
 800a48c:	0800a519 	.word	0x0800a519
 800a490:	0800a519 	.word	0x0800a519
 800a494:	0800a519 	.word	0x0800a519
 800a498:	0800a519 	.word	0x0800a519
 800a49c:	0800a519 	.word	0x0800a519
 800a4a0:	0800a519 	.word	0x0800a519
 800a4a4:	0800a501 	.word	0x0800a501
 800a4a8:	0800a519 	.word	0x0800a519
 800a4ac:	0800a519 	.word	0x0800a519
 800a4b0:	0800a519 	.word	0x0800a519
 800a4b4:	0800a519 	.word	0x0800a519
 800a4b8:	0800a519 	.word	0x0800a519
 800a4bc:	0800a519 	.word	0x0800a519
 800a4c0:	0800a519 	.word	0x0800a519
 800a4c4:	0800a509 	.word	0x0800a509
 800a4c8:	0800a519 	.word	0x0800a519
 800a4cc:	0800a519 	.word	0x0800a519
 800a4d0:	0800a519 	.word	0x0800a519
 800a4d4:	0800a519 	.word	0x0800a519
 800a4d8:	0800a519 	.word	0x0800a519
 800a4dc:	0800a519 	.word	0x0800a519
 800a4e0:	0800a519 	.word	0x0800a519
 800a4e4:	0800a511 	.word	0x0800a511
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4ee:	e0bc      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a4f0:	2304      	movs	r3, #4
 800a4f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4f6:	e0b8      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a4f8:	2308      	movs	r3, #8
 800a4fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4fe:	e0b4      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a500:	2310      	movs	r3, #16
 800a502:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a506:	e0b0      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a508:	2320      	movs	r3, #32
 800a50a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a50e:	e0ac      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a510:	2340      	movs	r3, #64	; 0x40
 800a512:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a516:	e0a8      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a518:	2380      	movs	r3, #128	; 0x80
 800a51a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a51e:	e0a4      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a8f      	ldr	r2, [pc, #572]	; (800a764 <UART_SetConfig+0x6a0>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d130      	bne.n	800a58c <UART_SetConfig+0x4c8>
 800a52a:	4b8d      	ldr	r3, [pc, #564]	; (800a760 <UART_SetConfig+0x69c>)
 800a52c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a52e:	f003 0307 	and.w	r3, r3, #7
 800a532:	2b05      	cmp	r3, #5
 800a534:	d826      	bhi.n	800a584 <UART_SetConfig+0x4c0>
 800a536:	a201      	add	r2, pc, #4	; (adr r2, 800a53c <UART_SetConfig+0x478>)
 800a538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a53c:	0800a555 	.word	0x0800a555
 800a540:	0800a55d 	.word	0x0800a55d
 800a544:	0800a565 	.word	0x0800a565
 800a548:	0800a56d 	.word	0x0800a56d
 800a54c:	0800a575 	.word	0x0800a575
 800a550:	0800a57d 	.word	0x0800a57d
 800a554:	2300      	movs	r3, #0
 800a556:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a55a:	e086      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a55c:	2304      	movs	r3, #4
 800a55e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a562:	e082      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a564:	2308      	movs	r3, #8
 800a566:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a56a:	e07e      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a56c:	2310      	movs	r3, #16
 800a56e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a572:	e07a      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a574:	2320      	movs	r3, #32
 800a576:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a57a:	e076      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a57c:	2340      	movs	r3, #64	; 0x40
 800a57e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a582:	e072      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a584:	2380      	movs	r3, #128	; 0x80
 800a586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a58a:	e06e      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	4a75      	ldr	r2, [pc, #468]	; (800a768 <UART_SetConfig+0x6a4>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d130      	bne.n	800a5f8 <UART_SetConfig+0x534>
 800a596:	4b72      	ldr	r3, [pc, #456]	; (800a760 <UART_SetConfig+0x69c>)
 800a598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a59a:	f003 0307 	and.w	r3, r3, #7
 800a59e:	2b05      	cmp	r3, #5
 800a5a0:	d826      	bhi.n	800a5f0 <UART_SetConfig+0x52c>
 800a5a2:	a201      	add	r2, pc, #4	; (adr r2, 800a5a8 <UART_SetConfig+0x4e4>)
 800a5a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5a8:	0800a5c1 	.word	0x0800a5c1
 800a5ac:	0800a5c9 	.word	0x0800a5c9
 800a5b0:	0800a5d1 	.word	0x0800a5d1
 800a5b4:	0800a5d9 	.word	0x0800a5d9
 800a5b8:	0800a5e1 	.word	0x0800a5e1
 800a5bc:	0800a5e9 	.word	0x0800a5e9
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5c6:	e050      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a5c8:	2304      	movs	r3, #4
 800a5ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5ce:	e04c      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a5d0:	2308      	movs	r3, #8
 800a5d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5d6:	e048      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a5d8:	2310      	movs	r3, #16
 800a5da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5de:	e044      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a5e0:	2320      	movs	r3, #32
 800a5e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5e6:	e040      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a5e8:	2340      	movs	r3, #64	; 0x40
 800a5ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5ee:	e03c      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a5f0:	2380      	movs	r3, #128	; 0x80
 800a5f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5f6:	e038      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4a5b      	ldr	r2, [pc, #364]	; (800a76c <UART_SetConfig+0x6a8>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d130      	bne.n	800a664 <UART_SetConfig+0x5a0>
 800a602:	4b57      	ldr	r3, [pc, #348]	; (800a760 <UART_SetConfig+0x69c>)
 800a604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a606:	f003 0307 	and.w	r3, r3, #7
 800a60a:	2b05      	cmp	r3, #5
 800a60c:	d826      	bhi.n	800a65c <UART_SetConfig+0x598>
 800a60e:	a201      	add	r2, pc, #4	; (adr r2, 800a614 <UART_SetConfig+0x550>)
 800a610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a614:	0800a62d 	.word	0x0800a62d
 800a618:	0800a635 	.word	0x0800a635
 800a61c:	0800a63d 	.word	0x0800a63d
 800a620:	0800a645 	.word	0x0800a645
 800a624:	0800a64d 	.word	0x0800a64d
 800a628:	0800a655 	.word	0x0800a655
 800a62c:	2302      	movs	r3, #2
 800a62e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a632:	e01a      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a634:	2304      	movs	r3, #4
 800a636:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a63a:	e016      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a63c:	2308      	movs	r3, #8
 800a63e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a642:	e012      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a644:	2310      	movs	r3, #16
 800a646:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a64a:	e00e      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a64c:	2320      	movs	r3, #32
 800a64e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a652:	e00a      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a654:	2340      	movs	r3, #64	; 0x40
 800a656:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a65a:	e006      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a65c:	2380      	movs	r3, #128	; 0x80
 800a65e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a662:	e002      	b.n	800a66a <UART_SetConfig+0x5a6>
 800a664:	2380      	movs	r3, #128	; 0x80
 800a666:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4a3f      	ldr	r2, [pc, #252]	; (800a76c <UART_SetConfig+0x6a8>)
 800a670:	4293      	cmp	r3, r2
 800a672:	f040 80f8 	bne.w	800a866 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a676:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a67a:	2b20      	cmp	r3, #32
 800a67c:	dc46      	bgt.n	800a70c <UART_SetConfig+0x648>
 800a67e:	2b02      	cmp	r3, #2
 800a680:	f2c0 8082 	blt.w	800a788 <UART_SetConfig+0x6c4>
 800a684:	3b02      	subs	r3, #2
 800a686:	2b1e      	cmp	r3, #30
 800a688:	d87e      	bhi.n	800a788 <UART_SetConfig+0x6c4>
 800a68a:	a201      	add	r2, pc, #4	; (adr r2, 800a690 <UART_SetConfig+0x5cc>)
 800a68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a690:	0800a713 	.word	0x0800a713
 800a694:	0800a789 	.word	0x0800a789
 800a698:	0800a71b 	.word	0x0800a71b
 800a69c:	0800a789 	.word	0x0800a789
 800a6a0:	0800a789 	.word	0x0800a789
 800a6a4:	0800a789 	.word	0x0800a789
 800a6a8:	0800a72b 	.word	0x0800a72b
 800a6ac:	0800a789 	.word	0x0800a789
 800a6b0:	0800a789 	.word	0x0800a789
 800a6b4:	0800a789 	.word	0x0800a789
 800a6b8:	0800a789 	.word	0x0800a789
 800a6bc:	0800a789 	.word	0x0800a789
 800a6c0:	0800a789 	.word	0x0800a789
 800a6c4:	0800a789 	.word	0x0800a789
 800a6c8:	0800a73b 	.word	0x0800a73b
 800a6cc:	0800a789 	.word	0x0800a789
 800a6d0:	0800a789 	.word	0x0800a789
 800a6d4:	0800a789 	.word	0x0800a789
 800a6d8:	0800a789 	.word	0x0800a789
 800a6dc:	0800a789 	.word	0x0800a789
 800a6e0:	0800a789 	.word	0x0800a789
 800a6e4:	0800a789 	.word	0x0800a789
 800a6e8:	0800a789 	.word	0x0800a789
 800a6ec:	0800a789 	.word	0x0800a789
 800a6f0:	0800a789 	.word	0x0800a789
 800a6f4:	0800a789 	.word	0x0800a789
 800a6f8:	0800a789 	.word	0x0800a789
 800a6fc:	0800a789 	.word	0x0800a789
 800a700:	0800a789 	.word	0x0800a789
 800a704:	0800a789 	.word	0x0800a789
 800a708:	0800a77b 	.word	0x0800a77b
 800a70c:	2b40      	cmp	r3, #64	; 0x40
 800a70e:	d037      	beq.n	800a780 <UART_SetConfig+0x6bc>
 800a710:	e03a      	b.n	800a788 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a712:	f7fe fbed 	bl	8008ef0 <HAL_RCCEx_GetD3PCLK1Freq>
 800a716:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a718:	e03c      	b.n	800a794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a71a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a71e:	4618      	mov	r0, r3
 800a720:	f7fe fbfc 	bl	8008f1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a726:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a728:	e034      	b.n	800a794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a72a:	f107 0318 	add.w	r3, r7, #24
 800a72e:	4618      	mov	r0, r3
 800a730:	f7fe fd48 	bl	80091c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a734:	69fb      	ldr	r3, [r7, #28]
 800a736:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a738:	e02c      	b.n	800a794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a73a:	4b09      	ldr	r3, [pc, #36]	; (800a760 <UART_SetConfig+0x69c>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f003 0320 	and.w	r3, r3, #32
 800a742:	2b00      	cmp	r3, #0
 800a744:	d016      	beq.n	800a774 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a746:	4b06      	ldr	r3, [pc, #24]	; (800a760 <UART_SetConfig+0x69c>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	08db      	lsrs	r3, r3, #3
 800a74c:	f003 0303 	and.w	r3, r3, #3
 800a750:	4a07      	ldr	r2, [pc, #28]	; (800a770 <UART_SetConfig+0x6ac>)
 800a752:	fa22 f303 	lsr.w	r3, r2, r3
 800a756:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a758:	e01c      	b.n	800a794 <UART_SetConfig+0x6d0>
 800a75a:	bf00      	nop
 800a75c:	40011400 	.word	0x40011400
 800a760:	58024400 	.word	0x58024400
 800a764:	40007800 	.word	0x40007800
 800a768:	40007c00 	.word	0x40007c00
 800a76c:	58000c00 	.word	0x58000c00
 800a770:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a774:	4b9d      	ldr	r3, [pc, #628]	; (800a9ec <UART_SetConfig+0x928>)
 800a776:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a778:	e00c      	b.n	800a794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a77a:	4b9d      	ldr	r3, [pc, #628]	; (800a9f0 <UART_SetConfig+0x92c>)
 800a77c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a77e:	e009      	b.n	800a794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a780:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a784:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a786:	e005      	b.n	800a794 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a788:	2300      	movs	r3, #0
 800a78a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a78c:	2301      	movs	r3, #1
 800a78e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a792:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a794:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a796:	2b00      	cmp	r3, #0
 800a798:	f000 81de 	beq.w	800ab58 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7a0:	4a94      	ldr	r2, [pc, #592]	; (800a9f4 <UART_SetConfig+0x930>)
 800a7a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7ae:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	685a      	ldr	r2, [r3, #4]
 800a7b4:	4613      	mov	r3, r2
 800a7b6:	005b      	lsls	r3, r3, #1
 800a7b8:	4413      	add	r3, r2
 800a7ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d305      	bcc.n	800a7cc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a7c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d903      	bls.n	800a7d4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a7d2:	e1c1      	b.n	800ab58 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a7d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	60bb      	str	r3, [r7, #8]
 800a7da:	60fa      	str	r2, [r7, #12]
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7e0:	4a84      	ldr	r2, [pc, #528]	; (800a9f4 <UART_SetConfig+0x930>)
 800a7e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	603b      	str	r3, [r7, #0]
 800a7ec:	607a      	str	r2, [r7, #4]
 800a7ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a7f6:	f7f5 ff87 	bl	8000708 <__aeabi_uldivmod>
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	460b      	mov	r3, r1
 800a7fe:	4610      	mov	r0, r2
 800a800:	4619      	mov	r1, r3
 800a802:	f04f 0200 	mov.w	r2, #0
 800a806:	f04f 0300 	mov.w	r3, #0
 800a80a:	020b      	lsls	r3, r1, #8
 800a80c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a810:	0202      	lsls	r2, r0, #8
 800a812:	6979      	ldr	r1, [r7, #20]
 800a814:	6849      	ldr	r1, [r1, #4]
 800a816:	0849      	lsrs	r1, r1, #1
 800a818:	2000      	movs	r0, #0
 800a81a:	460c      	mov	r4, r1
 800a81c:	4605      	mov	r5, r0
 800a81e:	eb12 0804 	adds.w	r8, r2, r4
 800a822:	eb43 0905 	adc.w	r9, r3, r5
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	2200      	movs	r2, #0
 800a82c:	469a      	mov	sl, r3
 800a82e:	4693      	mov	fp, r2
 800a830:	4652      	mov	r2, sl
 800a832:	465b      	mov	r3, fp
 800a834:	4640      	mov	r0, r8
 800a836:	4649      	mov	r1, r9
 800a838:	f7f5 ff66 	bl	8000708 <__aeabi_uldivmod>
 800a83c:	4602      	mov	r2, r0
 800a83e:	460b      	mov	r3, r1
 800a840:	4613      	mov	r3, r2
 800a842:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a846:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a84a:	d308      	bcc.n	800a85e <UART_SetConfig+0x79a>
 800a84c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a84e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a852:	d204      	bcs.n	800a85e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a85a:	60da      	str	r2, [r3, #12]
 800a85c:	e17c      	b.n	800ab58 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a85e:	2301      	movs	r3, #1
 800a860:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a864:	e178      	b.n	800ab58 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	69db      	ldr	r3, [r3, #28]
 800a86a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a86e:	f040 80c5 	bne.w	800a9fc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a872:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a876:	2b20      	cmp	r3, #32
 800a878:	dc48      	bgt.n	800a90c <UART_SetConfig+0x848>
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	db7b      	blt.n	800a976 <UART_SetConfig+0x8b2>
 800a87e:	2b20      	cmp	r3, #32
 800a880:	d879      	bhi.n	800a976 <UART_SetConfig+0x8b2>
 800a882:	a201      	add	r2, pc, #4	; (adr r2, 800a888 <UART_SetConfig+0x7c4>)
 800a884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a888:	0800a913 	.word	0x0800a913
 800a88c:	0800a91b 	.word	0x0800a91b
 800a890:	0800a977 	.word	0x0800a977
 800a894:	0800a977 	.word	0x0800a977
 800a898:	0800a923 	.word	0x0800a923
 800a89c:	0800a977 	.word	0x0800a977
 800a8a0:	0800a977 	.word	0x0800a977
 800a8a4:	0800a977 	.word	0x0800a977
 800a8a8:	0800a933 	.word	0x0800a933
 800a8ac:	0800a977 	.word	0x0800a977
 800a8b0:	0800a977 	.word	0x0800a977
 800a8b4:	0800a977 	.word	0x0800a977
 800a8b8:	0800a977 	.word	0x0800a977
 800a8bc:	0800a977 	.word	0x0800a977
 800a8c0:	0800a977 	.word	0x0800a977
 800a8c4:	0800a977 	.word	0x0800a977
 800a8c8:	0800a943 	.word	0x0800a943
 800a8cc:	0800a977 	.word	0x0800a977
 800a8d0:	0800a977 	.word	0x0800a977
 800a8d4:	0800a977 	.word	0x0800a977
 800a8d8:	0800a977 	.word	0x0800a977
 800a8dc:	0800a977 	.word	0x0800a977
 800a8e0:	0800a977 	.word	0x0800a977
 800a8e4:	0800a977 	.word	0x0800a977
 800a8e8:	0800a977 	.word	0x0800a977
 800a8ec:	0800a977 	.word	0x0800a977
 800a8f0:	0800a977 	.word	0x0800a977
 800a8f4:	0800a977 	.word	0x0800a977
 800a8f8:	0800a977 	.word	0x0800a977
 800a8fc:	0800a977 	.word	0x0800a977
 800a900:	0800a977 	.word	0x0800a977
 800a904:	0800a977 	.word	0x0800a977
 800a908:	0800a969 	.word	0x0800a969
 800a90c:	2b40      	cmp	r3, #64	; 0x40
 800a90e:	d02e      	beq.n	800a96e <UART_SetConfig+0x8aa>
 800a910:	e031      	b.n	800a976 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a912:	f7fd fb7b 	bl	800800c <HAL_RCC_GetPCLK1Freq>
 800a916:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a918:	e033      	b.n	800a982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a91a:	f7fd fb8d 	bl	8008038 <HAL_RCC_GetPCLK2Freq>
 800a91e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a920:	e02f      	b.n	800a982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a922:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a926:	4618      	mov	r0, r3
 800a928:	f7fe faf8 	bl	8008f1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a92e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a930:	e027      	b.n	800a982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a932:	f107 0318 	add.w	r3, r7, #24
 800a936:	4618      	mov	r0, r3
 800a938:	f7fe fc44 	bl	80091c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a93c:	69fb      	ldr	r3, [r7, #28]
 800a93e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a940:	e01f      	b.n	800a982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a942:	4b2d      	ldr	r3, [pc, #180]	; (800a9f8 <UART_SetConfig+0x934>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f003 0320 	and.w	r3, r3, #32
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d009      	beq.n	800a962 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a94e:	4b2a      	ldr	r3, [pc, #168]	; (800a9f8 <UART_SetConfig+0x934>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	08db      	lsrs	r3, r3, #3
 800a954:	f003 0303 	and.w	r3, r3, #3
 800a958:	4a24      	ldr	r2, [pc, #144]	; (800a9ec <UART_SetConfig+0x928>)
 800a95a:	fa22 f303 	lsr.w	r3, r2, r3
 800a95e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a960:	e00f      	b.n	800a982 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a962:	4b22      	ldr	r3, [pc, #136]	; (800a9ec <UART_SetConfig+0x928>)
 800a964:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a966:	e00c      	b.n	800a982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a968:	4b21      	ldr	r3, [pc, #132]	; (800a9f0 <UART_SetConfig+0x92c>)
 800a96a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a96c:	e009      	b.n	800a982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a96e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a972:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a974:	e005      	b.n	800a982 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a976:	2300      	movs	r3, #0
 800a978:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a97a:	2301      	movs	r3, #1
 800a97c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a980:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a982:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a984:	2b00      	cmp	r3, #0
 800a986:	f000 80e7 	beq.w	800ab58 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a98e:	4a19      	ldr	r2, [pc, #100]	; (800a9f4 <UART_SetConfig+0x930>)
 800a990:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a994:	461a      	mov	r2, r3
 800a996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a998:	fbb3 f3f2 	udiv	r3, r3, r2
 800a99c:	005a      	lsls	r2, r3, #1
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	085b      	lsrs	r3, r3, #1
 800a9a4:	441a      	add	r2, r3
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9ae:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9b2:	2b0f      	cmp	r3, #15
 800a9b4:	d916      	bls.n	800a9e4 <UART_SetConfig+0x920>
 800a9b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a9bc:	d212      	bcs.n	800a9e4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a9be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9c0:	b29b      	uxth	r3, r3
 800a9c2:	f023 030f 	bic.w	r3, r3, #15
 800a9c6:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ca:	085b      	lsrs	r3, r3, #1
 800a9cc:	b29b      	uxth	r3, r3
 800a9ce:	f003 0307 	and.w	r3, r3, #7
 800a9d2:	b29a      	uxth	r2, r3
 800a9d4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a9e0:	60da      	str	r2, [r3, #12]
 800a9e2:	e0b9      	b.n	800ab58 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a9ea:	e0b5      	b.n	800ab58 <UART_SetConfig+0xa94>
 800a9ec:	03d09000 	.word	0x03d09000
 800a9f0:	003d0900 	.word	0x003d0900
 800a9f4:	08010e04 	.word	0x08010e04
 800a9f8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a9fc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800aa00:	2b20      	cmp	r3, #32
 800aa02:	dc49      	bgt.n	800aa98 <UART_SetConfig+0x9d4>
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	db7c      	blt.n	800ab02 <UART_SetConfig+0xa3e>
 800aa08:	2b20      	cmp	r3, #32
 800aa0a:	d87a      	bhi.n	800ab02 <UART_SetConfig+0xa3e>
 800aa0c:	a201      	add	r2, pc, #4	; (adr r2, 800aa14 <UART_SetConfig+0x950>)
 800aa0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa12:	bf00      	nop
 800aa14:	0800aa9f 	.word	0x0800aa9f
 800aa18:	0800aaa7 	.word	0x0800aaa7
 800aa1c:	0800ab03 	.word	0x0800ab03
 800aa20:	0800ab03 	.word	0x0800ab03
 800aa24:	0800aaaf 	.word	0x0800aaaf
 800aa28:	0800ab03 	.word	0x0800ab03
 800aa2c:	0800ab03 	.word	0x0800ab03
 800aa30:	0800ab03 	.word	0x0800ab03
 800aa34:	0800aabf 	.word	0x0800aabf
 800aa38:	0800ab03 	.word	0x0800ab03
 800aa3c:	0800ab03 	.word	0x0800ab03
 800aa40:	0800ab03 	.word	0x0800ab03
 800aa44:	0800ab03 	.word	0x0800ab03
 800aa48:	0800ab03 	.word	0x0800ab03
 800aa4c:	0800ab03 	.word	0x0800ab03
 800aa50:	0800ab03 	.word	0x0800ab03
 800aa54:	0800aacf 	.word	0x0800aacf
 800aa58:	0800ab03 	.word	0x0800ab03
 800aa5c:	0800ab03 	.word	0x0800ab03
 800aa60:	0800ab03 	.word	0x0800ab03
 800aa64:	0800ab03 	.word	0x0800ab03
 800aa68:	0800ab03 	.word	0x0800ab03
 800aa6c:	0800ab03 	.word	0x0800ab03
 800aa70:	0800ab03 	.word	0x0800ab03
 800aa74:	0800ab03 	.word	0x0800ab03
 800aa78:	0800ab03 	.word	0x0800ab03
 800aa7c:	0800ab03 	.word	0x0800ab03
 800aa80:	0800ab03 	.word	0x0800ab03
 800aa84:	0800ab03 	.word	0x0800ab03
 800aa88:	0800ab03 	.word	0x0800ab03
 800aa8c:	0800ab03 	.word	0x0800ab03
 800aa90:	0800ab03 	.word	0x0800ab03
 800aa94:	0800aaf5 	.word	0x0800aaf5
 800aa98:	2b40      	cmp	r3, #64	; 0x40
 800aa9a:	d02e      	beq.n	800aafa <UART_SetConfig+0xa36>
 800aa9c:	e031      	b.n	800ab02 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa9e:	f7fd fab5 	bl	800800c <HAL_RCC_GetPCLK1Freq>
 800aaa2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800aaa4:	e033      	b.n	800ab0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aaa6:	f7fd fac7 	bl	8008038 <HAL_RCC_GetPCLK2Freq>
 800aaaa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800aaac:	e02f      	b.n	800ab0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aaae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7fe fa32 	bl	8008f1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aabc:	e027      	b.n	800ab0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aabe:	f107 0318 	add.w	r3, r7, #24
 800aac2:	4618      	mov	r0, r3
 800aac4:	f7fe fb7e 	bl	80091c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aac8:	69fb      	ldr	r3, [r7, #28]
 800aaca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aacc:	e01f      	b.n	800ab0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aace:	4b2d      	ldr	r3, [pc, #180]	; (800ab84 <UART_SetConfig+0xac0>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f003 0320 	and.w	r3, r3, #32
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d009      	beq.n	800aaee <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aada:	4b2a      	ldr	r3, [pc, #168]	; (800ab84 <UART_SetConfig+0xac0>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	08db      	lsrs	r3, r3, #3
 800aae0:	f003 0303 	and.w	r3, r3, #3
 800aae4:	4a28      	ldr	r2, [pc, #160]	; (800ab88 <UART_SetConfig+0xac4>)
 800aae6:	fa22 f303 	lsr.w	r3, r2, r3
 800aaea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aaec:	e00f      	b.n	800ab0e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800aaee:	4b26      	ldr	r3, [pc, #152]	; (800ab88 <UART_SetConfig+0xac4>)
 800aaf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aaf2:	e00c      	b.n	800ab0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aaf4:	4b25      	ldr	r3, [pc, #148]	; (800ab8c <UART_SetConfig+0xac8>)
 800aaf6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aaf8:	e009      	b.n	800ab0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aafa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aafe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ab00:	e005      	b.n	800ab0e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ab02:	2300      	movs	r3, #0
 800ab04:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ab06:	2301      	movs	r3, #1
 800ab08:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ab0c:	bf00      	nop
    }

    if (pclk != 0U)
 800ab0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d021      	beq.n	800ab58 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab18:	4a1d      	ldr	r2, [pc, #116]	; (800ab90 <UART_SetConfig+0xacc>)
 800ab1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab1e:	461a      	mov	r2, r3
 800ab20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab22:	fbb3 f2f2 	udiv	r2, r3, r2
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	085b      	lsrs	r3, r3, #1
 800ab2c:	441a      	add	r2, r3
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	685b      	ldr	r3, [r3, #4]
 800ab32:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab36:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab3a:	2b0f      	cmp	r3, #15
 800ab3c:	d909      	bls.n	800ab52 <UART_SetConfig+0xa8e>
 800ab3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab44:	d205      	bcs.n	800ab52 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ab46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab48:	b29a      	uxth	r2, r3
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	60da      	str	r2, [r3, #12]
 800ab50:	e002      	b.n	800ab58 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ab52:	2301      	movs	r3, #1
 800ab54:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ab60:	697b      	ldr	r3, [r7, #20]
 800ab62:	2201      	movs	r2, #1
 800ab64:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	2200      	movs	r2, #0
 800ab72:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ab74:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3748      	adds	r7, #72	; 0x48
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab82:	bf00      	nop
 800ab84:	58024400 	.word	0x58024400
 800ab88:	03d09000 	.word	0x03d09000
 800ab8c:	003d0900 	.word	0x003d0900
 800ab90:	08010e04 	.word	0x08010e04

0800ab94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aba0:	f003 0301 	and.w	r3, r3, #1
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d00a      	beq.n	800abbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	685b      	ldr	r3, [r3, #4]
 800abae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	430a      	orrs	r2, r1
 800abbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abc2:	f003 0302 	and.w	r3, r3, #2
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d00a      	beq.n	800abe0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	430a      	orrs	r2, r1
 800abde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abe4:	f003 0304 	and.w	r3, r3, #4
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d00a      	beq.n	800ac02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	430a      	orrs	r2, r1
 800ac00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac06:	f003 0308 	and.w	r3, r3, #8
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d00a      	beq.n	800ac24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	430a      	orrs	r2, r1
 800ac22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac28:	f003 0310 	and.w	r3, r3, #16
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00a      	beq.n	800ac46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	689b      	ldr	r3, [r3, #8]
 800ac36:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	430a      	orrs	r2, r1
 800ac44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac4a:	f003 0320 	and.w	r3, r3, #32
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00a      	beq.n	800ac68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	689b      	ldr	r3, [r3, #8]
 800ac58:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	430a      	orrs	r2, r1
 800ac66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d01a      	beq.n	800acaa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	430a      	orrs	r2, r1
 800ac88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ac92:	d10a      	bne.n	800acaa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	430a      	orrs	r2, r1
 800aca8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d00a      	beq.n	800accc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	430a      	orrs	r2, r1
 800acca:	605a      	str	r2, [r3, #4]
  }
}
 800accc:	bf00      	nop
 800acce:	370c      	adds	r7, #12
 800acd0:	46bd      	mov	sp, r7
 800acd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd6:	4770      	bx	lr

0800acd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b086      	sub	sp, #24
 800acdc:	af02      	add	r7, sp, #8
 800acde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2200      	movs	r2, #0
 800ace4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ace8:	f7f8 f9ac 	bl	8003044 <HAL_GetTick>
 800acec:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f003 0308 	and.w	r3, r3, #8
 800acf8:	2b08      	cmp	r3, #8
 800acfa:	d10e      	bne.n	800ad1a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800acfc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ad00:	9300      	str	r3, [sp, #0]
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 f82f 	bl	800ad6e <UART_WaitOnFlagUntilTimeout>
 800ad10:	4603      	mov	r3, r0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d001      	beq.n	800ad1a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad16:	2303      	movs	r3, #3
 800ad18:	e025      	b.n	800ad66 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f003 0304 	and.w	r3, r3, #4
 800ad24:	2b04      	cmp	r3, #4
 800ad26:	d10e      	bne.n	800ad46 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ad2c:	9300      	str	r3, [sp, #0]
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2200      	movs	r2, #0
 800ad32:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 f819 	bl	800ad6e <UART_WaitOnFlagUntilTimeout>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d001      	beq.n	800ad46 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad42:	2303      	movs	r3, #3
 800ad44:	e00f      	b.n	800ad66 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2220      	movs	r2, #32
 800ad4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2220      	movs	r2, #32
 800ad52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ad64:	2300      	movs	r3, #0
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3710      	adds	r7, #16
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}

0800ad6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad6e:	b580      	push	{r7, lr}
 800ad70:	b09c      	sub	sp, #112	; 0x70
 800ad72:	af00      	add	r7, sp, #0
 800ad74:	60f8      	str	r0, [r7, #12]
 800ad76:	60b9      	str	r1, [r7, #8]
 800ad78:	603b      	str	r3, [r7, #0]
 800ad7a:	4613      	mov	r3, r2
 800ad7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad7e:	e0a9      	b.n	800aed4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad86:	f000 80a5 	beq.w	800aed4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad8a:	f7f8 f95b 	bl	8003044 <HAL_GetTick>
 800ad8e:	4602      	mov	r2, r0
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	1ad3      	subs	r3, r2, r3
 800ad94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d302      	bcc.n	800ada0 <UART_WaitOnFlagUntilTimeout+0x32>
 800ad9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d140      	bne.n	800ae22 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ada8:	e853 3f00 	ldrex	r3, [r3]
 800adac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800adae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800adb0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800adb4:	667b      	str	r3, [r7, #100]	; 0x64
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	461a      	mov	r2, r3
 800adbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800adbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800adc0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800adc4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800adc6:	e841 2300 	strex	r3, r2, [r1]
 800adca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800adcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800adce:	2b00      	cmp	r3, #0
 800add0:	d1e6      	bne.n	800ada0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	3308      	adds	r3, #8
 800add8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800addc:	e853 3f00 	ldrex	r3, [r3]
 800ade0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ade2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ade4:	f023 0301 	bic.w	r3, r3, #1
 800ade8:	663b      	str	r3, [r7, #96]	; 0x60
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	3308      	adds	r3, #8
 800adf0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800adf2:	64ba      	str	r2, [r7, #72]	; 0x48
 800adf4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800adf8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800adfa:	e841 2300 	strex	r3, r2, [r1]
 800adfe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ae00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1e5      	bne.n	800add2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2220      	movs	r2, #32
 800ae0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2220      	movs	r2, #32
 800ae12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ae1e:	2303      	movs	r3, #3
 800ae20:	e069      	b.n	800aef6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f003 0304 	and.w	r3, r3, #4
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d051      	beq.n	800aed4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	69db      	ldr	r3, [r3, #28]
 800ae36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ae3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ae3e:	d149      	bne.n	800aed4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ae48:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae52:	e853 3f00 	ldrex	r3, [r3]
 800ae56:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ae58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae5a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ae5e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	461a      	mov	r2, r3
 800ae66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae68:	637b      	str	r3, [r7, #52]	; 0x34
 800ae6a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae6c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ae6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae70:	e841 2300 	strex	r3, r2, [r1]
 800ae74:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ae76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1e6      	bne.n	800ae4a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	3308      	adds	r3, #8
 800ae82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	e853 3f00 	ldrex	r3, [r3]
 800ae8a:	613b      	str	r3, [r7, #16]
   return(result);
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	f023 0301 	bic.w	r3, r3, #1
 800ae92:	66bb      	str	r3, [r7, #104]	; 0x68
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	3308      	adds	r3, #8
 800ae9a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ae9c:	623a      	str	r2, [r7, #32]
 800ae9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aea0:	69f9      	ldr	r1, [r7, #28]
 800aea2:	6a3a      	ldr	r2, [r7, #32]
 800aea4:	e841 2300 	strex	r3, r2, [r1]
 800aea8:	61bb      	str	r3, [r7, #24]
   return(result);
 800aeaa:	69bb      	ldr	r3, [r7, #24]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d1e5      	bne.n	800ae7c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	2220      	movs	r2, #32
 800aeb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2220      	movs	r2, #32
 800aebc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2220      	movs	r2, #32
 800aec4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2200      	movs	r2, #0
 800aecc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800aed0:	2303      	movs	r3, #3
 800aed2:	e010      	b.n	800aef6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	69da      	ldr	r2, [r3, #28]
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	4013      	ands	r3, r2
 800aede:	68ba      	ldr	r2, [r7, #8]
 800aee0:	429a      	cmp	r2, r3
 800aee2:	bf0c      	ite	eq
 800aee4:	2301      	moveq	r3, #1
 800aee6:	2300      	movne	r3, #0
 800aee8:	b2db      	uxtb	r3, r3
 800aeea:	461a      	mov	r2, r3
 800aeec:	79fb      	ldrb	r3, [r7, #7]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	f43f af46 	beq.w	800ad80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aef4:	2300      	movs	r3, #0
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3770      	adds	r7, #112	; 0x70
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}

0800aefe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aefe:	b480      	push	{r7}
 800af00:	b085      	sub	sp, #20
 800af02:	af00      	add	r7, sp, #0
 800af04:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af0c:	2b01      	cmp	r3, #1
 800af0e:	d101      	bne.n	800af14 <HAL_UARTEx_DisableFifoMode+0x16>
 800af10:	2302      	movs	r3, #2
 800af12:	e027      	b.n	800af64 <HAL_UARTEx_DisableFifoMode+0x66>
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2201      	movs	r2, #1
 800af18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2224      	movs	r2, #36	; 0x24
 800af20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	681a      	ldr	r2, [r3, #0]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f022 0201 	bic.w	r2, r2, #1
 800af3a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800af42:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2200      	movs	r2, #0
 800af48:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	68fa      	ldr	r2, [r7, #12]
 800af50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2220      	movs	r2, #32
 800af56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2200      	movs	r2, #0
 800af5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800af62:	2300      	movs	r3, #0
}
 800af64:	4618      	mov	r0, r3
 800af66:	3714      	adds	r7, #20
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr

0800af70 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b084      	sub	sp, #16
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af80:	2b01      	cmp	r3, #1
 800af82:	d101      	bne.n	800af88 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800af84:	2302      	movs	r3, #2
 800af86:	e02d      	b.n	800afe4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2201      	movs	r2, #1
 800af8c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2224      	movs	r2, #36	; 0x24
 800af94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	681a      	ldr	r2, [r3, #0]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f022 0201 	bic.w	r2, r2, #1
 800afae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	689b      	ldr	r3, [r3, #8]
 800afb6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	683a      	ldr	r2, [r7, #0]
 800afc0:	430a      	orrs	r2, r1
 800afc2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f000 f84f 	bl	800b068 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	68fa      	ldr	r2, [r7, #12]
 800afd0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2220      	movs	r2, #32
 800afd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800afe2:	2300      	movs	r3, #0
}
 800afe4:	4618      	mov	r0, r3
 800afe6:	3710      	adds	r7, #16
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}

0800afec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800affc:	2b01      	cmp	r3, #1
 800affe:	d101      	bne.n	800b004 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b000:	2302      	movs	r3, #2
 800b002:	e02d      	b.n	800b060 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2201      	movs	r2, #1
 800b008:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2224      	movs	r2, #36	; 0x24
 800b010:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	681a      	ldr	r2, [r3, #0]
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f022 0201 	bic.w	r2, r2, #1
 800b02a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	689b      	ldr	r3, [r3, #8]
 800b032:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	683a      	ldr	r2, [r7, #0]
 800b03c:	430a      	orrs	r2, r1
 800b03e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 f811 	bl	800b068 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	68fa      	ldr	r2, [r7, #12]
 800b04c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2220      	movs	r2, #32
 800b052:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2200      	movs	r2, #0
 800b05a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b05e:	2300      	movs	r3, #0
}
 800b060:	4618      	mov	r0, r3
 800b062:	3710      	adds	r7, #16
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b068:	b480      	push	{r7}
 800b06a:	b085      	sub	sp, #20
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b074:	2b00      	cmp	r3, #0
 800b076:	d108      	bne.n	800b08a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2201      	movs	r2, #1
 800b07c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2201      	movs	r2, #1
 800b084:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b088:	e031      	b.n	800b0ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b08a:	2310      	movs	r3, #16
 800b08c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b08e:	2310      	movs	r3, #16
 800b090:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	0e5b      	lsrs	r3, r3, #25
 800b09a:	b2db      	uxtb	r3, r3
 800b09c:	f003 0307 	and.w	r3, r3, #7
 800b0a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	689b      	ldr	r3, [r3, #8]
 800b0a8:	0f5b      	lsrs	r3, r3, #29
 800b0aa:	b2db      	uxtb	r3, r3
 800b0ac:	f003 0307 	and.w	r3, r3, #7
 800b0b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0b2:	7bbb      	ldrb	r3, [r7, #14]
 800b0b4:	7b3a      	ldrb	r2, [r7, #12]
 800b0b6:	4911      	ldr	r1, [pc, #68]	; (800b0fc <UARTEx_SetNbDataToProcess+0x94>)
 800b0b8:	5c8a      	ldrb	r2, [r1, r2]
 800b0ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b0be:	7b3a      	ldrb	r2, [r7, #12]
 800b0c0:	490f      	ldr	r1, [pc, #60]	; (800b100 <UARTEx_SetNbDataToProcess+0x98>)
 800b0c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0c4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0c8:	b29a      	uxth	r2, r3
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b0d0:	7bfb      	ldrb	r3, [r7, #15]
 800b0d2:	7b7a      	ldrb	r2, [r7, #13]
 800b0d4:	4909      	ldr	r1, [pc, #36]	; (800b0fc <UARTEx_SetNbDataToProcess+0x94>)
 800b0d6:	5c8a      	ldrb	r2, [r1, r2]
 800b0d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b0dc:	7b7a      	ldrb	r2, [r7, #13]
 800b0de:	4908      	ldr	r1, [pc, #32]	; (800b100 <UARTEx_SetNbDataToProcess+0x98>)
 800b0e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b0e2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0e6:	b29a      	uxth	r2, r3
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b0ee:	bf00      	nop
 800b0f0:	3714      	adds	r7, #20
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f8:	4770      	bx	lr
 800b0fa:	bf00      	nop
 800b0fc:	08010e1c 	.word	0x08010e1c
 800b100:	08010e24 	.word	0x08010e24

0800b104 <__errno>:
 800b104:	4b01      	ldr	r3, [pc, #4]	; (800b10c <__errno+0x8>)
 800b106:	6818      	ldr	r0, [r3, #0]
 800b108:	4770      	bx	lr
 800b10a:	bf00      	nop
 800b10c:	20000010 	.word	0x20000010

0800b110 <__libc_init_array>:
 800b110:	b570      	push	{r4, r5, r6, lr}
 800b112:	4d0d      	ldr	r5, [pc, #52]	; (800b148 <__libc_init_array+0x38>)
 800b114:	4c0d      	ldr	r4, [pc, #52]	; (800b14c <__libc_init_array+0x3c>)
 800b116:	1b64      	subs	r4, r4, r5
 800b118:	10a4      	asrs	r4, r4, #2
 800b11a:	2600      	movs	r6, #0
 800b11c:	42a6      	cmp	r6, r4
 800b11e:	d109      	bne.n	800b134 <__libc_init_array+0x24>
 800b120:	4d0b      	ldr	r5, [pc, #44]	; (800b150 <__libc_init_array+0x40>)
 800b122:	4c0c      	ldr	r4, [pc, #48]	; (800b154 <__libc_init_array+0x44>)
 800b124:	f004 fc16 	bl	800f954 <_init>
 800b128:	1b64      	subs	r4, r4, r5
 800b12a:	10a4      	asrs	r4, r4, #2
 800b12c:	2600      	movs	r6, #0
 800b12e:	42a6      	cmp	r6, r4
 800b130:	d105      	bne.n	800b13e <__libc_init_array+0x2e>
 800b132:	bd70      	pop	{r4, r5, r6, pc}
 800b134:	f855 3b04 	ldr.w	r3, [r5], #4
 800b138:	4798      	blx	r3
 800b13a:	3601      	adds	r6, #1
 800b13c:	e7ee      	b.n	800b11c <__libc_init_array+0xc>
 800b13e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b142:	4798      	blx	r3
 800b144:	3601      	adds	r6, #1
 800b146:	e7f2      	b.n	800b12e <__libc_init_array+0x1e>
 800b148:	080112e4 	.word	0x080112e4
 800b14c:	080112e4 	.word	0x080112e4
 800b150:	080112e4 	.word	0x080112e4
 800b154:	080112e8 	.word	0x080112e8

0800b158 <memset>:
 800b158:	4402      	add	r2, r0
 800b15a:	4603      	mov	r3, r0
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d100      	bne.n	800b162 <memset+0xa>
 800b160:	4770      	bx	lr
 800b162:	f803 1b01 	strb.w	r1, [r3], #1
 800b166:	e7f9      	b.n	800b15c <memset+0x4>

0800b168 <__cvt>:
 800b168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b16a:	ed2d 8b02 	vpush	{d8}
 800b16e:	eeb0 8b40 	vmov.f64	d8, d0
 800b172:	b085      	sub	sp, #20
 800b174:	4617      	mov	r7, r2
 800b176:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b178:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b17a:	ee18 2a90 	vmov	r2, s17
 800b17e:	f025 0520 	bic.w	r5, r5, #32
 800b182:	2a00      	cmp	r2, #0
 800b184:	bfb6      	itet	lt
 800b186:	222d      	movlt	r2, #45	; 0x2d
 800b188:	2200      	movge	r2, #0
 800b18a:	eeb1 8b40 	vneglt.f64	d8, d0
 800b18e:	2d46      	cmp	r5, #70	; 0x46
 800b190:	460c      	mov	r4, r1
 800b192:	701a      	strb	r2, [r3, #0]
 800b194:	d004      	beq.n	800b1a0 <__cvt+0x38>
 800b196:	2d45      	cmp	r5, #69	; 0x45
 800b198:	d100      	bne.n	800b19c <__cvt+0x34>
 800b19a:	3401      	adds	r4, #1
 800b19c:	2102      	movs	r1, #2
 800b19e:	e000      	b.n	800b1a2 <__cvt+0x3a>
 800b1a0:	2103      	movs	r1, #3
 800b1a2:	ab03      	add	r3, sp, #12
 800b1a4:	9301      	str	r3, [sp, #4]
 800b1a6:	ab02      	add	r3, sp, #8
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	4622      	mov	r2, r4
 800b1ac:	4633      	mov	r3, r6
 800b1ae:	eeb0 0b48 	vmov.f64	d0, d8
 800b1b2:	f001 fe7d 	bl	800ceb0 <_dtoa_r>
 800b1b6:	2d47      	cmp	r5, #71	; 0x47
 800b1b8:	d101      	bne.n	800b1be <__cvt+0x56>
 800b1ba:	07fb      	lsls	r3, r7, #31
 800b1bc:	d51a      	bpl.n	800b1f4 <__cvt+0x8c>
 800b1be:	2d46      	cmp	r5, #70	; 0x46
 800b1c0:	eb00 0204 	add.w	r2, r0, r4
 800b1c4:	d10c      	bne.n	800b1e0 <__cvt+0x78>
 800b1c6:	7803      	ldrb	r3, [r0, #0]
 800b1c8:	2b30      	cmp	r3, #48	; 0x30
 800b1ca:	d107      	bne.n	800b1dc <__cvt+0x74>
 800b1cc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b1d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1d4:	bf1c      	itt	ne
 800b1d6:	f1c4 0401 	rsbne	r4, r4, #1
 800b1da:	6034      	strne	r4, [r6, #0]
 800b1dc:	6833      	ldr	r3, [r6, #0]
 800b1de:	441a      	add	r2, r3
 800b1e0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b1e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1e8:	bf08      	it	eq
 800b1ea:	9203      	streq	r2, [sp, #12]
 800b1ec:	2130      	movs	r1, #48	; 0x30
 800b1ee:	9b03      	ldr	r3, [sp, #12]
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d307      	bcc.n	800b204 <__cvt+0x9c>
 800b1f4:	9b03      	ldr	r3, [sp, #12]
 800b1f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b1f8:	1a1b      	subs	r3, r3, r0
 800b1fa:	6013      	str	r3, [r2, #0]
 800b1fc:	b005      	add	sp, #20
 800b1fe:	ecbd 8b02 	vpop	{d8}
 800b202:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b204:	1c5c      	adds	r4, r3, #1
 800b206:	9403      	str	r4, [sp, #12]
 800b208:	7019      	strb	r1, [r3, #0]
 800b20a:	e7f0      	b.n	800b1ee <__cvt+0x86>

0800b20c <__exponent>:
 800b20c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b20e:	4603      	mov	r3, r0
 800b210:	2900      	cmp	r1, #0
 800b212:	bfb8      	it	lt
 800b214:	4249      	neglt	r1, r1
 800b216:	f803 2b02 	strb.w	r2, [r3], #2
 800b21a:	bfb4      	ite	lt
 800b21c:	222d      	movlt	r2, #45	; 0x2d
 800b21e:	222b      	movge	r2, #43	; 0x2b
 800b220:	2909      	cmp	r1, #9
 800b222:	7042      	strb	r2, [r0, #1]
 800b224:	dd2a      	ble.n	800b27c <__exponent+0x70>
 800b226:	f10d 0407 	add.w	r4, sp, #7
 800b22a:	46a4      	mov	ip, r4
 800b22c:	270a      	movs	r7, #10
 800b22e:	46a6      	mov	lr, r4
 800b230:	460a      	mov	r2, r1
 800b232:	fb91 f6f7 	sdiv	r6, r1, r7
 800b236:	fb07 1516 	mls	r5, r7, r6, r1
 800b23a:	3530      	adds	r5, #48	; 0x30
 800b23c:	2a63      	cmp	r2, #99	; 0x63
 800b23e:	f104 34ff 	add.w	r4, r4, #4294967295
 800b242:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b246:	4631      	mov	r1, r6
 800b248:	dcf1      	bgt.n	800b22e <__exponent+0x22>
 800b24a:	3130      	adds	r1, #48	; 0x30
 800b24c:	f1ae 0502 	sub.w	r5, lr, #2
 800b250:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b254:	1c44      	adds	r4, r0, #1
 800b256:	4629      	mov	r1, r5
 800b258:	4561      	cmp	r1, ip
 800b25a:	d30a      	bcc.n	800b272 <__exponent+0x66>
 800b25c:	f10d 0209 	add.w	r2, sp, #9
 800b260:	eba2 020e 	sub.w	r2, r2, lr
 800b264:	4565      	cmp	r5, ip
 800b266:	bf88      	it	hi
 800b268:	2200      	movhi	r2, #0
 800b26a:	4413      	add	r3, r2
 800b26c:	1a18      	subs	r0, r3, r0
 800b26e:	b003      	add	sp, #12
 800b270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b272:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b276:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b27a:	e7ed      	b.n	800b258 <__exponent+0x4c>
 800b27c:	2330      	movs	r3, #48	; 0x30
 800b27e:	3130      	adds	r1, #48	; 0x30
 800b280:	7083      	strb	r3, [r0, #2]
 800b282:	70c1      	strb	r1, [r0, #3]
 800b284:	1d03      	adds	r3, r0, #4
 800b286:	e7f1      	b.n	800b26c <__exponent+0x60>

0800b288 <_printf_float>:
 800b288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b28c:	b08b      	sub	sp, #44	; 0x2c
 800b28e:	460c      	mov	r4, r1
 800b290:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800b294:	4616      	mov	r6, r2
 800b296:	461f      	mov	r7, r3
 800b298:	4605      	mov	r5, r0
 800b29a:	f003 f89d 	bl	800e3d8 <_localeconv_r>
 800b29e:	f8d0 b000 	ldr.w	fp, [r0]
 800b2a2:	4658      	mov	r0, fp
 800b2a4:	f7f5 f81c 	bl	80002e0 <strlen>
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	9308      	str	r3, [sp, #32]
 800b2ac:	f8d8 3000 	ldr.w	r3, [r8]
 800b2b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b2b4:	6822      	ldr	r2, [r4, #0]
 800b2b6:	3307      	adds	r3, #7
 800b2b8:	f023 0307 	bic.w	r3, r3, #7
 800b2bc:	f103 0108 	add.w	r1, r3, #8
 800b2c0:	f8c8 1000 	str.w	r1, [r8]
 800b2c4:	4682      	mov	sl, r0
 800b2c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b2ca:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800b2ce:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800b530 <_printf_float+0x2a8>
 800b2d2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800b2d6:	eeb0 6bc0 	vabs.f64	d6, d0
 800b2da:	eeb4 6b47 	vcmp.f64	d6, d7
 800b2de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2e2:	dd24      	ble.n	800b32e <_printf_float+0xa6>
 800b2e4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b2e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2ec:	d502      	bpl.n	800b2f4 <_printf_float+0x6c>
 800b2ee:	232d      	movs	r3, #45	; 0x2d
 800b2f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2f4:	4b90      	ldr	r3, [pc, #576]	; (800b538 <_printf_float+0x2b0>)
 800b2f6:	4891      	ldr	r0, [pc, #580]	; (800b53c <_printf_float+0x2b4>)
 800b2f8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800b2fc:	bf94      	ite	ls
 800b2fe:	4698      	movls	r8, r3
 800b300:	4680      	movhi	r8, r0
 800b302:	2303      	movs	r3, #3
 800b304:	6123      	str	r3, [r4, #16]
 800b306:	f022 0204 	bic.w	r2, r2, #4
 800b30a:	2300      	movs	r3, #0
 800b30c:	6022      	str	r2, [r4, #0]
 800b30e:	9304      	str	r3, [sp, #16]
 800b310:	9700      	str	r7, [sp, #0]
 800b312:	4633      	mov	r3, r6
 800b314:	aa09      	add	r2, sp, #36	; 0x24
 800b316:	4621      	mov	r1, r4
 800b318:	4628      	mov	r0, r5
 800b31a:	f000 f9d3 	bl	800b6c4 <_printf_common>
 800b31e:	3001      	adds	r0, #1
 800b320:	f040 808a 	bne.w	800b438 <_printf_float+0x1b0>
 800b324:	f04f 30ff 	mov.w	r0, #4294967295
 800b328:	b00b      	add	sp, #44	; 0x2c
 800b32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b32e:	eeb4 0b40 	vcmp.f64	d0, d0
 800b332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b336:	d709      	bvc.n	800b34c <_printf_float+0xc4>
 800b338:	ee10 3a90 	vmov	r3, s1
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	bfbc      	itt	lt
 800b340:	232d      	movlt	r3, #45	; 0x2d
 800b342:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b346:	487e      	ldr	r0, [pc, #504]	; (800b540 <_printf_float+0x2b8>)
 800b348:	4b7e      	ldr	r3, [pc, #504]	; (800b544 <_printf_float+0x2bc>)
 800b34a:	e7d5      	b.n	800b2f8 <_printf_float+0x70>
 800b34c:	6863      	ldr	r3, [r4, #4]
 800b34e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800b352:	9104      	str	r1, [sp, #16]
 800b354:	1c59      	adds	r1, r3, #1
 800b356:	d13c      	bne.n	800b3d2 <_printf_float+0x14a>
 800b358:	2306      	movs	r3, #6
 800b35a:	6063      	str	r3, [r4, #4]
 800b35c:	2300      	movs	r3, #0
 800b35e:	9303      	str	r3, [sp, #12]
 800b360:	ab08      	add	r3, sp, #32
 800b362:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b366:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b36a:	ab07      	add	r3, sp, #28
 800b36c:	6861      	ldr	r1, [r4, #4]
 800b36e:	9300      	str	r3, [sp, #0]
 800b370:	6022      	str	r2, [r4, #0]
 800b372:	f10d 031b 	add.w	r3, sp, #27
 800b376:	4628      	mov	r0, r5
 800b378:	f7ff fef6 	bl	800b168 <__cvt>
 800b37c:	9b04      	ldr	r3, [sp, #16]
 800b37e:	9907      	ldr	r1, [sp, #28]
 800b380:	2b47      	cmp	r3, #71	; 0x47
 800b382:	4680      	mov	r8, r0
 800b384:	d108      	bne.n	800b398 <_printf_float+0x110>
 800b386:	1cc8      	adds	r0, r1, #3
 800b388:	db02      	blt.n	800b390 <_printf_float+0x108>
 800b38a:	6863      	ldr	r3, [r4, #4]
 800b38c:	4299      	cmp	r1, r3
 800b38e:	dd41      	ble.n	800b414 <_printf_float+0x18c>
 800b390:	f1a9 0902 	sub.w	r9, r9, #2
 800b394:	fa5f f989 	uxtb.w	r9, r9
 800b398:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b39c:	d820      	bhi.n	800b3e0 <_printf_float+0x158>
 800b39e:	3901      	subs	r1, #1
 800b3a0:	464a      	mov	r2, r9
 800b3a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b3a6:	9107      	str	r1, [sp, #28]
 800b3a8:	f7ff ff30 	bl	800b20c <__exponent>
 800b3ac:	9a08      	ldr	r2, [sp, #32]
 800b3ae:	9004      	str	r0, [sp, #16]
 800b3b0:	1813      	adds	r3, r2, r0
 800b3b2:	2a01      	cmp	r2, #1
 800b3b4:	6123      	str	r3, [r4, #16]
 800b3b6:	dc02      	bgt.n	800b3be <_printf_float+0x136>
 800b3b8:	6822      	ldr	r2, [r4, #0]
 800b3ba:	07d2      	lsls	r2, r2, #31
 800b3bc:	d501      	bpl.n	800b3c2 <_printf_float+0x13a>
 800b3be:	3301      	adds	r3, #1
 800b3c0:	6123      	str	r3, [r4, #16]
 800b3c2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d0a2      	beq.n	800b310 <_printf_float+0x88>
 800b3ca:	232d      	movs	r3, #45	; 0x2d
 800b3cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3d0:	e79e      	b.n	800b310 <_printf_float+0x88>
 800b3d2:	9904      	ldr	r1, [sp, #16]
 800b3d4:	2947      	cmp	r1, #71	; 0x47
 800b3d6:	d1c1      	bne.n	800b35c <_printf_float+0xd4>
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d1bf      	bne.n	800b35c <_printf_float+0xd4>
 800b3dc:	2301      	movs	r3, #1
 800b3de:	e7bc      	b.n	800b35a <_printf_float+0xd2>
 800b3e0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800b3e4:	d118      	bne.n	800b418 <_printf_float+0x190>
 800b3e6:	2900      	cmp	r1, #0
 800b3e8:	6863      	ldr	r3, [r4, #4]
 800b3ea:	dd0b      	ble.n	800b404 <_printf_float+0x17c>
 800b3ec:	6121      	str	r1, [r4, #16]
 800b3ee:	b913      	cbnz	r3, 800b3f6 <_printf_float+0x16e>
 800b3f0:	6822      	ldr	r2, [r4, #0]
 800b3f2:	07d0      	lsls	r0, r2, #31
 800b3f4:	d502      	bpl.n	800b3fc <_printf_float+0x174>
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	440b      	add	r3, r1
 800b3fa:	6123      	str	r3, [r4, #16]
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	65a1      	str	r1, [r4, #88]	; 0x58
 800b400:	9304      	str	r3, [sp, #16]
 800b402:	e7de      	b.n	800b3c2 <_printf_float+0x13a>
 800b404:	b913      	cbnz	r3, 800b40c <_printf_float+0x184>
 800b406:	6822      	ldr	r2, [r4, #0]
 800b408:	07d2      	lsls	r2, r2, #31
 800b40a:	d501      	bpl.n	800b410 <_printf_float+0x188>
 800b40c:	3302      	adds	r3, #2
 800b40e:	e7f4      	b.n	800b3fa <_printf_float+0x172>
 800b410:	2301      	movs	r3, #1
 800b412:	e7f2      	b.n	800b3fa <_printf_float+0x172>
 800b414:	f04f 0967 	mov.w	r9, #103	; 0x67
 800b418:	9b08      	ldr	r3, [sp, #32]
 800b41a:	4299      	cmp	r1, r3
 800b41c:	db05      	blt.n	800b42a <_printf_float+0x1a2>
 800b41e:	6823      	ldr	r3, [r4, #0]
 800b420:	6121      	str	r1, [r4, #16]
 800b422:	07d8      	lsls	r0, r3, #31
 800b424:	d5ea      	bpl.n	800b3fc <_printf_float+0x174>
 800b426:	1c4b      	adds	r3, r1, #1
 800b428:	e7e7      	b.n	800b3fa <_printf_float+0x172>
 800b42a:	2900      	cmp	r1, #0
 800b42c:	bfd4      	ite	le
 800b42e:	f1c1 0202 	rsble	r2, r1, #2
 800b432:	2201      	movgt	r2, #1
 800b434:	4413      	add	r3, r2
 800b436:	e7e0      	b.n	800b3fa <_printf_float+0x172>
 800b438:	6823      	ldr	r3, [r4, #0]
 800b43a:	055a      	lsls	r2, r3, #21
 800b43c:	d407      	bmi.n	800b44e <_printf_float+0x1c6>
 800b43e:	6923      	ldr	r3, [r4, #16]
 800b440:	4642      	mov	r2, r8
 800b442:	4631      	mov	r1, r6
 800b444:	4628      	mov	r0, r5
 800b446:	47b8      	blx	r7
 800b448:	3001      	adds	r0, #1
 800b44a:	d12a      	bne.n	800b4a2 <_printf_float+0x21a>
 800b44c:	e76a      	b.n	800b324 <_printf_float+0x9c>
 800b44e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b452:	f240 80e2 	bls.w	800b61a <_printf_float+0x392>
 800b456:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b45a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b45e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b462:	d133      	bne.n	800b4cc <_printf_float+0x244>
 800b464:	4a38      	ldr	r2, [pc, #224]	; (800b548 <_printf_float+0x2c0>)
 800b466:	2301      	movs	r3, #1
 800b468:	4631      	mov	r1, r6
 800b46a:	4628      	mov	r0, r5
 800b46c:	47b8      	blx	r7
 800b46e:	3001      	adds	r0, #1
 800b470:	f43f af58 	beq.w	800b324 <_printf_float+0x9c>
 800b474:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b478:	429a      	cmp	r2, r3
 800b47a:	db02      	blt.n	800b482 <_printf_float+0x1fa>
 800b47c:	6823      	ldr	r3, [r4, #0]
 800b47e:	07d8      	lsls	r0, r3, #31
 800b480:	d50f      	bpl.n	800b4a2 <_printf_float+0x21a>
 800b482:	4653      	mov	r3, sl
 800b484:	465a      	mov	r2, fp
 800b486:	4631      	mov	r1, r6
 800b488:	4628      	mov	r0, r5
 800b48a:	47b8      	blx	r7
 800b48c:	3001      	adds	r0, #1
 800b48e:	f43f af49 	beq.w	800b324 <_printf_float+0x9c>
 800b492:	f04f 0800 	mov.w	r8, #0
 800b496:	f104 091a 	add.w	r9, r4, #26
 800b49a:	9b08      	ldr	r3, [sp, #32]
 800b49c:	3b01      	subs	r3, #1
 800b49e:	4543      	cmp	r3, r8
 800b4a0:	dc09      	bgt.n	800b4b6 <_printf_float+0x22e>
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	079b      	lsls	r3, r3, #30
 800b4a6:	f100 8108 	bmi.w	800b6ba <_printf_float+0x432>
 800b4aa:	68e0      	ldr	r0, [r4, #12]
 800b4ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4ae:	4298      	cmp	r0, r3
 800b4b0:	bfb8      	it	lt
 800b4b2:	4618      	movlt	r0, r3
 800b4b4:	e738      	b.n	800b328 <_printf_float+0xa0>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	464a      	mov	r2, r9
 800b4ba:	4631      	mov	r1, r6
 800b4bc:	4628      	mov	r0, r5
 800b4be:	47b8      	blx	r7
 800b4c0:	3001      	adds	r0, #1
 800b4c2:	f43f af2f 	beq.w	800b324 <_printf_float+0x9c>
 800b4c6:	f108 0801 	add.w	r8, r8, #1
 800b4ca:	e7e6      	b.n	800b49a <_printf_float+0x212>
 800b4cc:	9b07      	ldr	r3, [sp, #28]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	dc3c      	bgt.n	800b54c <_printf_float+0x2c4>
 800b4d2:	4a1d      	ldr	r2, [pc, #116]	; (800b548 <_printf_float+0x2c0>)
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	4631      	mov	r1, r6
 800b4d8:	4628      	mov	r0, r5
 800b4da:	47b8      	blx	r7
 800b4dc:	3001      	adds	r0, #1
 800b4de:	f43f af21 	beq.w	800b324 <_printf_float+0x9c>
 800b4e2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	d102      	bne.n	800b4f0 <_printf_float+0x268>
 800b4ea:	6823      	ldr	r3, [r4, #0]
 800b4ec:	07d9      	lsls	r1, r3, #31
 800b4ee:	d5d8      	bpl.n	800b4a2 <_printf_float+0x21a>
 800b4f0:	4653      	mov	r3, sl
 800b4f2:	465a      	mov	r2, fp
 800b4f4:	4631      	mov	r1, r6
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	47b8      	blx	r7
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	f43f af12 	beq.w	800b324 <_printf_float+0x9c>
 800b500:	f04f 0900 	mov.w	r9, #0
 800b504:	f104 0a1a 	add.w	sl, r4, #26
 800b508:	9b07      	ldr	r3, [sp, #28]
 800b50a:	425b      	negs	r3, r3
 800b50c:	454b      	cmp	r3, r9
 800b50e:	dc01      	bgt.n	800b514 <_printf_float+0x28c>
 800b510:	9b08      	ldr	r3, [sp, #32]
 800b512:	e795      	b.n	800b440 <_printf_float+0x1b8>
 800b514:	2301      	movs	r3, #1
 800b516:	4652      	mov	r2, sl
 800b518:	4631      	mov	r1, r6
 800b51a:	4628      	mov	r0, r5
 800b51c:	47b8      	blx	r7
 800b51e:	3001      	adds	r0, #1
 800b520:	f43f af00 	beq.w	800b324 <_printf_float+0x9c>
 800b524:	f109 0901 	add.w	r9, r9, #1
 800b528:	e7ee      	b.n	800b508 <_printf_float+0x280>
 800b52a:	bf00      	nop
 800b52c:	f3af 8000 	nop.w
 800b530:	ffffffff 	.word	0xffffffff
 800b534:	7fefffff 	.word	0x7fefffff
 800b538:	08010e30 	.word	0x08010e30
 800b53c:	08010e34 	.word	0x08010e34
 800b540:	08010e3c 	.word	0x08010e3c
 800b544:	08010e38 	.word	0x08010e38
 800b548:	08010e40 	.word	0x08010e40
 800b54c:	9a08      	ldr	r2, [sp, #32]
 800b54e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b550:	429a      	cmp	r2, r3
 800b552:	bfa8      	it	ge
 800b554:	461a      	movge	r2, r3
 800b556:	2a00      	cmp	r2, #0
 800b558:	4691      	mov	r9, r2
 800b55a:	dc38      	bgt.n	800b5ce <_printf_float+0x346>
 800b55c:	2300      	movs	r3, #0
 800b55e:	9305      	str	r3, [sp, #20]
 800b560:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b564:	f104 021a 	add.w	r2, r4, #26
 800b568:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b56a:	9905      	ldr	r1, [sp, #20]
 800b56c:	9304      	str	r3, [sp, #16]
 800b56e:	eba3 0309 	sub.w	r3, r3, r9
 800b572:	428b      	cmp	r3, r1
 800b574:	dc33      	bgt.n	800b5de <_printf_float+0x356>
 800b576:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b57a:	429a      	cmp	r2, r3
 800b57c:	db3c      	blt.n	800b5f8 <_printf_float+0x370>
 800b57e:	6823      	ldr	r3, [r4, #0]
 800b580:	07da      	lsls	r2, r3, #31
 800b582:	d439      	bmi.n	800b5f8 <_printf_float+0x370>
 800b584:	9b08      	ldr	r3, [sp, #32]
 800b586:	9a04      	ldr	r2, [sp, #16]
 800b588:	9907      	ldr	r1, [sp, #28]
 800b58a:	1a9a      	subs	r2, r3, r2
 800b58c:	eba3 0901 	sub.w	r9, r3, r1
 800b590:	4591      	cmp	r9, r2
 800b592:	bfa8      	it	ge
 800b594:	4691      	movge	r9, r2
 800b596:	f1b9 0f00 	cmp.w	r9, #0
 800b59a:	dc35      	bgt.n	800b608 <_printf_float+0x380>
 800b59c:	f04f 0800 	mov.w	r8, #0
 800b5a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5a4:	f104 0a1a 	add.w	sl, r4, #26
 800b5a8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b5ac:	1a9b      	subs	r3, r3, r2
 800b5ae:	eba3 0309 	sub.w	r3, r3, r9
 800b5b2:	4543      	cmp	r3, r8
 800b5b4:	f77f af75 	ble.w	800b4a2 <_printf_float+0x21a>
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	4652      	mov	r2, sl
 800b5bc:	4631      	mov	r1, r6
 800b5be:	4628      	mov	r0, r5
 800b5c0:	47b8      	blx	r7
 800b5c2:	3001      	adds	r0, #1
 800b5c4:	f43f aeae 	beq.w	800b324 <_printf_float+0x9c>
 800b5c8:	f108 0801 	add.w	r8, r8, #1
 800b5cc:	e7ec      	b.n	800b5a8 <_printf_float+0x320>
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	4631      	mov	r1, r6
 800b5d2:	4642      	mov	r2, r8
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	47b8      	blx	r7
 800b5d8:	3001      	adds	r0, #1
 800b5da:	d1bf      	bne.n	800b55c <_printf_float+0x2d4>
 800b5dc:	e6a2      	b.n	800b324 <_printf_float+0x9c>
 800b5de:	2301      	movs	r3, #1
 800b5e0:	4631      	mov	r1, r6
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	9204      	str	r2, [sp, #16]
 800b5e6:	47b8      	blx	r7
 800b5e8:	3001      	adds	r0, #1
 800b5ea:	f43f ae9b 	beq.w	800b324 <_printf_float+0x9c>
 800b5ee:	9b05      	ldr	r3, [sp, #20]
 800b5f0:	9a04      	ldr	r2, [sp, #16]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	9305      	str	r3, [sp, #20]
 800b5f6:	e7b7      	b.n	800b568 <_printf_float+0x2e0>
 800b5f8:	4653      	mov	r3, sl
 800b5fa:	465a      	mov	r2, fp
 800b5fc:	4631      	mov	r1, r6
 800b5fe:	4628      	mov	r0, r5
 800b600:	47b8      	blx	r7
 800b602:	3001      	adds	r0, #1
 800b604:	d1be      	bne.n	800b584 <_printf_float+0x2fc>
 800b606:	e68d      	b.n	800b324 <_printf_float+0x9c>
 800b608:	9a04      	ldr	r2, [sp, #16]
 800b60a:	464b      	mov	r3, r9
 800b60c:	4442      	add	r2, r8
 800b60e:	4631      	mov	r1, r6
 800b610:	4628      	mov	r0, r5
 800b612:	47b8      	blx	r7
 800b614:	3001      	adds	r0, #1
 800b616:	d1c1      	bne.n	800b59c <_printf_float+0x314>
 800b618:	e684      	b.n	800b324 <_printf_float+0x9c>
 800b61a:	9a08      	ldr	r2, [sp, #32]
 800b61c:	2a01      	cmp	r2, #1
 800b61e:	dc01      	bgt.n	800b624 <_printf_float+0x39c>
 800b620:	07db      	lsls	r3, r3, #31
 800b622:	d537      	bpl.n	800b694 <_printf_float+0x40c>
 800b624:	2301      	movs	r3, #1
 800b626:	4642      	mov	r2, r8
 800b628:	4631      	mov	r1, r6
 800b62a:	4628      	mov	r0, r5
 800b62c:	47b8      	blx	r7
 800b62e:	3001      	adds	r0, #1
 800b630:	f43f ae78 	beq.w	800b324 <_printf_float+0x9c>
 800b634:	4653      	mov	r3, sl
 800b636:	465a      	mov	r2, fp
 800b638:	4631      	mov	r1, r6
 800b63a:	4628      	mov	r0, r5
 800b63c:	47b8      	blx	r7
 800b63e:	3001      	adds	r0, #1
 800b640:	f43f ae70 	beq.w	800b324 <_printf_float+0x9c>
 800b644:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b648:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b64c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b650:	d01b      	beq.n	800b68a <_printf_float+0x402>
 800b652:	9b08      	ldr	r3, [sp, #32]
 800b654:	f108 0201 	add.w	r2, r8, #1
 800b658:	3b01      	subs	r3, #1
 800b65a:	4631      	mov	r1, r6
 800b65c:	4628      	mov	r0, r5
 800b65e:	47b8      	blx	r7
 800b660:	3001      	adds	r0, #1
 800b662:	d10e      	bne.n	800b682 <_printf_float+0x3fa>
 800b664:	e65e      	b.n	800b324 <_printf_float+0x9c>
 800b666:	2301      	movs	r3, #1
 800b668:	464a      	mov	r2, r9
 800b66a:	4631      	mov	r1, r6
 800b66c:	4628      	mov	r0, r5
 800b66e:	47b8      	blx	r7
 800b670:	3001      	adds	r0, #1
 800b672:	f43f ae57 	beq.w	800b324 <_printf_float+0x9c>
 800b676:	f108 0801 	add.w	r8, r8, #1
 800b67a:	9b08      	ldr	r3, [sp, #32]
 800b67c:	3b01      	subs	r3, #1
 800b67e:	4543      	cmp	r3, r8
 800b680:	dcf1      	bgt.n	800b666 <_printf_float+0x3de>
 800b682:	9b04      	ldr	r3, [sp, #16]
 800b684:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b688:	e6db      	b.n	800b442 <_printf_float+0x1ba>
 800b68a:	f04f 0800 	mov.w	r8, #0
 800b68e:	f104 091a 	add.w	r9, r4, #26
 800b692:	e7f2      	b.n	800b67a <_printf_float+0x3f2>
 800b694:	2301      	movs	r3, #1
 800b696:	4642      	mov	r2, r8
 800b698:	e7df      	b.n	800b65a <_printf_float+0x3d2>
 800b69a:	2301      	movs	r3, #1
 800b69c:	464a      	mov	r2, r9
 800b69e:	4631      	mov	r1, r6
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	47b8      	blx	r7
 800b6a4:	3001      	adds	r0, #1
 800b6a6:	f43f ae3d 	beq.w	800b324 <_printf_float+0x9c>
 800b6aa:	f108 0801 	add.w	r8, r8, #1
 800b6ae:	68e3      	ldr	r3, [r4, #12]
 800b6b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6b2:	1a5b      	subs	r3, r3, r1
 800b6b4:	4543      	cmp	r3, r8
 800b6b6:	dcf0      	bgt.n	800b69a <_printf_float+0x412>
 800b6b8:	e6f7      	b.n	800b4aa <_printf_float+0x222>
 800b6ba:	f04f 0800 	mov.w	r8, #0
 800b6be:	f104 0919 	add.w	r9, r4, #25
 800b6c2:	e7f4      	b.n	800b6ae <_printf_float+0x426>

0800b6c4 <_printf_common>:
 800b6c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6c8:	4616      	mov	r6, r2
 800b6ca:	4699      	mov	r9, r3
 800b6cc:	688a      	ldr	r2, [r1, #8]
 800b6ce:	690b      	ldr	r3, [r1, #16]
 800b6d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	bfb8      	it	lt
 800b6d8:	4613      	movlt	r3, r2
 800b6da:	6033      	str	r3, [r6, #0]
 800b6dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b6e0:	4607      	mov	r7, r0
 800b6e2:	460c      	mov	r4, r1
 800b6e4:	b10a      	cbz	r2, 800b6ea <_printf_common+0x26>
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	6033      	str	r3, [r6, #0]
 800b6ea:	6823      	ldr	r3, [r4, #0]
 800b6ec:	0699      	lsls	r1, r3, #26
 800b6ee:	bf42      	ittt	mi
 800b6f0:	6833      	ldrmi	r3, [r6, #0]
 800b6f2:	3302      	addmi	r3, #2
 800b6f4:	6033      	strmi	r3, [r6, #0]
 800b6f6:	6825      	ldr	r5, [r4, #0]
 800b6f8:	f015 0506 	ands.w	r5, r5, #6
 800b6fc:	d106      	bne.n	800b70c <_printf_common+0x48>
 800b6fe:	f104 0a19 	add.w	sl, r4, #25
 800b702:	68e3      	ldr	r3, [r4, #12]
 800b704:	6832      	ldr	r2, [r6, #0]
 800b706:	1a9b      	subs	r3, r3, r2
 800b708:	42ab      	cmp	r3, r5
 800b70a:	dc26      	bgt.n	800b75a <_printf_common+0x96>
 800b70c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b710:	1e13      	subs	r3, r2, #0
 800b712:	6822      	ldr	r2, [r4, #0]
 800b714:	bf18      	it	ne
 800b716:	2301      	movne	r3, #1
 800b718:	0692      	lsls	r2, r2, #26
 800b71a:	d42b      	bmi.n	800b774 <_printf_common+0xb0>
 800b71c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b720:	4649      	mov	r1, r9
 800b722:	4638      	mov	r0, r7
 800b724:	47c0      	blx	r8
 800b726:	3001      	adds	r0, #1
 800b728:	d01e      	beq.n	800b768 <_printf_common+0xa4>
 800b72a:	6823      	ldr	r3, [r4, #0]
 800b72c:	68e5      	ldr	r5, [r4, #12]
 800b72e:	6832      	ldr	r2, [r6, #0]
 800b730:	f003 0306 	and.w	r3, r3, #6
 800b734:	2b04      	cmp	r3, #4
 800b736:	bf08      	it	eq
 800b738:	1aad      	subeq	r5, r5, r2
 800b73a:	68a3      	ldr	r3, [r4, #8]
 800b73c:	6922      	ldr	r2, [r4, #16]
 800b73e:	bf0c      	ite	eq
 800b740:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b744:	2500      	movne	r5, #0
 800b746:	4293      	cmp	r3, r2
 800b748:	bfc4      	itt	gt
 800b74a:	1a9b      	subgt	r3, r3, r2
 800b74c:	18ed      	addgt	r5, r5, r3
 800b74e:	2600      	movs	r6, #0
 800b750:	341a      	adds	r4, #26
 800b752:	42b5      	cmp	r5, r6
 800b754:	d11a      	bne.n	800b78c <_printf_common+0xc8>
 800b756:	2000      	movs	r0, #0
 800b758:	e008      	b.n	800b76c <_printf_common+0xa8>
 800b75a:	2301      	movs	r3, #1
 800b75c:	4652      	mov	r2, sl
 800b75e:	4649      	mov	r1, r9
 800b760:	4638      	mov	r0, r7
 800b762:	47c0      	blx	r8
 800b764:	3001      	adds	r0, #1
 800b766:	d103      	bne.n	800b770 <_printf_common+0xac>
 800b768:	f04f 30ff 	mov.w	r0, #4294967295
 800b76c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b770:	3501      	adds	r5, #1
 800b772:	e7c6      	b.n	800b702 <_printf_common+0x3e>
 800b774:	18e1      	adds	r1, r4, r3
 800b776:	1c5a      	adds	r2, r3, #1
 800b778:	2030      	movs	r0, #48	; 0x30
 800b77a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b77e:	4422      	add	r2, r4
 800b780:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b784:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b788:	3302      	adds	r3, #2
 800b78a:	e7c7      	b.n	800b71c <_printf_common+0x58>
 800b78c:	2301      	movs	r3, #1
 800b78e:	4622      	mov	r2, r4
 800b790:	4649      	mov	r1, r9
 800b792:	4638      	mov	r0, r7
 800b794:	47c0      	blx	r8
 800b796:	3001      	adds	r0, #1
 800b798:	d0e6      	beq.n	800b768 <_printf_common+0xa4>
 800b79a:	3601      	adds	r6, #1
 800b79c:	e7d9      	b.n	800b752 <_printf_common+0x8e>
	...

0800b7a0 <_printf_i>:
 800b7a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7a4:	7e0f      	ldrb	r7, [r1, #24]
 800b7a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b7a8:	2f78      	cmp	r7, #120	; 0x78
 800b7aa:	4691      	mov	r9, r2
 800b7ac:	4680      	mov	r8, r0
 800b7ae:	460c      	mov	r4, r1
 800b7b0:	469a      	mov	sl, r3
 800b7b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b7b6:	d807      	bhi.n	800b7c8 <_printf_i+0x28>
 800b7b8:	2f62      	cmp	r7, #98	; 0x62
 800b7ba:	d80a      	bhi.n	800b7d2 <_printf_i+0x32>
 800b7bc:	2f00      	cmp	r7, #0
 800b7be:	f000 80d8 	beq.w	800b972 <_printf_i+0x1d2>
 800b7c2:	2f58      	cmp	r7, #88	; 0x58
 800b7c4:	f000 80a3 	beq.w	800b90e <_printf_i+0x16e>
 800b7c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b7d0:	e03a      	b.n	800b848 <_printf_i+0xa8>
 800b7d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b7d6:	2b15      	cmp	r3, #21
 800b7d8:	d8f6      	bhi.n	800b7c8 <_printf_i+0x28>
 800b7da:	a101      	add	r1, pc, #4	; (adr r1, 800b7e0 <_printf_i+0x40>)
 800b7dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b7e0:	0800b839 	.word	0x0800b839
 800b7e4:	0800b84d 	.word	0x0800b84d
 800b7e8:	0800b7c9 	.word	0x0800b7c9
 800b7ec:	0800b7c9 	.word	0x0800b7c9
 800b7f0:	0800b7c9 	.word	0x0800b7c9
 800b7f4:	0800b7c9 	.word	0x0800b7c9
 800b7f8:	0800b84d 	.word	0x0800b84d
 800b7fc:	0800b7c9 	.word	0x0800b7c9
 800b800:	0800b7c9 	.word	0x0800b7c9
 800b804:	0800b7c9 	.word	0x0800b7c9
 800b808:	0800b7c9 	.word	0x0800b7c9
 800b80c:	0800b959 	.word	0x0800b959
 800b810:	0800b87d 	.word	0x0800b87d
 800b814:	0800b93b 	.word	0x0800b93b
 800b818:	0800b7c9 	.word	0x0800b7c9
 800b81c:	0800b7c9 	.word	0x0800b7c9
 800b820:	0800b97b 	.word	0x0800b97b
 800b824:	0800b7c9 	.word	0x0800b7c9
 800b828:	0800b87d 	.word	0x0800b87d
 800b82c:	0800b7c9 	.word	0x0800b7c9
 800b830:	0800b7c9 	.word	0x0800b7c9
 800b834:	0800b943 	.word	0x0800b943
 800b838:	682b      	ldr	r3, [r5, #0]
 800b83a:	1d1a      	adds	r2, r3, #4
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	602a      	str	r2, [r5, #0]
 800b840:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b844:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b848:	2301      	movs	r3, #1
 800b84a:	e0a3      	b.n	800b994 <_printf_i+0x1f4>
 800b84c:	6820      	ldr	r0, [r4, #0]
 800b84e:	6829      	ldr	r1, [r5, #0]
 800b850:	0606      	lsls	r6, r0, #24
 800b852:	f101 0304 	add.w	r3, r1, #4
 800b856:	d50a      	bpl.n	800b86e <_printf_i+0xce>
 800b858:	680e      	ldr	r6, [r1, #0]
 800b85a:	602b      	str	r3, [r5, #0]
 800b85c:	2e00      	cmp	r6, #0
 800b85e:	da03      	bge.n	800b868 <_printf_i+0xc8>
 800b860:	232d      	movs	r3, #45	; 0x2d
 800b862:	4276      	negs	r6, r6
 800b864:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b868:	485e      	ldr	r0, [pc, #376]	; (800b9e4 <_printf_i+0x244>)
 800b86a:	230a      	movs	r3, #10
 800b86c:	e019      	b.n	800b8a2 <_printf_i+0x102>
 800b86e:	680e      	ldr	r6, [r1, #0]
 800b870:	602b      	str	r3, [r5, #0]
 800b872:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b876:	bf18      	it	ne
 800b878:	b236      	sxthne	r6, r6
 800b87a:	e7ef      	b.n	800b85c <_printf_i+0xbc>
 800b87c:	682b      	ldr	r3, [r5, #0]
 800b87e:	6820      	ldr	r0, [r4, #0]
 800b880:	1d19      	adds	r1, r3, #4
 800b882:	6029      	str	r1, [r5, #0]
 800b884:	0601      	lsls	r1, r0, #24
 800b886:	d501      	bpl.n	800b88c <_printf_i+0xec>
 800b888:	681e      	ldr	r6, [r3, #0]
 800b88a:	e002      	b.n	800b892 <_printf_i+0xf2>
 800b88c:	0646      	lsls	r6, r0, #25
 800b88e:	d5fb      	bpl.n	800b888 <_printf_i+0xe8>
 800b890:	881e      	ldrh	r6, [r3, #0]
 800b892:	4854      	ldr	r0, [pc, #336]	; (800b9e4 <_printf_i+0x244>)
 800b894:	2f6f      	cmp	r7, #111	; 0x6f
 800b896:	bf0c      	ite	eq
 800b898:	2308      	moveq	r3, #8
 800b89a:	230a      	movne	r3, #10
 800b89c:	2100      	movs	r1, #0
 800b89e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b8a2:	6865      	ldr	r5, [r4, #4]
 800b8a4:	60a5      	str	r5, [r4, #8]
 800b8a6:	2d00      	cmp	r5, #0
 800b8a8:	bfa2      	ittt	ge
 800b8aa:	6821      	ldrge	r1, [r4, #0]
 800b8ac:	f021 0104 	bicge.w	r1, r1, #4
 800b8b0:	6021      	strge	r1, [r4, #0]
 800b8b2:	b90e      	cbnz	r6, 800b8b8 <_printf_i+0x118>
 800b8b4:	2d00      	cmp	r5, #0
 800b8b6:	d04d      	beq.n	800b954 <_printf_i+0x1b4>
 800b8b8:	4615      	mov	r5, r2
 800b8ba:	fbb6 f1f3 	udiv	r1, r6, r3
 800b8be:	fb03 6711 	mls	r7, r3, r1, r6
 800b8c2:	5dc7      	ldrb	r7, [r0, r7]
 800b8c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b8c8:	4637      	mov	r7, r6
 800b8ca:	42bb      	cmp	r3, r7
 800b8cc:	460e      	mov	r6, r1
 800b8ce:	d9f4      	bls.n	800b8ba <_printf_i+0x11a>
 800b8d0:	2b08      	cmp	r3, #8
 800b8d2:	d10b      	bne.n	800b8ec <_printf_i+0x14c>
 800b8d4:	6823      	ldr	r3, [r4, #0]
 800b8d6:	07de      	lsls	r6, r3, #31
 800b8d8:	d508      	bpl.n	800b8ec <_printf_i+0x14c>
 800b8da:	6923      	ldr	r3, [r4, #16]
 800b8dc:	6861      	ldr	r1, [r4, #4]
 800b8de:	4299      	cmp	r1, r3
 800b8e0:	bfde      	ittt	le
 800b8e2:	2330      	movle	r3, #48	; 0x30
 800b8e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b8e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b8ec:	1b52      	subs	r2, r2, r5
 800b8ee:	6122      	str	r2, [r4, #16]
 800b8f0:	f8cd a000 	str.w	sl, [sp]
 800b8f4:	464b      	mov	r3, r9
 800b8f6:	aa03      	add	r2, sp, #12
 800b8f8:	4621      	mov	r1, r4
 800b8fa:	4640      	mov	r0, r8
 800b8fc:	f7ff fee2 	bl	800b6c4 <_printf_common>
 800b900:	3001      	adds	r0, #1
 800b902:	d14c      	bne.n	800b99e <_printf_i+0x1fe>
 800b904:	f04f 30ff 	mov.w	r0, #4294967295
 800b908:	b004      	add	sp, #16
 800b90a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b90e:	4835      	ldr	r0, [pc, #212]	; (800b9e4 <_printf_i+0x244>)
 800b910:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b914:	6829      	ldr	r1, [r5, #0]
 800b916:	6823      	ldr	r3, [r4, #0]
 800b918:	f851 6b04 	ldr.w	r6, [r1], #4
 800b91c:	6029      	str	r1, [r5, #0]
 800b91e:	061d      	lsls	r5, r3, #24
 800b920:	d514      	bpl.n	800b94c <_printf_i+0x1ac>
 800b922:	07df      	lsls	r7, r3, #31
 800b924:	bf44      	itt	mi
 800b926:	f043 0320 	orrmi.w	r3, r3, #32
 800b92a:	6023      	strmi	r3, [r4, #0]
 800b92c:	b91e      	cbnz	r6, 800b936 <_printf_i+0x196>
 800b92e:	6823      	ldr	r3, [r4, #0]
 800b930:	f023 0320 	bic.w	r3, r3, #32
 800b934:	6023      	str	r3, [r4, #0]
 800b936:	2310      	movs	r3, #16
 800b938:	e7b0      	b.n	800b89c <_printf_i+0xfc>
 800b93a:	6823      	ldr	r3, [r4, #0]
 800b93c:	f043 0320 	orr.w	r3, r3, #32
 800b940:	6023      	str	r3, [r4, #0]
 800b942:	2378      	movs	r3, #120	; 0x78
 800b944:	4828      	ldr	r0, [pc, #160]	; (800b9e8 <_printf_i+0x248>)
 800b946:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b94a:	e7e3      	b.n	800b914 <_printf_i+0x174>
 800b94c:	0659      	lsls	r1, r3, #25
 800b94e:	bf48      	it	mi
 800b950:	b2b6      	uxthmi	r6, r6
 800b952:	e7e6      	b.n	800b922 <_printf_i+0x182>
 800b954:	4615      	mov	r5, r2
 800b956:	e7bb      	b.n	800b8d0 <_printf_i+0x130>
 800b958:	682b      	ldr	r3, [r5, #0]
 800b95a:	6826      	ldr	r6, [r4, #0]
 800b95c:	6961      	ldr	r1, [r4, #20]
 800b95e:	1d18      	adds	r0, r3, #4
 800b960:	6028      	str	r0, [r5, #0]
 800b962:	0635      	lsls	r5, r6, #24
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	d501      	bpl.n	800b96c <_printf_i+0x1cc>
 800b968:	6019      	str	r1, [r3, #0]
 800b96a:	e002      	b.n	800b972 <_printf_i+0x1d2>
 800b96c:	0670      	lsls	r0, r6, #25
 800b96e:	d5fb      	bpl.n	800b968 <_printf_i+0x1c8>
 800b970:	8019      	strh	r1, [r3, #0]
 800b972:	2300      	movs	r3, #0
 800b974:	6123      	str	r3, [r4, #16]
 800b976:	4615      	mov	r5, r2
 800b978:	e7ba      	b.n	800b8f0 <_printf_i+0x150>
 800b97a:	682b      	ldr	r3, [r5, #0]
 800b97c:	1d1a      	adds	r2, r3, #4
 800b97e:	602a      	str	r2, [r5, #0]
 800b980:	681d      	ldr	r5, [r3, #0]
 800b982:	6862      	ldr	r2, [r4, #4]
 800b984:	2100      	movs	r1, #0
 800b986:	4628      	mov	r0, r5
 800b988:	f7f4 fcb2 	bl	80002f0 <memchr>
 800b98c:	b108      	cbz	r0, 800b992 <_printf_i+0x1f2>
 800b98e:	1b40      	subs	r0, r0, r5
 800b990:	6060      	str	r0, [r4, #4]
 800b992:	6863      	ldr	r3, [r4, #4]
 800b994:	6123      	str	r3, [r4, #16]
 800b996:	2300      	movs	r3, #0
 800b998:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b99c:	e7a8      	b.n	800b8f0 <_printf_i+0x150>
 800b99e:	6923      	ldr	r3, [r4, #16]
 800b9a0:	462a      	mov	r2, r5
 800b9a2:	4649      	mov	r1, r9
 800b9a4:	4640      	mov	r0, r8
 800b9a6:	47d0      	blx	sl
 800b9a8:	3001      	adds	r0, #1
 800b9aa:	d0ab      	beq.n	800b904 <_printf_i+0x164>
 800b9ac:	6823      	ldr	r3, [r4, #0]
 800b9ae:	079b      	lsls	r3, r3, #30
 800b9b0:	d413      	bmi.n	800b9da <_printf_i+0x23a>
 800b9b2:	68e0      	ldr	r0, [r4, #12]
 800b9b4:	9b03      	ldr	r3, [sp, #12]
 800b9b6:	4298      	cmp	r0, r3
 800b9b8:	bfb8      	it	lt
 800b9ba:	4618      	movlt	r0, r3
 800b9bc:	e7a4      	b.n	800b908 <_printf_i+0x168>
 800b9be:	2301      	movs	r3, #1
 800b9c0:	4632      	mov	r2, r6
 800b9c2:	4649      	mov	r1, r9
 800b9c4:	4640      	mov	r0, r8
 800b9c6:	47d0      	blx	sl
 800b9c8:	3001      	adds	r0, #1
 800b9ca:	d09b      	beq.n	800b904 <_printf_i+0x164>
 800b9cc:	3501      	adds	r5, #1
 800b9ce:	68e3      	ldr	r3, [r4, #12]
 800b9d0:	9903      	ldr	r1, [sp, #12]
 800b9d2:	1a5b      	subs	r3, r3, r1
 800b9d4:	42ab      	cmp	r3, r5
 800b9d6:	dcf2      	bgt.n	800b9be <_printf_i+0x21e>
 800b9d8:	e7eb      	b.n	800b9b2 <_printf_i+0x212>
 800b9da:	2500      	movs	r5, #0
 800b9dc:	f104 0619 	add.w	r6, r4, #25
 800b9e0:	e7f5      	b.n	800b9ce <_printf_i+0x22e>
 800b9e2:	bf00      	nop
 800b9e4:	08010e42 	.word	0x08010e42
 800b9e8:	08010e53 	.word	0x08010e53

0800b9ec <_scanf_float>:
 800b9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9f0:	b087      	sub	sp, #28
 800b9f2:	4617      	mov	r7, r2
 800b9f4:	9303      	str	r3, [sp, #12]
 800b9f6:	688b      	ldr	r3, [r1, #8]
 800b9f8:	1e5a      	subs	r2, r3, #1
 800b9fa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b9fe:	bf83      	ittte	hi
 800ba00:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ba04:	195b      	addhi	r3, r3, r5
 800ba06:	9302      	strhi	r3, [sp, #8]
 800ba08:	2300      	movls	r3, #0
 800ba0a:	bf86      	itte	hi
 800ba0c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ba10:	608b      	strhi	r3, [r1, #8]
 800ba12:	9302      	strls	r3, [sp, #8]
 800ba14:	680b      	ldr	r3, [r1, #0]
 800ba16:	468b      	mov	fp, r1
 800ba18:	2500      	movs	r5, #0
 800ba1a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ba1e:	f84b 3b1c 	str.w	r3, [fp], #28
 800ba22:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ba26:	4680      	mov	r8, r0
 800ba28:	460c      	mov	r4, r1
 800ba2a:	465e      	mov	r6, fp
 800ba2c:	46aa      	mov	sl, r5
 800ba2e:	46a9      	mov	r9, r5
 800ba30:	9501      	str	r5, [sp, #4]
 800ba32:	68a2      	ldr	r2, [r4, #8]
 800ba34:	b152      	cbz	r2, 800ba4c <_scanf_float+0x60>
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	781b      	ldrb	r3, [r3, #0]
 800ba3a:	2b4e      	cmp	r3, #78	; 0x4e
 800ba3c:	d864      	bhi.n	800bb08 <_scanf_float+0x11c>
 800ba3e:	2b40      	cmp	r3, #64	; 0x40
 800ba40:	d83c      	bhi.n	800babc <_scanf_float+0xd0>
 800ba42:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ba46:	b2c8      	uxtb	r0, r1
 800ba48:	280e      	cmp	r0, #14
 800ba4a:	d93a      	bls.n	800bac2 <_scanf_float+0xd6>
 800ba4c:	f1b9 0f00 	cmp.w	r9, #0
 800ba50:	d003      	beq.n	800ba5a <_scanf_float+0x6e>
 800ba52:	6823      	ldr	r3, [r4, #0]
 800ba54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ba58:	6023      	str	r3, [r4, #0]
 800ba5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba5e:	f1ba 0f01 	cmp.w	sl, #1
 800ba62:	f200 8113 	bhi.w	800bc8c <_scanf_float+0x2a0>
 800ba66:	455e      	cmp	r6, fp
 800ba68:	f200 8105 	bhi.w	800bc76 <_scanf_float+0x28a>
 800ba6c:	2501      	movs	r5, #1
 800ba6e:	4628      	mov	r0, r5
 800ba70:	b007      	add	sp, #28
 800ba72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba76:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800ba7a:	2a0d      	cmp	r2, #13
 800ba7c:	d8e6      	bhi.n	800ba4c <_scanf_float+0x60>
 800ba7e:	a101      	add	r1, pc, #4	; (adr r1, 800ba84 <_scanf_float+0x98>)
 800ba80:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ba84:	0800bbc3 	.word	0x0800bbc3
 800ba88:	0800ba4d 	.word	0x0800ba4d
 800ba8c:	0800ba4d 	.word	0x0800ba4d
 800ba90:	0800ba4d 	.word	0x0800ba4d
 800ba94:	0800bc23 	.word	0x0800bc23
 800ba98:	0800bbfb 	.word	0x0800bbfb
 800ba9c:	0800ba4d 	.word	0x0800ba4d
 800baa0:	0800ba4d 	.word	0x0800ba4d
 800baa4:	0800bbd1 	.word	0x0800bbd1
 800baa8:	0800ba4d 	.word	0x0800ba4d
 800baac:	0800ba4d 	.word	0x0800ba4d
 800bab0:	0800ba4d 	.word	0x0800ba4d
 800bab4:	0800ba4d 	.word	0x0800ba4d
 800bab8:	0800bb89 	.word	0x0800bb89
 800babc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bac0:	e7db      	b.n	800ba7a <_scanf_float+0x8e>
 800bac2:	290e      	cmp	r1, #14
 800bac4:	d8c2      	bhi.n	800ba4c <_scanf_float+0x60>
 800bac6:	a001      	add	r0, pc, #4	; (adr r0, 800bacc <_scanf_float+0xe0>)
 800bac8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bacc:	0800bb7b 	.word	0x0800bb7b
 800bad0:	0800ba4d 	.word	0x0800ba4d
 800bad4:	0800bb7b 	.word	0x0800bb7b
 800bad8:	0800bc0f 	.word	0x0800bc0f
 800badc:	0800ba4d 	.word	0x0800ba4d
 800bae0:	0800bb29 	.word	0x0800bb29
 800bae4:	0800bb65 	.word	0x0800bb65
 800bae8:	0800bb65 	.word	0x0800bb65
 800baec:	0800bb65 	.word	0x0800bb65
 800baf0:	0800bb65 	.word	0x0800bb65
 800baf4:	0800bb65 	.word	0x0800bb65
 800baf8:	0800bb65 	.word	0x0800bb65
 800bafc:	0800bb65 	.word	0x0800bb65
 800bb00:	0800bb65 	.word	0x0800bb65
 800bb04:	0800bb65 	.word	0x0800bb65
 800bb08:	2b6e      	cmp	r3, #110	; 0x6e
 800bb0a:	d809      	bhi.n	800bb20 <_scanf_float+0x134>
 800bb0c:	2b60      	cmp	r3, #96	; 0x60
 800bb0e:	d8b2      	bhi.n	800ba76 <_scanf_float+0x8a>
 800bb10:	2b54      	cmp	r3, #84	; 0x54
 800bb12:	d077      	beq.n	800bc04 <_scanf_float+0x218>
 800bb14:	2b59      	cmp	r3, #89	; 0x59
 800bb16:	d199      	bne.n	800ba4c <_scanf_float+0x60>
 800bb18:	2d07      	cmp	r5, #7
 800bb1a:	d197      	bne.n	800ba4c <_scanf_float+0x60>
 800bb1c:	2508      	movs	r5, #8
 800bb1e:	e029      	b.n	800bb74 <_scanf_float+0x188>
 800bb20:	2b74      	cmp	r3, #116	; 0x74
 800bb22:	d06f      	beq.n	800bc04 <_scanf_float+0x218>
 800bb24:	2b79      	cmp	r3, #121	; 0x79
 800bb26:	e7f6      	b.n	800bb16 <_scanf_float+0x12a>
 800bb28:	6821      	ldr	r1, [r4, #0]
 800bb2a:	05c8      	lsls	r0, r1, #23
 800bb2c:	d51a      	bpl.n	800bb64 <_scanf_float+0x178>
 800bb2e:	9b02      	ldr	r3, [sp, #8]
 800bb30:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bb34:	6021      	str	r1, [r4, #0]
 800bb36:	f109 0901 	add.w	r9, r9, #1
 800bb3a:	b11b      	cbz	r3, 800bb44 <_scanf_float+0x158>
 800bb3c:	3b01      	subs	r3, #1
 800bb3e:	3201      	adds	r2, #1
 800bb40:	9302      	str	r3, [sp, #8]
 800bb42:	60a2      	str	r2, [r4, #8]
 800bb44:	68a3      	ldr	r3, [r4, #8]
 800bb46:	3b01      	subs	r3, #1
 800bb48:	60a3      	str	r3, [r4, #8]
 800bb4a:	6923      	ldr	r3, [r4, #16]
 800bb4c:	3301      	adds	r3, #1
 800bb4e:	6123      	str	r3, [r4, #16]
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	3b01      	subs	r3, #1
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	607b      	str	r3, [r7, #4]
 800bb58:	f340 8084 	ble.w	800bc64 <_scanf_float+0x278>
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	3301      	adds	r3, #1
 800bb60:	603b      	str	r3, [r7, #0]
 800bb62:	e766      	b.n	800ba32 <_scanf_float+0x46>
 800bb64:	eb1a 0f05 	cmn.w	sl, r5
 800bb68:	f47f af70 	bne.w	800ba4c <_scanf_float+0x60>
 800bb6c:	6822      	ldr	r2, [r4, #0]
 800bb6e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800bb72:	6022      	str	r2, [r4, #0]
 800bb74:	f806 3b01 	strb.w	r3, [r6], #1
 800bb78:	e7e4      	b.n	800bb44 <_scanf_float+0x158>
 800bb7a:	6822      	ldr	r2, [r4, #0]
 800bb7c:	0610      	lsls	r0, r2, #24
 800bb7e:	f57f af65 	bpl.w	800ba4c <_scanf_float+0x60>
 800bb82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bb86:	e7f4      	b.n	800bb72 <_scanf_float+0x186>
 800bb88:	f1ba 0f00 	cmp.w	sl, #0
 800bb8c:	d10e      	bne.n	800bbac <_scanf_float+0x1c0>
 800bb8e:	f1b9 0f00 	cmp.w	r9, #0
 800bb92:	d10e      	bne.n	800bbb2 <_scanf_float+0x1c6>
 800bb94:	6822      	ldr	r2, [r4, #0]
 800bb96:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bb9a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bb9e:	d108      	bne.n	800bbb2 <_scanf_float+0x1c6>
 800bba0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bba4:	6022      	str	r2, [r4, #0]
 800bba6:	f04f 0a01 	mov.w	sl, #1
 800bbaa:	e7e3      	b.n	800bb74 <_scanf_float+0x188>
 800bbac:	f1ba 0f02 	cmp.w	sl, #2
 800bbb0:	d055      	beq.n	800bc5e <_scanf_float+0x272>
 800bbb2:	2d01      	cmp	r5, #1
 800bbb4:	d002      	beq.n	800bbbc <_scanf_float+0x1d0>
 800bbb6:	2d04      	cmp	r5, #4
 800bbb8:	f47f af48 	bne.w	800ba4c <_scanf_float+0x60>
 800bbbc:	3501      	adds	r5, #1
 800bbbe:	b2ed      	uxtb	r5, r5
 800bbc0:	e7d8      	b.n	800bb74 <_scanf_float+0x188>
 800bbc2:	f1ba 0f01 	cmp.w	sl, #1
 800bbc6:	f47f af41 	bne.w	800ba4c <_scanf_float+0x60>
 800bbca:	f04f 0a02 	mov.w	sl, #2
 800bbce:	e7d1      	b.n	800bb74 <_scanf_float+0x188>
 800bbd0:	b97d      	cbnz	r5, 800bbf2 <_scanf_float+0x206>
 800bbd2:	f1b9 0f00 	cmp.w	r9, #0
 800bbd6:	f47f af3c 	bne.w	800ba52 <_scanf_float+0x66>
 800bbda:	6822      	ldr	r2, [r4, #0]
 800bbdc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bbe0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bbe4:	f47f af39 	bne.w	800ba5a <_scanf_float+0x6e>
 800bbe8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bbec:	6022      	str	r2, [r4, #0]
 800bbee:	2501      	movs	r5, #1
 800bbf0:	e7c0      	b.n	800bb74 <_scanf_float+0x188>
 800bbf2:	2d03      	cmp	r5, #3
 800bbf4:	d0e2      	beq.n	800bbbc <_scanf_float+0x1d0>
 800bbf6:	2d05      	cmp	r5, #5
 800bbf8:	e7de      	b.n	800bbb8 <_scanf_float+0x1cc>
 800bbfa:	2d02      	cmp	r5, #2
 800bbfc:	f47f af26 	bne.w	800ba4c <_scanf_float+0x60>
 800bc00:	2503      	movs	r5, #3
 800bc02:	e7b7      	b.n	800bb74 <_scanf_float+0x188>
 800bc04:	2d06      	cmp	r5, #6
 800bc06:	f47f af21 	bne.w	800ba4c <_scanf_float+0x60>
 800bc0a:	2507      	movs	r5, #7
 800bc0c:	e7b2      	b.n	800bb74 <_scanf_float+0x188>
 800bc0e:	6822      	ldr	r2, [r4, #0]
 800bc10:	0591      	lsls	r1, r2, #22
 800bc12:	f57f af1b 	bpl.w	800ba4c <_scanf_float+0x60>
 800bc16:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bc1a:	6022      	str	r2, [r4, #0]
 800bc1c:	f8cd 9004 	str.w	r9, [sp, #4]
 800bc20:	e7a8      	b.n	800bb74 <_scanf_float+0x188>
 800bc22:	6822      	ldr	r2, [r4, #0]
 800bc24:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bc28:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bc2c:	d006      	beq.n	800bc3c <_scanf_float+0x250>
 800bc2e:	0550      	lsls	r0, r2, #21
 800bc30:	f57f af0c 	bpl.w	800ba4c <_scanf_float+0x60>
 800bc34:	f1b9 0f00 	cmp.w	r9, #0
 800bc38:	f43f af0f 	beq.w	800ba5a <_scanf_float+0x6e>
 800bc3c:	0591      	lsls	r1, r2, #22
 800bc3e:	bf58      	it	pl
 800bc40:	9901      	ldrpl	r1, [sp, #4]
 800bc42:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bc46:	bf58      	it	pl
 800bc48:	eba9 0101 	subpl.w	r1, r9, r1
 800bc4c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bc50:	bf58      	it	pl
 800bc52:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bc56:	6022      	str	r2, [r4, #0]
 800bc58:	f04f 0900 	mov.w	r9, #0
 800bc5c:	e78a      	b.n	800bb74 <_scanf_float+0x188>
 800bc5e:	f04f 0a03 	mov.w	sl, #3
 800bc62:	e787      	b.n	800bb74 <_scanf_float+0x188>
 800bc64:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bc68:	4639      	mov	r1, r7
 800bc6a:	4640      	mov	r0, r8
 800bc6c:	4798      	blx	r3
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	f43f aedf 	beq.w	800ba32 <_scanf_float+0x46>
 800bc74:	e6ea      	b.n	800ba4c <_scanf_float+0x60>
 800bc76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bc7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bc7e:	463a      	mov	r2, r7
 800bc80:	4640      	mov	r0, r8
 800bc82:	4798      	blx	r3
 800bc84:	6923      	ldr	r3, [r4, #16]
 800bc86:	3b01      	subs	r3, #1
 800bc88:	6123      	str	r3, [r4, #16]
 800bc8a:	e6ec      	b.n	800ba66 <_scanf_float+0x7a>
 800bc8c:	1e6b      	subs	r3, r5, #1
 800bc8e:	2b06      	cmp	r3, #6
 800bc90:	d825      	bhi.n	800bcde <_scanf_float+0x2f2>
 800bc92:	2d02      	cmp	r5, #2
 800bc94:	d836      	bhi.n	800bd04 <_scanf_float+0x318>
 800bc96:	455e      	cmp	r6, fp
 800bc98:	f67f aee8 	bls.w	800ba6c <_scanf_float+0x80>
 800bc9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bca0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bca4:	463a      	mov	r2, r7
 800bca6:	4640      	mov	r0, r8
 800bca8:	4798      	blx	r3
 800bcaa:	6923      	ldr	r3, [r4, #16]
 800bcac:	3b01      	subs	r3, #1
 800bcae:	6123      	str	r3, [r4, #16]
 800bcb0:	e7f1      	b.n	800bc96 <_scanf_float+0x2aa>
 800bcb2:	9802      	ldr	r0, [sp, #8]
 800bcb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bcb8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bcbc:	9002      	str	r0, [sp, #8]
 800bcbe:	463a      	mov	r2, r7
 800bcc0:	4640      	mov	r0, r8
 800bcc2:	4798      	blx	r3
 800bcc4:	6923      	ldr	r3, [r4, #16]
 800bcc6:	3b01      	subs	r3, #1
 800bcc8:	6123      	str	r3, [r4, #16]
 800bcca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bcce:	fa5f fa8a 	uxtb.w	sl, sl
 800bcd2:	f1ba 0f02 	cmp.w	sl, #2
 800bcd6:	d1ec      	bne.n	800bcb2 <_scanf_float+0x2c6>
 800bcd8:	3d03      	subs	r5, #3
 800bcda:	b2ed      	uxtb	r5, r5
 800bcdc:	1b76      	subs	r6, r6, r5
 800bcde:	6823      	ldr	r3, [r4, #0]
 800bce0:	05da      	lsls	r2, r3, #23
 800bce2:	d52f      	bpl.n	800bd44 <_scanf_float+0x358>
 800bce4:	055b      	lsls	r3, r3, #21
 800bce6:	d510      	bpl.n	800bd0a <_scanf_float+0x31e>
 800bce8:	455e      	cmp	r6, fp
 800bcea:	f67f aebf 	bls.w	800ba6c <_scanf_float+0x80>
 800bcee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bcf2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bcf6:	463a      	mov	r2, r7
 800bcf8:	4640      	mov	r0, r8
 800bcfa:	4798      	blx	r3
 800bcfc:	6923      	ldr	r3, [r4, #16]
 800bcfe:	3b01      	subs	r3, #1
 800bd00:	6123      	str	r3, [r4, #16]
 800bd02:	e7f1      	b.n	800bce8 <_scanf_float+0x2fc>
 800bd04:	46aa      	mov	sl, r5
 800bd06:	9602      	str	r6, [sp, #8]
 800bd08:	e7df      	b.n	800bcca <_scanf_float+0x2de>
 800bd0a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bd0e:	6923      	ldr	r3, [r4, #16]
 800bd10:	2965      	cmp	r1, #101	; 0x65
 800bd12:	f103 33ff 	add.w	r3, r3, #4294967295
 800bd16:	f106 35ff 	add.w	r5, r6, #4294967295
 800bd1a:	6123      	str	r3, [r4, #16]
 800bd1c:	d00c      	beq.n	800bd38 <_scanf_float+0x34c>
 800bd1e:	2945      	cmp	r1, #69	; 0x45
 800bd20:	d00a      	beq.n	800bd38 <_scanf_float+0x34c>
 800bd22:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd26:	463a      	mov	r2, r7
 800bd28:	4640      	mov	r0, r8
 800bd2a:	4798      	blx	r3
 800bd2c:	6923      	ldr	r3, [r4, #16]
 800bd2e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bd32:	3b01      	subs	r3, #1
 800bd34:	1eb5      	subs	r5, r6, #2
 800bd36:	6123      	str	r3, [r4, #16]
 800bd38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd3c:	463a      	mov	r2, r7
 800bd3e:	4640      	mov	r0, r8
 800bd40:	4798      	blx	r3
 800bd42:	462e      	mov	r6, r5
 800bd44:	6825      	ldr	r5, [r4, #0]
 800bd46:	f015 0510 	ands.w	r5, r5, #16
 800bd4a:	d14e      	bne.n	800bdea <_scanf_float+0x3fe>
 800bd4c:	7035      	strb	r5, [r6, #0]
 800bd4e:	6823      	ldr	r3, [r4, #0]
 800bd50:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bd54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd58:	d119      	bne.n	800bd8e <_scanf_float+0x3a2>
 800bd5a:	9b01      	ldr	r3, [sp, #4]
 800bd5c:	454b      	cmp	r3, r9
 800bd5e:	eba3 0209 	sub.w	r2, r3, r9
 800bd62:	d121      	bne.n	800bda8 <_scanf_float+0x3bc>
 800bd64:	2200      	movs	r2, #0
 800bd66:	4659      	mov	r1, fp
 800bd68:	4640      	mov	r0, r8
 800bd6a:	f000 fecb 	bl	800cb04 <_strtod_r>
 800bd6e:	6822      	ldr	r2, [r4, #0]
 800bd70:	9b03      	ldr	r3, [sp, #12]
 800bd72:	f012 0f02 	tst.w	r2, #2
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	d021      	beq.n	800bdbe <_scanf_float+0x3d2>
 800bd7a:	9903      	ldr	r1, [sp, #12]
 800bd7c:	1d1a      	adds	r2, r3, #4
 800bd7e:	600a      	str	r2, [r1, #0]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	ed83 0b00 	vstr	d0, [r3]
 800bd86:	68e3      	ldr	r3, [r4, #12]
 800bd88:	3301      	adds	r3, #1
 800bd8a:	60e3      	str	r3, [r4, #12]
 800bd8c:	e66f      	b.n	800ba6e <_scanf_float+0x82>
 800bd8e:	9b04      	ldr	r3, [sp, #16]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d0e7      	beq.n	800bd64 <_scanf_float+0x378>
 800bd94:	9905      	ldr	r1, [sp, #20]
 800bd96:	230a      	movs	r3, #10
 800bd98:	462a      	mov	r2, r5
 800bd9a:	3101      	adds	r1, #1
 800bd9c:	4640      	mov	r0, r8
 800bd9e:	f000 ff39 	bl	800cc14 <_strtol_r>
 800bda2:	9b04      	ldr	r3, [sp, #16]
 800bda4:	9e05      	ldr	r6, [sp, #20]
 800bda6:	1ac2      	subs	r2, r0, r3
 800bda8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800bdac:	429e      	cmp	r6, r3
 800bdae:	bf28      	it	cs
 800bdb0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800bdb4:	490e      	ldr	r1, [pc, #56]	; (800bdf0 <_scanf_float+0x404>)
 800bdb6:	4630      	mov	r0, r6
 800bdb8:	f000 f8b2 	bl	800bf20 <siprintf>
 800bdbc:	e7d2      	b.n	800bd64 <_scanf_float+0x378>
 800bdbe:	9903      	ldr	r1, [sp, #12]
 800bdc0:	f012 0f04 	tst.w	r2, #4
 800bdc4:	f103 0204 	add.w	r2, r3, #4
 800bdc8:	600a      	str	r2, [r1, #0]
 800bdca:	d1d9      	bne.n	800bd80 <_scanf_float+0x394>
 800bdcc:	eeb4 0b40 	vcmp.f64	d0, d0
 800bdd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdd4:	681e      	ldr	r6, [r3, #0]
 800bdd6:	d705      	bvc.n	800bde4 <_scanf_float+0x3f8>
 800bdd8:	4806      	ldr	r0, [pc, #24]	; (800bdf4 <_scanf_float+0x408>)
 800bdda:	f000 f89b 	bl	800bf14 <nanf>
 800bdde:	ed86 0a00 	vstr	s0, [r6]
 800bde2:	e7d0      	b.n	800bd86 <_scanf_float+0x39a>
 800bde4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800bde8:	e7f9      	b.n	800bdde <_scanf_float+0x3f2>
 800bdea:	2500      	movs	r5, #0
 800bdec:	e63f      	b.n	800ba6e <_scanf_float+0x82>
 800bdee:	bf00      	nop
 800bdf0:	08010e64 	.word	0x08010e64
 800bdf4:	080112d8 	.word	0x080112d8

0800bdf8 <iprintf>:
 800bdf8:	b40f      	push	{r0, r1, r2, r3}
 800bdfa:	4b0a      	ldr	r3, [pc, #40]	; (800be24 <iprintf+0x2c>)
 800bdfc:	b513      	push	{r0, r1, r4, lr}
 800bdfe:	681c      	ldr	r4, [r3, #0]
 800be00:	b124      	cbz	r4, 800be0c <iprintf+0x14>
 800be02:	69a3      	ldr	r3, [r4, #24]
 800be04:	b913      	cbnz	r3, 800be0c <iprintf+0x14>
 800be06:	4620      	mov	r0, r4
 800be08:	f001 feda 	bl	800dbc0 <__sinit>
 800be0c:	ab05      	add	r3, sp, #20
 800be0e:	9a04      	ldr	r2, [sp, #16]
 800be10:	68a1      	ldr	r1, [r4, #8]
 800be12:	9301      	str	r3, [sp, #4]
 800be14:	4620      	mov	r0, r4
 800be16:	f003 faad 	bl	800f374 <_vfiprintf_r>
 800be1a:	b002      	add	sp, #8
 800be1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be20:	b004      	add	sp, #16
 800be22:	4770      	bx	lr
 800be24:	20000010 	.word	0x20000010

0800be28 <_puts_r>:
 800be28:	b570      	push	{r4, r5, r6, lr}
 800be2a:	460e      	mov	r6, r1
 800be2c:	4605      	mov	r5, r0
 800be2e:	b118      	cbz	r0, 800be38 <_puts_r+0x10>
 800be30:	6983      	ldr	r3, [r0, #24]
 800be32:	b90b      	cbnz	r3, 800be38 <_puts_r+0x10>
 800be34:	f001 fec4 	bl	800dbc0 <__sinit>
 800be38:	69ab      	ldr	r3, [r5, #24]
 800be3a:	68ac      	ldr	r4, [r5, #8]
 800be3c:	b913      	cbnz	r3, 800be44 <_puts_r+0x1c>
 800be3e:	4628      	mov	r0, r5
 800be40:	f001 febe 	bl	800dbc0 <__sinit>
 800be44:	4b2c      	ldr	r3, [pc, #176]	; (800bef8 <_puts_r+0xd0>)
 800be46:	429c      	cmp	r4, r3
 800be48:	d120      	bne.n	800be8c <_puts_r+0x64>
 800be4a:	686c      	ldr	r4, [r5, #4]
 800be4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be4e:	07db      	lsls	r3, r3, #31
 800be50:	d405      	bmi.n	800be5e <_puts_r+0x36>
 800be52:	89a3      	ldrh	r3, [r4, #12]
 800be54:	0598      	lsls	r0, r3, #22
 800be56:	d402      	bmi.n	800be5e <_puts_r+0x36>
 800be58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be5a:	f002 fac2 	bl	800e3e2 <__retarget_lock_acquire_recursive>
 800be5e:	89a3      	ldrh	r3, [r4, #12]
 800be60:	0719      	lsls	r1, r3, #28
 800be62:	d51d      	bpl.n	800bea0 <_puts_r+0x78>
 800be64:	6923      	ldr	r3, [r4, #16]
 800be66:	b1db      	cbz	r3, 800bea0 <_puts_r+0x78>
 800be68:	3e01      	subs	r6, #1
 800be6a:	68a3      	ldr	r3, [r4, #8]
 800be6c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800be70:	3b01      	subs	r3, #1
 800be72:	60a3      	str	r3, [r4, #8]
 800be74:	bb39      	cbnz	r1, 800bec6 <_puts_r+0x9e>
 800be76:	2b00      	cmp	r3, #0
 800be78:	da38      	bge.n	800beec <_puts_r+0xc4>
 800be7a:	4622      	mov	r2, r4
 800be7c:	210a      	movs	r1, #10
 800be7e:	4628      	mov	r0, r5
 800be80:	f000 feca 	bl	800cc18 <__swbuf_r>
 800be84:	3001      	adds	r0, #1
 800be86:	d011      	beq.n	800beac <_puts_r+0x84>
 800be88:	250a      	movs	r5, #10
 800be8a:	e011      	b.n	800beb0 <_puts_r+0x88>
 800be8c:	4b1b      	ldr	r3, [pc, #108]	; (800befc <_puts_r+0xd4>)
 800be8e:	429c      	cmp	r4, r3
 800be90:	d101      	bne.n	800be96 <_puts_r+0x6e>
 800be92:	68ac      	ldr	r4, [r5, #8]
 800be94:	e7da      	b.n	800be4c <_puts_r+0x24>
 800be96:	4b1a      	ldr	r3, [pc, #104]	; (800bf00 <_puts_r+0xd8>)
 800be98:	429c      	cmp	r4, r3
 800be9a:	bf08      	it	eq
 800be9c:	68ec      	ldreq	r4, [r5, #12]
 800be9e:	e7d5      	b.n	800be4c <_puts_r+0x24>
 800bea0:	4621      	mov	r1, r4
 800bea2:	4628      	mov	r0, r5
 800bea4:	f000 ff0a 	bl	800ccbc <__swsetup_r>
 800bea8:	2800      	cmp	r0, #0
 800beaa:	d0dd      	beq.n	800be68 <_puts_r+0x40>
 800beac:	f04f 35ff 	mov.w	r5, #4294967295
 800beb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800beb2:	07da      	lsls	r2, r3, #31
 800beb4:	d405      	bmi.n	800bec2 <_puts_r+0x9a>
 800beb6:	89a3      	ldrh	r3, [r4, #12]
 800beb8:	059b      	lsls	r3, r3, #22
 800beba:	d402      	bmi.n	800bec2 <_puts_r+0x9a>
 800bebc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bebe:	f002 fa91 	bl	800e3e4 <__retarget_lock_release_recursive>
 800bec2:	4628      	mov	r0, r5
 800bec4:	bd70      	pop	{r4, r5, r6, pc}
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	da04      	bge.n	800bed4 <_puts_r+0xac>
 800beca:	69a2      	ldr	r2, [r4, #24]
 800becc:	429a      	cmp	r2, r3
 800bece:	dc06      	bgt.n	800bede <_puts_r+0xb6>
 800bed0:	290a      	cmp	r1, #10
 800bed2:	d004      	beq.n	800bede <_puts_r+0xb6>
 800bed4:	6823      	ldr	r3, [r4, #0]
 800bed6:	1c5a      	adds	r2, r3, #1
 800bed8:	6022      	str	r2, [r4, #0]
 800beda:	7019      	strb	r1, [r3, #0]
 800bedc:	e7c5      	b.n	800be6a <_puts_r+0x42>
 800bede:	4622      	mov	r2, r4
 800bee0:	4628      	mov	r0, r5
 800bee2:	f000 fe99 	bl	800cc18 <__swbuf_r>
 800bee6:	3001      	adds	r0, #1
 800bee8:	d1bf      	bne.n	800be6a <_puts_r+0x42>
 800beea:	e7df      	b.n	800beac <_puts_r+0x84>
 800beec:	6823      	ldr	r3, [r4, #0]
 800beee:	250a      	movs	r5, #10
 800bef0:	1c5a      	adds	r2, r3, #1
 800bef2:	6022      	str	r2, [r4, #0]
 800bef4:	701d      	strb	r5, [r3, #0]
 800bef6:	e7db      	b.n	800beb0 <_puts_r+0x88>
 800bef8:	08011074 	.word	0x08011074
 800befc:	08011094 	.word	0x08011094
 800bf00:	08011054 	.word	0x08011054

0800bf04 <puts>:
 800bf04:	4b02      	ldr	r3, [pc, #8]	; (800bf10 <puts+0xc>)
 800bf06:	4601      	mov	r1, r0
 800bf08:	6818      	ldr	r0, [r3, #0]
 800bf0a:	f7ff bf8d 	b.w	800be28 <_puts_r>
 800bf0e:	bf00      	nop
 800bf10:	20000010 	.word	0x20000010

0800bf14 <nanf>:
 800bf14:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bf1c <nanf+0x8>
 800bf18:	4770      	bx	lr
 800bf1a:	bf00      	nop
 800bf1c:	7fc00000 	.word	0x7fc00000

0800bf20 <siprintf>:
 800bf20:	b40e      	push	{r1, r2, r3}
 800bf22:	b500      	push	{lr}
 800bf24:	b09c      	sub	sp, #112	; 0x70
 800bf26:	ab1d      	add	r3, sp, #116	; 0x74
 800bf28:	9002      	str	r0, [sp, #8]
 800bf2a:	9006      	str	r0, [sp, #24]
 800bf2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bf30:	4809      	ldr	r0, [pc, #36]	; (800bf58 <siprintf+0x38>)
 800bf32:	9107      	str	r1, [sp, #28]
 800bf34:	9104      	str	r1, [sp, #16]
 800bf36:	4909      	ldr	r1, [pc, #36]	; (800bf5c <siprintf+0x3c>)
 800bf38:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf3c:	9105      	str	r1, [sp, #20]
 800bf3e:	6800      	ldr	r0, [r0, #0]
 800bf40:	9301      	str	r3, [sp, #4]
 800bf42:	a902      	add	r1, sp, #8
 800bf44:	f003 f8ec 	bl	800f120 <_svfiprintf_r>
 800bf48:	9b02      	ldr	r3, [sp, #8]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	701a      	strb	r2, [r3, #0]
 800bf4e:	b01c      	add	sp, #112	; 0x70
 800bf50:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf54:	b003      	add	sp, #12
 800bf56:	4770      	bx	lr
 800bf58:	20000010 	.word	0x20000010
 800bf5c:	ffff0208 	.word	0xffff0208

0800bf60 <sulp>:
 800bf60:	b570      	push	{r4, r5, r6, lr}
 800bf62:	4604      	mov	r4, r0
 800bf64:	460d      	mov	r5, r1
 800bf66:	4616      	mov	r6, r2
 800bf68:	ec45 4b10 	vmov	d0, r4, r5
 800bf6c:	f002 fe3a 	bl	800ebe4 <__ulp>
 800bf70:	b17e      	cbz	r6, 800bf92 <sulp+0x32>
 800bf72:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bf76:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	dd09      	ble.n	800bf92 <sulp+0x32>
 800bf7e:	051b      	lsls	r3, r3, #20
 800bf80:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800bf84:	2000      	movs	r0, #0
 800bf86:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800bf8a:	ec41 0b17 	vmov	d7, r0, r1
 800bf8e:	ee20 0b07 	vmul.f64	d0, d0, d7
 800bf92:	bd70      	pop	{r4, r5, r6, pc}
 800bf94:	0000      	movs	r0, r0
	...

0800bf98 <_strtod_l>:
 800bf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf9c:	ed2d 8b0e 	vpush	{d8-d14}
 800bfa0:	b097      	sub	sp, #92	; 0x5c
 800bfa2:	461f      	mov	r7, r3
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	9312      	str	r3, [sp, #72]	; 0x48
 800bfa8:	4ba1      	ldr	r3, [pc, #644]	; (800c230 <_strtod_l+0x298>)
 800bfaa:	920d      	str	r2, [sp, #52]	; 0x34
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	9307      	str	r3, [sp, #28]
 800bfb0:	4604      	mov	r4, r0
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	468b      	mov	fp, r1
 800bfb6:	f7f4 f993 	bl	80002e0 <strlen>
 800bfba:	f04f 0800 	mov.w	r8, #0
 800bfbe:	4605      	mov	r5, r0
 800bfc0:	f04f 0900 	mov.w	r9, #0
 800bfc4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800bfc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bfca:	7813      	ldrb	r3, [r2, #0]
 800bfcc:	2b2b      	cmp	r3, #43	; 0x2b
 800bfce:	d04d      	beq.n	800c06c <_strtod_l+0xd4>
 800bfd0:	d83a      	bhi.n	800c048 <_strtod_l+0xb0>
 800bfd2:	2b0d      	cmp	r3, #13
 800bfd4:	d833      	bhi.n	800c03e <_strtod_l+0xa6>
 800bfd6:	2b08      	cmp	r3, #8
 800bfd8:	d833      	bhi.n	800c042 <_strtod_l+0xaa>
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d03d      	beq.n	800c05a <_strtod_l+0xc2>
 800bfde:	2300      	movs	r3, #0
 800bfe0:	9308      	str	r3, [sp, #32]
 800bfe2:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800bfe4:	7833      	ldrb	r3, [r6, #0]
 800bfe6:	2b30      	cmp	r3, #48	; 0x30
 800bfe8:	f040 80b0 	bne.w	800c14c <_strtod_l+0x1b4>
 800bfec:	7873      	ldrb	r3, [r6, #1]
 800bfee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bff2:	2b58      	cmp	r3, #88	; 0x58
 800bff4:	d167      	bne.n	800c0c6 <_strtod_l+0x12e>
 800bff6:	9b08      	ldr	r3, [sp, #32]
 800bff8:	9301      	str	r3, [sp, #4]
 800bffa:	ab12      	add	r3, sp, #72	; 0x48
 800bffc:	9702      	str	r7, [sp, #8]
 800bffe:	9300      	str	r3, [sp, #0]
 800c000:	4a8c      	ldr	r2, [pc, #560]	; (800c234 <_strtod_l+0x29c>)
 800c002:	ab13      	add	r3, sp, #76	; 0x4c
 800c004:	a911      	add	r1, sp, #68	; 0x44
 800c006:	4620      	mov	r0, r4
 800c008:	f001 fede 	bl	800ddc8 <__gethex>
 800c00c:	f010 0507 	ands.w	r5, r0, #7
 800c010:	4607      	mov	r7, r0
 800c012:	d005      	beq.n	800c020 <_strtod_l+0x88>
 800c014:	2d06      	cmp	r5, #6
 800c016:	d12b      	bne.n	800c070 <_strtod_l+0xd8>
 800c018:	3601      	adds	r6, #1
 800c01a:	2300      	movs	r3, #0
 800c01c:	9611      	str	r6, [sp, #68]	; 0x44
 800c01e:	9308      	str	r3, [sp, #32]
 800c020:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c022:	2b00      	cmp	r3, #0
 800c024:	f040 854e 	bne.w	800cac4 <_strtod_l+0xb2c>
 800c028:	9b08      	ldr	r3, [sp, #32]
 800c02a:	b1e3      	cbz	r3, 800c066 <_strtod_l+0xce>
 800c02c:	ec49 8b17 	vmov	d7, r8, r9
 800c030:	eeb1 0b47 	vneg.f64	d0, d7
 800c034:	b017      	add	sp, #92	; 0x5c
 800c036:	ecbd 8b0e 	vpop	{d8-d14}
 800c03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c03e:	2b20      	cmp	r3, #32
 800c040:	d1cd      	bne.n	800bfde <_strtod_l+0x46>
 800c042:	3201      	adds	r2, #1
 800c044:	9211      	str	r2, [sp, #68]	; 0x44
 800c046:	e7bf      	b.n	800bfc8 <_strtod_l+0x30>
 800c048:	2b2d      	cmp	r3, #45	; 0x2d
 800c04a:	d1c8      	bne.n	800bfde <_strtod_l+0x46>
 800c04c:	2301      	movs	r3, #1
 800c04e:	9308      	str	r3, [sp, #32]
 800c050:	1c53      	adds	r3, r2, #1
 800c052:	9311      	str	r3, [sp, #68]	; 0x44
 800c054:	7853      	ldrb	r3, [r2, #1]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d1c3      	bne.n	800bfe2 <_strtod_l+0x4a>
 800c05a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c05c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800c060:	2b00      	cmp	r3, #0
 800c062:	f040 852d 	bne.w	800cac0 <_strtod_l+0xb28>
 800c066:	ec49 8b10 	vmov	d0, r8, r9
 800c06a:	e7e3      	b.n	800c034 <_strtod_l+0x9c>
 800c06c:	2300      	movs	r3, #0
 800c06e:	e7ee      	b.n	800c04e <_strtod_l+0xb6>
 800c070:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c072:	b13a      	cbz	r2, 800c084 <_strtod_l+0xec>
 800c074:	2135      	movs	r1, #53	; 0x35
 800c076:	a814      	add	r0, sp, #80	; 0x50
 800c078:	f002 febc 	bl	800edf4 <__copybits>
 800c07c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c07e:	4620      	mov	r0, r4
 800c080:	f002 fa7e 	bl	800e580 <_Bfree>
 800c084:	3d01      	subs	r5, #1
 800c086:	2d04      	cmp	r5, #4
 800c088:	d806      	bhi.n	800c098 <_strtod_l+0x100>
 800c08a:	e8df f005 	tbb	[pc, r5]
 800c08e:	030a      	.short	0x030a
 800c090:	1714      	.short	0x1714
 800c092:	0a          	.byte	0x0a
 800c093:	00          	.byte	0x00
 800c094:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 800c098:	073f      	lsls	r7, r7, #28
 800c09a:	d5c1      	bpl.n	800c020 <_strtod_l+0x88>
 800c09c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800c0a0:	e7be      	b.n	800c020 <_strtod_l+0x88>
 800c0a2:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800c0a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c0a8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c0ac:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c0b0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800c0b4:	e7f0      	b.n	800c098 <_strtod_l+0x100>
 800c0b6:	f8df 9180 	ldr.w	r9, [pc, #384]	; 800c238 <_strtod_l+0x2a0>
 800c0ba:	e7ed      	b.n	800c098 <_strtod_l+0x100>
 800c0bc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800c0c0:	f04f 38ff 	mov.w	r8, #4294967295
 800c0c4:	e7e8      	b.n	800c098 <_strtod_l+0x100>
 800c0c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c0c8:	1c5a      	adds	r2, r3, #1
 800c0ca:	9211      	str	r2, [sp, #68]	; 0x44
 800c0cc:	785b      	ldrb	r3, [r3, #1]
 800c0ce:	2b30      	cmp	r3, #48	; 0x30
 800c0d0:	d0f9      	beq.n	800c0c6 <_strtod_l+0x12e>
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d0a4      	beq.n	800c020 <_strtod_l+0x88>
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	f04f 0a00 	mov.w	sl, #0
 800c0dc:	9304      	str	r3, [sp, #16]
 800c0de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c0e0:	930a      	str	r3, [sp, #40]	; 0x28
 800c0e2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800c0e6:	f8cd a018 	str.w	sl, [sp, #24]
 800c0ea:	220a      	movs	r2, #10
 800c0ec:	9811      	ldr	r0, [sp, #68]	; 0x44
 800c0ee:	7807      	ldrb	r7, [r0, #0]
 800c0f0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800c0f4:	b2d9      	uxtb	r1, r3
 800c0f6:	2909      	cmp	r1, #9
 800c0f8:	d92a      	bls.n	800c150 <_strtod_l+0x1b8>
 800c0fa:	9907      	ldr	r1, [sp, #28]
 800c0fc:	462a      	mov	r2, r5
 800c0fe:	f003 fac6 	bl	800f68e <strncmp>
 800c102:	2800      	cmp	r0, #0
 800c104:	d033      	beq.n	800c16e <_strtod_l+0x1d6>
 800c106:	2000      	movs	r0, #0
 800c108:	9b06      	ldr	r3, [sp, #24]
 800c10a:	463a      	mov	r2, r7
 800c10c:	4601      	mov	r1, r0
 800c10e:	4607      	mov	r7, r0
 800c110:	2a65      	cmp	r2, #101	; 0x65
 800c112:	d001      	beq.n	800c118 <_strtod_l+0x180>
 800c114:	2a45      	cmp	r2, #69	; 0x45
 800c116:	d117      	bne.n	800c148 <_strtod_l+0x1b0>
 800c118:	b91b      	cbnz	r3, 800c122 <_strtod_l+0x18a>
 800c11a:	9b04      	ldr	r3, [sp, #16]
 800c11c:	4303      	orrs	r3, r0
 800c11e:	d09c      	beq.n	800c05a <_strtod_l+0xc2>
 800c120:	2300      	movs	r3, #0
 800c122:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800c126:	f10b 0201 	add.w	r2, fp, #1
 800c12a:	9211      	str	r2, [sp, #68]	; 0x44
 800c12c:	f89b 2001 	ldrb.w	r2, [fp, #1]
 800c130:	2a2b      	cmp	r2, #43	; 0x2b
 800c132:	d071      	beq.n	800c218 <_strtod_l+0x280>
 800c134:	2a2d      	cmp	r2, #45	; 0x2d
 800c136:	d077      	beq.n	800c228 <_strtod_l+0x290>
 800c138:	f04f 0e00 	mov.w	lr, #0
 800c13c:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800c140:	2d09      	cmp	r5, #9
 800c142:	d97f      	bls.n	800c244 <_strtod_l+0x2ac>
 800c144:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800c148:	2500      	movs	r5, #0
 800c14a:	e09b      	b.n	800c284 <_strtod_l+0x2ec>
 800c14c:	2300      	movs	r3, #0
 800c14e:	e7c3      	b.n	800c0d8 <_strtod_l+0x140>
 800c150:	9906      	ldr	r1, [sp, #24]
 800c152:	2908      	cmp	r1, #8
 800c154:	bfdd      	ittte	le
 800c156:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800c158:	fb02 3301 	mlale	r3, r2, r1, r3
 800c15c:	9309      	strle	r3, [sp, #36]	; 0x24
 800c15e:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800c162:	9b06      	ldr	r3, [sp, #24]
 800c164:	3001      	adds	r0, #1
 800c166:	3301      	adds	r3, #1
 800c168:	9306      	str	r3, [sp, #24]
 800c16a:	9011      	str	r0, [sp, #68]	; 0x44
 800c16c:	e7be      	b.n	800c0ec <_strtod_l+0x154>
 800c16e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c170:	195a      	adds	r2, r3, r5
 800c172:	9211      	str	r2, [sp, #68]	; 0x44
 800c174:	5d5a      	ldrb	r2, [r3, r5]
 800c176:	9b06      	ldr	r3, [sp, #24]
 800c178:	b3a3      	cbz	r3, 800c1e4 <_strtod_l+0x24c>
 800c17a:	4607      	mov	r7, r0
 800c17c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c180:	2909      	cmp	r1, #9
 800c182:	d912      	bls.n	800c1aa <_strtod_l+0x212>
 800c184:	2101      	movs	r1, #1
 800c186:	e7c3      	b.n	800c110 <_strtod_l+0x178>
 800c188:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c18a:	1c5a      	adds	r2, r3, #1
 800c18c:	9211      	str	r2, [sp, #68]	; 0x44
 800c18e:	785a      	ldrb	r2, [r3, #1]
 800c190:	3001      	adds	r0, #1
 800c192:	2a30      	cmp	r2, #48	; 0x30
 800c194:	d0f8      	beq.n	800c188 <_strtod_l+0x1f0>
 800c196:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c19a:	2b08      	cmp	r3, #8
 800c19c:	f200 8497 	bhi.w	800cace <_strtod_l+0xb36>
 800c1a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c1a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c1a4:	4607      	mov	r7, r0
 800c1a6:	2000      	movs	r0, #0
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	3a30      	subs	r2, #48	; 0x30
 800c1ac:	f100 0101 	add.w	r1, r0, #1
 800c1b0:	d012      	beq.n	800c1d8 <_strtod_l+0x240>
 800c1b2:	440f      	add	r7, r1
 800c1b4:	eb00 0c03 	add.w	ip, r0, r3
 800c1b8:	4619      	mov	r1, r3
 800c1ba:	250a      	movs	r5, #10
 800c1bc:	4561      	cmp	r1, ip
 800c1be:	d113      	bne.n	800c1e8 <_strtod_l+0x250>
 800c1c0:	1819      	adds	r1, r3, r0
 800c1c2:	2908      	cmp	r1, #8
 800c1c4:	f103 0301 	add.w	r3, r3, #1
 800c1c8:	4403      	add	r3, r0
 800c1ca:	dc1c      	bgt.n	800c206 <_strtod_l+0x26e>
 800c1cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c1ce:	210a      	movs	r1, #10
 800c1d0:	fb01 2200 	mla	r2, r1, r0, r2
 800c1d4:	9209      	str	r2, [sp, #36]	; 0x24
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c1da:	1c50      	adds	r0, r2, #1
 800c1dc:	9011      	str	r0, [sp, #68]	; 0x44
 800c1de:	7852      	ldrb	r2, [r2, #1]
 800c1e0:	4608      	mov	r0, r1
 800c1e2:	e7cb      	b.n	800c17c <_strtod_l+0x1e4>
 800c1e4:	9806      	ldr	r0, [sp, #24]
 800c1e6:	e7d4      	b.n	800c192 <_strtod_l+0x1fa>
 800c1e8:	2908      	cmp	r1, #8
 800c1ea:	dc04      	bgt.n	800c1f6 <_strtod_l+0x25e>
 800c1ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c1ee:	436e      	muls	r6, r5
 800c1f0:	9609      	str	r6, [sp, #36]	; 0x24
 800c1f2:	3101      	adds	r1, #1
 800c1f4:	e7e2      	b.n	800c1bc <_strtod_l+0x224>
 800c1f6:	f101 0e01 	add.w	lr, r1, #1
 800c1fa:	f1be 0f10 	cmp.w	lr, #16
 800c1fe:	bfd8      	it	le
 800c200:	fb05 fa0a 	mulle.w	sl, r5, sl
 800c204:	e7f5      	b.n	800c1f2 <_strtod_l+0x25a>
 800c206:	2b10      	cmp	r3, #16
 800c208:	bfdc      	itt	le
 800c20a:	210a      	movle	r1, #10
 800c20c:	fb01 2a0a 	mlale	sl, r1, sl, r2
 800c210:	e7e1      	b.n	800c1d6 <_strtod_l+0x23e>
 800c212:	2700      	movs	r7, #0
 800c214:	2101      	movs	r1, #1
 800c216:	e780      	b.n	800c11a <_strtod_l+0x182>
 800c218:	f04f 0e00 	mov.w	lr, #0
 800c21c:	f10b 0202 	add.w	r2, fp, #2
 800c220:	9211      	str	r2, [sp, #68]	; 0x44
 800c222:	f89b 2002 	ldrb.w	r2, [fp, #2]
 800c226:	e789      	b.n	800c13c <_strtod_l+0x1a4>
 800c228:	f04f 0e01 	mov.w	lr, #1
 800c22c:	e7f6      	b.n	800c21c <_strtod_l+0x284>
 800c22e:	bf00      	nop
 800c230:	0801111c 	.word	0x0801111c
 800c234:	08010e6c 	.word	0x08010e6c
 800c238:	7ff00000 	.word	0x7ff00000
 800c23c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c23e:	1c55      	adds	r5, r2, #1
 800c240:	9511      	str	r5, [sp, #68]	; 0x44
 800c242:	7852      	ldrb	r2, [r2, #1]
 800c244:	2a30      	cmp	r2, #48	; 0x30
 800c246:	d0f9      	beq.n	800c23c <_strtod_l+0x2a4>
 800c248:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800c24c:	2d08      	cmp	r5, #8
 800c24e:	f63f af7b 	bhi.w	800c148 <_strtod_l+0x1b0>
 800c252:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800c256:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c258:	9207      	str	r2, [sp, #28]
 800c25a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c25c:	1c55      	adds	r5, r2, #1
 800c25e:	9511      	str	r5, [sp, #68]	; 0x44
 800c260:	7852      	ldrb	r2, [r2, #1]
 800c262:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c266:	2e09      	cmp	r6, #9
 800c268:	d937      	bls.n	800c2da <_strtod_l+0x342>
 800c26a:	9e07      	ldr	r6, [sp, #28]
 800c26c:	1bad      	subs	r5, r5, r6
 800c26e:	2d08      	cmp	r5, #8
 800c270:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800c274:	dc02      	bgt.n	800c27c <_strtod_l+0x2e4>
 800c276:	4565      	cmp	r5, ip
 800c278:	bfa8      	it	ge
 800c27a:	4665      	movge	r5, ip
 800c27c:	f1be 0f00 	cmp.w	lr, #0
 800c280:	d000      	beq.n	800c284 <_strtod_l+0x2ec>
 800c282:	426d      	negs	r5, r5
 800c284:	2b00      	cmp	r3, #0
 800c286:	d14d      	bne.n	800c324 <_strtod_l+0x38c>
 800c288:	9b04      	ldr	r3, [sp, #16]
 800c28a:	4303      	orrs	r3, r0
 800c28c:	f47f aec8 	bne.w	800c020 <_strtod_l+0x88>
 800c290:	2900      	cmp	r1, #0
 800c292:	f47f aee2 	bne.w	800c05a <_strtod_l+0xc2>
 800c296:	2a69      	cmp	r2, #105	; 0x69
 800c298:	d027      	beq.n	800c2ea <_strtod_l+0x352>
 800c29a:	dc24      	bgt.n	800c2e6 <_strtod_l+0x34e>
 800c29c:	2a49      	cmp	r2, #73	; 0x49
 800c29e:	d024      	beq.n	800c2ea <_strtod_l+0x352>
 800c2a0:	2a4e      	cmp	r2, #78	; 0x4e
 800c2a2:	f47f aeda 	bne.w	800c05a <_strtod_l+0xc2>
 800c2a6:	4996      	ldr	r1, [pc, #600]	; (800c500 <_strtod_l+0x568>)
 800c2a8:	a811      	add	r0, sp, #68	; 0x44
 800c2aa:	f001 ffe5 	bl	800e278 <__match>
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	f43f aed3 	beq.w	800c05a <_strtod_l+0xc2>
 800c2b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	2b28      	cmp	r3, #40	; 0x28
 800c2ba:	d12d      	bne.n	800c318 <_strtod_l+0x380>
 800c2bc:	4991      	ldr	r1, [pc, #580]	; (800c504 <_strtod_l+0x56c>)
 800c2be:	aa14      	add	r2, sp, #80	; 0x50
 800c2c0:	a811      	add	r0, sp, #68	; 0x44
 800c2c2:	f001 ffed 	bl	800e2a0 <__hexnan>
 800c2c6:	2805      	cmp	r0, #5
 800c2c8:	d126      	bne.n	800c318 <_strtod_l+0x380>
 800c2ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2cc:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800c2d0:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800c2d4:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800c2d8:	e6a2      	b.n	800c020 <_strtod_l+0x88>
 800c2da:	250a      	movs	r5, #10
 800c2dc:	fb05 250c 	mla	r5, r5, ip, r2
 800c2e0:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800c2e4:	e7b9      	b.n	800c25a <_strtod_l+0x2c2>
 800c2e6:	2a6e      	cmp	r2, #110	; 0x6e
 800c2e8:	e7db      	b.n	800c2a2 <_strtod_l+0x30a>
 800c2ea:	4987      	ldr	r1, [pc, #540]	; (800c508 <_strtod_l+0x570>)
 800c2ec:	a811      	add	r0, sp, #68	; 0x44
 800c2ee:	f001 ffc3 	bl	800e278 <__match>
 800c2f2:	2800      	cmp	r0, #0
 800c2f4:	f43f aeb1 	beq.w	800c05a <_strtod_l+0xc2>
 800c2f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c2fa:	4984      	ldr	r1, [pc, #528]	; (800c50c <_strtod_l+0x574>)
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	a811      	add	r0, sp, #68	; 0x44
 800c300:	9311      	str	r3, [sp, #68]	; 0x44
 800c302:	f001 ffb9 	bl	800e278 <__match>
 800c306:	b910      	cbnz	r0, 800c30e <_strtod_l+0x376>
 800c308:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c30a:	3301      	adds	r3, #1
 800c30c:	9311      	str	r3, [sp, #68]	; 0x44
 800c30e:	f8df 9210 	ldr.w	r9, [pc, #528]	; 800c520 <_strtod_l+0x588>
 800c312:	f04f 0800 	mov.w	r8, #0
 800c316:	e683      	b.n	800c020 <_strtod_l+0x88>
 800c318:	487d      	ldr	r0, [pc, #500]	; (800c510 <_strtod_l+0x578>)
 800c31a:	f003 f95d 	bl	800f5d8 <nan>
 800c31e:	ec59 8b10 	vmov	r8, r9, d0
 800c322:	e67d      	b.n	800c020 <_strtod_l+0x88>
 800c324:	1bea      	subs	r2, r5, r7
 800c326:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800c32a:	9207      	str	r2, [sp, #28]
 800c32c:	9a06      	ldr	r2, [sp, #24]
 800c32e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c332:	2a00      	cmp	r2, #0
 800c334:	bf08      	it	eq
 800c336:	461a      	moveq	r2, r3
 800c338:	2b10      	cmp	r3, #16
 800c33a:	9206      	str	r2, [sp, #24]
 800c33c:	461a      	mov	r2, r3
 800c33e:	bfa8      	it	ge
 800c340:	2210      	movge	r2, #16
 800c342:	2b09      	cmp	r3, #9
 800c344:	ec59 8b17 	vmov	r8, r9, d7
 800c348:	dd0c      	ble.n	800c364 <_strtod_l+0x3cc>
 800c34a:	4972      	ldr	r1, [pc, #456]	; (800c514 <_strtod_l+0x57c>)
 800c34c:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800c350:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800c354:	ee06 aa90 	vmov	s13, sl
 800c358:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800c35c:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c360:	ec59 8b16 	vmov	r8, r9, d6
 800c364:	2b0f      	cmp	r3, #15
 800c366:	dc36      	bgt.n	800c3d6 <_strtod_l+0x43e>
 800c368:	9907      	ldr	r1, [sp, #28]
 800c36a:	2900      	cmp	r1, #0
 800c36c:	f43f ae58 	beq.w	800c020 <_strtod_l+0x88>
 800c370:	dd23      	ble.n	800c3ba <_strtod_l+0x422>
 800c372:	2916      	cmp	r1, #22
 800c374:	dc0b      	bgt.n	800c38e <_strtod_l+0x3f6>
 800c376:	4b67      	ldr	r3, [pc, #412]	; (800c514 <_strtod_l+0x57c>)
 800c378:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800c37c:	ed93 7b00 	vldr	d7, [r3]
 800c380:	ec49 8b16 	vmov	d6, r8, r9
 800c384:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c388:	ec59 8b17 	vmov	r8, r9, d7
 800c38c:	e648      	b.n	800c020 <_strtod_l+0x88>
 800c38e:	9807      	ldr	r0, [sp, #28]
 800c390:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800c394:	4281      	cmp	r1, r0
 800c396:	db1e      	blt.n	800c3d6 <_strtod_l+0x43e>
 800c398:	4a5e      	ldr	r2, [pc, #376]	; (800c514 <_strtod_l+0x57c>)
 800c39a:	f1c3 030f 	rsb	r3, r3, #15
 800c39e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800c3a2:	ed91 7b00 	vldr	d7, [r1]
 800c3a6:	ec49 8b16 	vmov	d6, r8, r9
 800c3aa:	1ac3      	subs	r3, r0, r3
 800c3ac:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800c3b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c3b4:	ed92 6b00 	vldr	d6, [r2]
 800c3b8:	e7e4      	b.n	800c384 <_strtod_l+0x3ec>
 800c3ba:	9907      	ldr	r1, [sp, #28]
 800c3bc:	3116      	adds	r1, #22
 800c3be:	db0a      	blt.n	800c3d6 <_strtod_l+0x43e>
 800c3c0:	4b54      	ldr	r3, [pc, #336]	; (800c514 <_strtod_l+0x57c>)
 800c3c2:	1b7d      	subs	r5, r7, r5
 800c3c4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c3c8:	ed95 7b00 	vldr	d7, [r5]
 800c3cc:	ec49 8b16 	vmov	d6, r8, r9
 800c3d0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c3d4:	e7d8      	b.n	800c388 <_strtod_l+0x3f0>
 800c3d6:	9907      	ldr	r1, [sp, #28]
 800c3d8:	1a9a      	subs	r2, r3, r2
 800c3da:	440a      	add	r2, r1
 800c3dc:	2a00      	cmp	r2, #0
 800c3de:	dd6f      	ble.n	800c4c0 <_strtod_l+0x528>
 800c3e0:	f012 000f 	ands.w	r0, r2, #15
 800c3e4:	d00a      	beq.n	800c3fc <_strtod_l+0x464>
 800c3e6:	494b      	ldr	r1, [pc, #300]	; (800c514 <_strtod_l+0x57c>)
 800c3e8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c3ec:	ed91 7b00 	vldr	d7, [r1]
 800c3f0:	ec49 8b16 	vmov	d6, r8, r9
 800c3f4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c3f8:	ec59 8b17 	vmov	r8, r9, d7
 800c3fc:	f032 020f 	bics.w	r2, r2, #15
 800c400:	d04f      	beq.n	800c4a2 <_strtod_l+0x50a>
 800c402:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800c406:	dd22      	ble.n	800c44e <_strtod_l+0x4b6>
 800c408:	2500      	movs	r5, #0
 800c40a:	462e      	mov	r6, r5
 800c40c:	9506      	str	r5, [sp, #24]
 800c40e:	462f      	mov	r7, r5
 800c410:	2322      	movs	r3, #34	; 0x22
 800c412:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800c520 <_strtod_l+0x588>
 800c416:	6023      	str	r3, [r4, #0]
 800c418:	f04f 0800 	mov.w	r8, #0
 800c41c:	9b06      	ldr	r3, [sp, #24]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	f43f adfe 	beq.w	800c020 <_strtod_l+0x88>
 800c424:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c426:	4620      	mov	r0, r4
 800c428:	f002 f8aa 	bl	800e580 <_Bfree>
 800c42c:	4639      	mov	r1, r7
 800c42e:	4620      	mov	r0, r4
 800c430:	f002 f8a6 	bl	800e580 <_Bfree>
 800c434:	4631      	mov	r1, r6
 800c436:	4620      	mov	r0, r4
 800c438:	f002 f8a2 	bl	800e580 <_Bfree>
 800c43c:	9906      	ldr	r1, [sp, #24]
 800c43e:	4620      	mov	r0, r4
 800c440:	f002 f89e 	bl	800e580 <_Bfree>
 800c444:	4629      	mov	r1, r5
 800c446:	4620      	mov	r0, r4
 800c448:	f002 f89a 	bl	800e580 <_Bfree>
 800c44c:	e5e8      	b.n	800c020 <_strtod_l+0x88>
 800c44e:	2000      	movs	r0, #0
 800c450:	ec49 8b17 	vmov	d7, r8, r9
 800c454:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800c518 <_strtod_l+0x580>
 800c458:	1112      	asrs	r2, r2, #4
 800c45a:	4601      	mov	r1, r0
 800c45c:	2a01      	cmp	r2, #1
 800c45e:	dc23      	bgt.n	800c4a8 <_strtod_l+0x510>
 800c460:	b108      	cbz	r0, 800c466 <_strtod_l+0x4ce>
 800c462:	ec59 8b17 	vmov	r8, r9, d7
 800c466:	4a2c      	ldr	r2, [pc, #176]	; (800c518 <_strtod_l+0x580>)
 800c468:	482c      	ldr	r0, [pc, #176]	; (800c51c <_strtod_l+0x584>)
 800c46a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c46e:	ed92 7b00 	vldr	d7, [r2]
 800c472:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800c476:	ec49 8b16 	vmov	d6, r8, r9
 800c47a:	4a29      	ldr	r2, [pc, #164]	; (800c520 <_strtod_l+0x588>)
 800c47c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c480:	ee17 1a90 	vmov	r1, s15
 800c484:	400a      	ands	r2, r1
 800c486:	4282      	cmp	r2, r0
 800c488:	ec59 8b17 	vmov	r8, r9, d7
 800c48c:	d8bc      	bhi.n	800c408 <_strtod_l+0x470>
 800c48e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800c492:	4282      	cmp	r2, r0
 800c494:	bf86      	itte	hi
 800c496:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800c524 <_strtod_l+0x58c>
 800c49a:	f04f 38ff 	movhi.w	r8, #4294967295
 800c49e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	9204      	str	r2, [sp, #16]
 800c4a6:	e078      	b.n	800c59a <_strtod_l+0x602>
 800c4a8:	07d6      	lsls	r6, r2, #31
 800c4aa:	d504      	bpl.n	800c4b6 <_strtod_l+0x51e>
 800c4ac:	ed9c 6b00 	vldr	d6, [ip]
 800c4b0:	2001      	movs	r0, #1
 800c4b2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c4b6:	3101      	adds	r1, #1
 800c4b8:	1052      	asrs	r2, r2, #1
 800c4ba:	f10c 0c08 	add.w	ip, ip, #8
 800c4be:	e7cd      	b.n	800c45c <_strtod_l+0x4c4>
 800c4c0:	d0ef      	beq.n	800c4a2 <_strtod_l+0x50a>
 800c4c2:	4252      	negs	r2, r2
 800c4c4:	f012 000f 	ands.w	r0, r2, #15
 800c4c8:	d00a      	beq.n	800c4e0 <_strtod_l+0x548>
 800c4ca:	4912      	ldr	r1, [pc, #72]	; (800c514 <_strtod_l+0x57c>)
 800c4cc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c4d0:	ed91 7b00 	vldr	d7, [r1]
 800c4d4:	ec49 8b16 	vmov	d6, r8, r9
 800c4d8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c4dc:	ec59 8b17 	vmov	r8, r9, d7
 800c4e0:	1112      	asrs	r2, r2, #4
 800c4e2:	d0de      	beq.n	800c4a2 <_strtod_l+0x50a>
 800c4e4:	2a1f      	cmp	r2, #31
 800c4e6:	dd1f      	ble.n	800c528 <_strtod_l+0x590>
 800c4e8:	2500      	movs	r5, #0
 800c4ea:	462e      	mov	r6, r5
 800c4ec:	9506      	str	r5, [sp, #24]
 800c4ee:	462f      	mov	r7, r5
 800c4f0:	2322      	movs	r3, #34	; 0x22
 800c4f2:	f04f 0800 	mov.w	r8, #0
 800c4f6:	f04f 0900 	mov.w	r9, #0
 800c4fa:	6023      	str	r3, [r4, #0]
 800c4fc:	e78e      	b.n	800c41c <_strtod_l+0x484>
 800c4fe:	bf00      	nop
 800c500:	08010e3d 	.word	0x08010e3d
 800c504:	08010e80 	.word	0x08010e80
 800c508:	08010e35 	.word	0x08010e35
 800c50c:	08010fc4 	.word	0x08010fc4
 800c510:	080112d8 	.word	0x080112d8
 800c514:	080111b8 	.word	0x080111b8
 800c518:	08011190 	.word	0x08011190
 800c51c:	7ca00000 	.word	0x7ca00000
 800c520:	7ff00000 	.word	0x7ff00000
 800c524:	7fefffff 	.word	0x7fefffff
 800c528:	f012 0110 	ands.w	r1, r2, #16
 800c52c:	bf18      	it	ne
 800c52e:	216a      	movne	r1, #106	; 0x6a
 800c530:	9104      	str	r1, [sp, #16]
 800c532:	ec49 8b17 	vmov	d7, r8, r9
 800c536:	49be      	ldr	r1, [pc, #760]	; (800c830 <_strtod_l+0x898>)
 800c538:	2000      	movs	r0, #0
 800c53a:	07d6      	lsls	r6, r2, #31
 800c53c:	d504      	bpl.n	800c548 <_strtod_l+0x5b0>
 800c53e:	ed91 6b00 	vldr	d6, [r1]
 800c542:	2001      	movs	r0, #1
 800c544:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c548:	1052      	asrs	r2, r2, #1
 800c54a:	f101 0108 	add.w	r1, r1, #8
 800c54e:	d1f4      	bne.n	800c53a <_strtod_l+0x5a2>
 800c550:	b108      	cbz	r0, 800c556 <_strtod_l+0x5be>
 800c552:	ec59 8b17 	vmov	r8, r9, d7
 800c556:	9a04      	ldr	r2, [sp, #16]
 800c558:	b1c2      	cbz	r2, 800c58c <_strtod_l+0x5f4>
 800c55a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800c55e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800c562:	2a00      	cmp	r2, #0
 800c564:	4648      	mov	r0, r9
 800c566:	dd11      	ble.n	800c58c <_strtod_l+0x5f4>
 800c568:	2a1f      	cmp	r2, #31
 800c56a:	f340 812e 	ble.w	800c7ca <_strtod_l+0x832>
 800c56e:	2a34      	cmp	r2, #52	; 0x34
 800c570:	bfde      	ittt	le
 800c572:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800c576:	f04f 32ff 	movle.w	r2, #4294967295
 800c57a:	fa02 f101 	lslle.w	r1, r2, r1
 800c57e:	f04f 0800 	mov.w	r8, #0
 800c582:	bfcc      	ite	gt
 800c584:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800c588:	ea01 0900 	andle.w	r9, r1, r0
 800c58c:	ec49 8b17 	vmov	d7, r8, r9
 800c590:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c598:	d0a6      	beq.n	800c4e8 <_strtod_l+0x550>
 800c59a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c59c:	9200      	str	r2, [sp, #0]
 800c59e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c5a0:	9a06      	ldr	r2, [sp, #24]
 800c5a2:	4620      	mov	r0, r4
 800c5a4:	f002 f854 	bl	800e650 <__s2b>
 800c5a8:	9006      	str	r0, [sp, #24]
 800c5aa:	2800      	cmp	r0, #0
 800c5ac:	f43f af2c 	beq.w	800c408 <_strtod_l+0x470>
 800c5b0:	9b07      	ldr	r3, [sp, #28]
 800c5b2:	1b7d      	subs	r5, r7, r5
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	bfb4      	ite	lt
 800c5b8:	462b      	movlt	r3, r5
 800c5ba:	2300      	movge	r3, #0
 800c5bc:	9309      	str	r3, [sp, #36]	; 0x24
 800c5be:	9b07      	ldr	r3, [sp, #28]
 800c5c0:	ed9f 9b93 	vldr	d9, [pc, #588]	; 800c810 <_strtod_l+0x878>
 800c5c4:	ed9f ab94 	vldr	d10, [pc, #592]	; 800c818 <_strtod_l+0x880>
 800c5c8:	ed9f bb95 	vldr	d11, [pc, #596]	; 800c820 <_strtod_l+0x888>
 800c5cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c5d0:	2500      	movs	r5, #0
 800c5d2:	930c      	str	r3, [sp, #48]	; 0x30
 800c5d4:	462e      	mov	r6, r5
 800c5d6:	9b06      	ldr	r3, [sp, #24]
 800c5d8:	4620      	mov	r0, r4
 800c5da:	6859      	ldr	r1, [r3, #4]
 800c5dc:	f001 ff90 	bl	800e500 <_Balloc>
 800c5e0:	4607      	mov	r7, r0
 800c5e2:	2800      	cmp	r0, #0
 800c5e4:	f43f af14 	beq.w	800c410 <_strtod_l+0x478>
 800c5e8:	9b06      	ldr	r3, [sp, #24]
 800c5ea:	691a      	ldr	r2, [r3, #16]
 800c5ec:	3202      	adds	r2, #2
 800c5ee:	f103 010c 	add.w	r1, r3, #12
 800c5f2:	0092      	lsls	r2, r2, #2
 800c5f4:	300c      	adds	r0, #12
 800c5f6:	f001 ff75 	bl	800e4e4 <memcpy>
 800c5fa:	ec49 8b10 	vmov	d0, r8, r9
 800c5fe:	aa14      	add	r2, sp, #80	; 0x50
 800c600:	a913      	add	r1, sp, #76	; 0x4c
 800c602:	4620      	mov	r0, r4
 800c604:	f002 fb6a 	bl	800ecdc <__d2b>
 800c608:	ec49 8b18 	vmov	d8, r8, r9
 800c60c:	9012      	str	r0, [sp, #72]	; 0x48
 800c60e:	2800      	cmp	r0, #0
 800c610:	f43f aefe 	beq.w	800c410 <_strtod_l+0x478>
 800c614:	2101      	movs	r1, #1
 800c616:	4620      	mov	r0, r4
 800c618:	f002 f8b4 	bl	800e784 <__i2b>
 800c61c:	4606      	mov	r6, r0
 800c61e:	2800      	cmp	r0, #0
 800c620:	f43f aef6 	beq.w	800c410 <_strtod_l+0x478>
 800c624:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c626:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c628:	2b00      	cmp	r3, #0
 800c62a:	bfab      	itete	ge
 800c62c:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800c62e:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800c630:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800c634:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800c638:	bfac      	ite	ge
 800c63a:	eb03 0b02 	addge.w	fp, r3, r2
 800c63e:	eba2 0a03 	sublt.w	sl, r2, r3
 800c642:	9a04      	ldr	r2, [sp, #16]
 800c644:	1a9b      	subs	r3, r3, r2
 800c646:	440b      	add	r3, r1
 800c648:	4a7a      	ldr	r2, [pc, #488]	; (800c834 <_strtod_l+0x89c>)
 800c64a:	3b01      	subs	r3, #1
 800c64c:	4293      	cmp	r3, r2
 800c64e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800c652:	f280 80cd 	bge.w	800c7f0 <_strtod_l+0x858>
 800c656:	1ad2      	subs	r2, r2, r3
 800c658:	2a1f      	cmp	r2, #31
 800c65a:	eba1 0102 	sub.w	r1, r1, r2
 800c65e:	f04f 0001 	mov.w	r0, #1
 800c662:	f300 80b9 	bgt.w	800c7d8 <_strtod_l+0x840>
 800c666:	fa00 f302 	lsl.w	r3, r0, r2
 800c66a:	930b      	str	r3, [sp, #44]	; 0x2c
 800c66c:	2300      	movs	r3, #0
 800c66e:	930a      	str	r3, [sp, #40]	; 0x28
 800c670:	eb0b 0301 	add.w	r3, fp, r1
 800c674:	9a04      	ldr	r2, [sp, #16]
 800c676:	459b      	cmp	fp, r3
 800c678:	448a      	add	sl, r1
 800c67a:	4492      	add	sl, r2
 800c67c:	465a      	mov	r2, fp
 800c67e:	bfa8      	it	ge
 800c680:	461a      	movge	r2, r3
 800c682:	4552      	cmp	r2, sl
 800c684:	bfa8      	it	ge
 800c686:	4652      	movge	r2, sl
 800c688:	2a00      	cmp	r2, #0
 800c68a:	bfc2      	ittt	gt
 800c68c:	1a9b      	subgt	r3, r3, r2
 800c68e:	ebaa 0a02 	subgt.w	sl, sl, r2
 800c692:	ebab 0b02 	subgt.w	fp, fp, r2
 800c696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c698:	2a00      	cmp	r2, #0
 800c69a:	dd18      	ble.n	800c6ce <_strtod_l+0x736>
 800c69c:	4631      	mov	r1, r6
 800c69e:	4620      	mov	r0, r4
 800c6a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6a2:	f002 f92f 	bl	800e904 <__pow5mult>
 800c6a6:	4606      	mov	r6, r0
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	f43f aeb1 	beq.w	800c410 <_strtod_l+0x478>
 800c6ae:	4601      	mov	r1, r0
 800c6b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	f002 f87c 	bl	800e7b0 <__multiply>
 800c6b8:	900e      	str	r0, [sp, #56]	; 0x38
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	f43f aea8 	beq.w	800c410 <_strtod_l+0x478>
 800c6c0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c6c2:	4620      	mov	r0, r4
 800c6c4:	f001 ff5c 	bl	800e580 <_Bfree>
 800c6c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c6ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c6cc:	9212      	str	r2, [sp, #72]	; 0x48
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	f300 8093 	bgt.w	800c7fa <_strtod_l+0x862>
 800c6d4:	9b07      	ldr	r3, [sp, #28]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	dd08      	ble.n	800c6ec <_strtod_l+0x754>
 800c6da:	4639      	mov	r1, r7
 800c6dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c6de:	4620      	mov	r0, r4
 800c6e0:	f002 f910 	bl	800e904 <__pow5mult>
 800c6e4:	4607      	mov	r7, r0
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	f43f ae92 	beq.w	800c410 <_strtod_l+0x478>
 800c6ec:	f1ba 0f00 	cmp.w	sl, #0
 800c6f0:	dd08      	ble.n	800c704 <_strtod_l+0x76c>
 800c6f2:	4639      	mov	r1, r7
 800c6f4:	4652      	mov	r2, sl
 800c6f6:	4620      	mov	r0, r4
 800c6f8:	f002 f95e 	bl	800e9b8 <__lshift>
 800c6fc:	4607      	mov	r7, r0
 800c6fe:	2800      	cmp	r0, #0
 800c700:	f43f ae86 	beq.w	800c410 <_strtod_l+0x478>
 800c704:	f1bb 0f00 	cmp.w	fp, #0
 800c708:	dd08      	ble.n	800c71c <_strtod_l+0x784>
 800c70a:	4631      	mov	r1, r6
 800c70c:	465a      	mov	r2, fp
 800c70e:	4620      	mov	r0, r4
 800c710:	f002 f952 	bl	800e9b8 <__lshift>
 800c714:	4606      	mov	r6, r0
 800c716:	2800      	cmp	r0, #0
 800c718:	f43f ae7a 	beq.w	800c410 <_strtod_l+0x478>
 800c71c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c71e:	463a      	mov	r2, r7
 800c720:	4620      	mov	r0, r4
 800c722:	f002 f9d5 	bl	800ead0 <__mdiff>
 800c726:	4605      	mov	r5, r0
 800c728:	2800      	cmp	r0, #0
 800c72a:	f43f ae71 	beq.w	800c410 <_strtod_l+0x478>
 800c72e:	2300      	movs	r3, #0
 800c730:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800c734:	60c3      	str	r3, [r0, #12]
 800c736:	4631      	mov	r1, r6
 800c738:	f002 f9ae 	bl	800ea98 <__mcmp>
 800c73c:	2800      	cmp	r0, #0
 800c73e:	da7d      	bge.n	800c83c <_strtod_l+0x8a4>
 800c740:	ea5a 0308 	orrs.w	r3, sl, r8
 800c744:	f040 80a3 	bne.w	800c88e <_strtod_l+0x8f6>
 800c748:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	f040 809e 	bne.w	800c88e <_strtod_l+0x8f6>
 800c752:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c756:	0d1b      	lsrs	r3, r3, #20
 800c758:	051b      	lsls	r3, r3, #20
 800c75a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c75e:	f240 8096 	bls.w	800c88e <_strtod_l+0x8f6>
 800c762:	696b      	ldr	r3, [r5, #20]
 800c764:	b91b      	cbnz	r3, 800c76e <_strtod_l+0x7d6>
 800c766:	692b      	ldr	r3, [r5, #16]
 800c768:	2b01      	cmp	r3, #1
 800c76a:	f340 8090 	ble.w	800c88e <_strtod_l+0x8f6>
 800c76e:	4629      	mov	r1, r5
 800c770:	2201      	movs	r2, #1
 800c772:	4620      	mov	r0, r4
 800c774:	f002 f920 	bl	800e9b8 <__lshift>
 800c778:	4631      	mov	r1, r6
 800c77a:	4605      	mov	r5, r0
 800c77c:	f002 f98c 	bl	800ea98 <__mcmp>
 800c780:	2800      	cmp	r0, #0
 800c782:	f340 8084 	ble.w	800c88e <_strtod_l+0x8f6>
 800c786:	9904      	ldr	r1, [sp, #16]
 800c788:	4a2b      	ldr	r2, [pc, #172]	; (800c838 <_strtod_l+0x8a0>)
 800c78a:	464b      	mov	r3, r9
 800c78c:	2900      	cmp	r1, #0
 800c78e:	f000 809d 	beq.w	800c8cc <_strtod_l+0x934>
 800c792:	ea02 0109 	and.w	r1, r2, r9
 800c796:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c79a:	f300 8097 	bgt.w	800c8cc <_strtod_l+0x934>
 800c79e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c7a2:	f77f aea5 	ble.w	800c4f0 <_strtod_l+0x558>
 800c7a6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800c828 <_strtod_l+0x890>
 800c7aa:	ec49 8b16 	vmov	d6, r8, r9
 800c7ae:	ee26 7b07 	vmul.f64	d7, d6, d7
 800c7b2:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c7b6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c7ba:	4313      	orrs	r3, r2
 800c7bc:	bf08      	it	eq
 800c7be:	2322      	moveq	r3, #34	; 0x22
 800c7c0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c7c4:	bf08      	it	eq
 800c7c6:	6023      	streq	r3, [r4, #0]
 800c7c8:	e62c      	b.n	800c424 <_strtod_l+0x48c>
 800c7ca:	f04f 31ff 	mov.w	r1, #4294967295
 800c7ce:	fa01 f202 	lsl.w	r2, r1, r2
 800c7d2:	ea02 0808 	and.w	r8, r2, r8
 800c7d6:	e6d9      	b.n	800c58c <_strtod_l+0x5f4>
 800c7d8:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800c7dc:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800c7e0:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800c7e4:	33e2      	adds	r3, #226	; 0xe2
 800c7e6:	fa00 f303 	lsl.w	r3, r0, r3
 800c7ea:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800c7ee:	e73f      	b.n	800c670 <_strtod_l+0x6d8>
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	2301      	movs	r3, #1
 800c7f4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c7f8:	e73a      	b.n	800c670 <_strtod_l+0x6d8>
 800c7fa:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c7fc:	461a      	mov	r2, r3
 800c7fe:	4620      	mov	r0, r4
 800c800:	f002 f8da 	bl	800e9b8 <__lshift>
 800c804:	9012      	str	r0, [sp, #72]	; 0x48
 800c806:	2800      	cmp	r0, #0
 800c808:	f47f af64 	bne.w	800c6d4 <_strtod_l+0x73c>
 800c80c:	e600      	b.n	800c410 <_strtod_l+0x478>
 800c80e:	bf00      	nop
 800c810:	94a03595 	.word	0x94a03595
 800c814:	3fcfffff 	.word	0x3fcfffff
 800c818:	94a03595 	.word	0x94a03595
 800c81c:	3fdfffff 	.word	0x3fdfffff
 800c820:	35afe535 	.word	0x35afe535
 800c824:	3fe00000 	.word	0x3fe00000
 800c828:	00000000 	.word	0x00000000
 800c82c:	39500000 	.word	0x39500000
 800c830:	08010e98 	.word	0x08010e98
 800c834:	fffffc02 	.word	0xfffffc02
 800c838:	7ff00000 	.word	0x7ff00000
 800c83c:	46cb      	mov	fp, r9
 800c83e:	d15f      	bne.n	800c900 <_strtod_l+0x968>
 800c840:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c844:	f1ba 0f00 	cmp.w	sl, #0
 800c848:	d02a      	beq.n	800c8a0 <_strtod_l+0x908>
 800c84a:	4aa7      	ldr	r2, [pc, #668]	; (800cae8 <_strtod_l+0xb50>)
 800c84c:	4293      	cmp	r3, r2
 800c84e:	d12b      	bne.n	800c8a8 <_strtod_l+0x910>
 800c850:	9b04      	ldr	r3, [sp, #16]
 800c852:	4642      	mov	r2, r8
 800c854:	b1fb      	cbz	r3, 800c896 <_strtod_l+0x8fe>
 800c856:	4ba5      	ldr	r3, [pc, #660]	; (800caec <_strtod_l+0xb54>)
 800c858:	ea09 0303 	and.w	r3, r9, r3
 800c85c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c860:	f04f 31ff 	mov.w	r1, #4294967295
 800c864:	d81a      	bhi.n	800c89c <_strtod_l+0x904>
 800c866:	0d1b      	lsrs	r3, r3, #20
 800c868:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c86c:	fa01 f303 	lsl.w	r3, r1, r3
 800c870:	429a      	cmp	r2, r3
 800c872:	d119      	bne.n	800c8a8 <_strtod_l+0x910>
 800c874:	4b9e      	ldr	r3, [pc, #632]	; (800caf0 <_strtod_l+0xb58>)
 800c876:	459b      	cmp	fp, r3
 800c878:	d102      	bne.n	800c880 <_strtod_l+0x8e8>
 800c87a:	3201      	adds	r2, #1
 800c87c:	f43f adc8 	beq.w	800c410 <_strtod_l+0x478>
 800c880:	4b9a      	ldr	r3, [pc, #616]	; (800caec <_strtod_l+0xb54>)
 800c882:	ea0b 0303 	and.w	r3, fp, r3
 800c886:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800c88a:	f04f 0800 	mov.w	r8, #0
 800c88e:	9b04      	ldr	r3, [sp, #16]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d188      	bne.n	800c7a6 <_strtod_l+0x80e>
 800c894:	e5c6      	b.n	800c424 <_strtod_l+0x48c>
 800c896:	f04f 33ff 	mov.w	r3, #4294967295
 800c89a:	e7e9      	b.n	800c870 <_strtod_l+0x8d8>
 800c89c:	460b      	mov	r3, r1
 800c89e:	e7e7      	b.n	800c870 <_strtod_l+0x8d8>
 800c8a0:	ea53 0308 	orrs.w	r3, r3, r8
 800c8a4:	f43f af6f 	beq.w	800c786 <_strtod_l+0x7ee>
 800c8a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8aa:	b1cb      	cbz	r3, 800c8e0 <_strtod_l+0x948>
 800c8ac:	ea13 0f0b 	tst.w	r3, fp
 800c8b0:	d0ed      	beq.n	800c88e <_strtod_l+0x8f6>
 800c8b2:	9a04      	ldr	r2, [sp, #16]
 800c8b4:	4640      	mov	r0, r8
 800c8b6:	4649      	mov	r1, r9
 800c8b8:	f1ba 0f00 	cmp.w	sl, #0
 800c8bc:	d014      	beq.n	800c8e8 <_strtod_l+0x950>
 800c8be:	f7ff fb4f 	bl	800bf60 <sulp>
 800c8c2:	ee38 7b00 	vadd.f64	d7, d8, d0
 800c8c6:	ec59 8b17 	vmov	r8, r9, d7
 800c8ca:	e7e0      	b.n	800c88e <_strtod_l+0x8f6>
 800c8cc:	4013      	ands	r3, r2
 800c8ce:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c8d2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c8d6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c8da:	f04f 38ff 	mov.w	r8, #4294967295
 800c8de:	e7d6      	b.n	800c88e <_strtod_l+0x8f6>
 800c8e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8e2:	ea13 0f08 	tst.w	r3, r8
 800c8e6:	e7e3      	b.n	800c8b0 <_strtod_l+0x918>
 800c8e8:	f7ff fb3a 	bl	800bf60 <sulp>
 800c8ec:	ee38 0b40 	vsub.f64	d0, d8, d0
 800c8f0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800c8f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8f8:	ec59 8b10 	vmov	r8, r9, d0
 800c8fc:	d1c7      	bne.n	800c88e <_strtod_l+0x8f6>
 800c8fe:	e5f7      	b.n	800c4f0 <_strtod_l+0x558>
 800c900:	4631      	mov	r1, r6
 800c902:	4628      	mov	r0, r5
 800c904:	f002 fa46 	bl	800ed94 <__ratio>
 800c908:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800c90c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c914:	d865      	bhi.n	800c9e2 <_strtod_l+0xa4a>
 800c916:	f1ba 0f00 	cmp.w	sl, #0
 800c91a:	d042      	beq.n	800c9a2 <_strtod_l+0xa0a>
 800c91c:	4b75      	ldr	r3, [pc, #468]	; (800caf4 <_strtod_l+0xb5c>)
 800c91e:	2200      	movs	r2, #0
 800c920:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800c924:	4871      	ldr	r0, [pc, #452]	; (800caec <_strtod_l+0xb54>)
 800c926:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800cb00 <_strtod_l+0xb68>
 800c92a:	ea0b 0100 	and.w	r1, fp, r0
 800c92e:	4561      	cmp	r1, ip
 800c930:	f040 808e 	bne.w	800ca50 <_strtod_l+0xab8>
 800c934:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800c938:	ec49 8b10 	vmov	d0, r8, r9
 800c93c:	ec43 2b1c 	vmov	d12, r2, r3
 800c940:	910a      	str	r1, [sp, #40]	; 0x28
 800c942:	f002 f94f 	bl	800ebe4 <__ulp>
 800c946:	ec49 8b1e 	vmov	d14, r8, r9
 800c94a:	4868      	ldr	r0, [pc, #416]	; (800caec <_strtod_l+0xb54>)
 800c94c:	eeac eb00 	vfma.f64	d14, d12, d0
 800c950:	ee1e 3a90 	vmov	r3, s29
 800c954:	4a68      	ldr	r2, [pc, #416]	; (800caf8 <_strtod_l+0xb60>)
 800c956:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c958:	4018      	ands	r0, r3
 800c95a:	4290      	cmp	r0, r2
 800c95c:	ec59 8b1e 	vmov	r8, r9, d14
 800c960:	d94e      	bls.n	800ca00 <_strtod_l+0xa68>
 800c962:	ee18 3a90 	vmov	r3, s17
 800c966:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d104      	bne.n	800c978 <_strtod_l+0x9e0>
 800c96e:	ee18 3a10 	vmov	r3, s16
 800c972:	3301      	adds	r3, #1
 800c974:	f43f ad4c 	beq.w	800c410 <_strtod_l+0x478>
 800c978:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800caf0 <_strtod_l+0xb58>
 800c97c:	f04f 38ff 	mov.w	r8, #4294967295
 800c980:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c982:	4620      	mov	r0, r4
 800c984:	f001 fdfc 	bl	800e580 <_Bfree>
 800c988:	4639      	mov	r1, r7
 800c98a:	4620      	mov	r0, r4
 800c98c:	f001 fdf8 	bl	800e580 <_Bfree>
 800c990:	4631      	mov	r1, r6
 800c992:	4620      	mov	r0, r4
 800c994:	f001 fdf4 	bl	800e580 <_Bfree>
 800c998:	4629      	mov	r1, r5
 800c99a:	4620      	mov	r0, r4
 800c99c:	f001 fdf0 	bl	800e580 <_Bfree>
 800c9a0:	e619      	b.n	800c5d6 <_strtod_l+0x63e>
 800c9a2:	f1b8 0f00 	cmp.w	r8, #0
 800c9a6:	d112      	bne.n	800c9ce <_strtod_l+0xa36>
 800c9a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c9ac:	b9b3      	cbnz	r3, 800c9dc <_strtod_l+0xa44>
 800c9ae:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800c9b2:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c9b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9ba:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800c9be:	bf58      	it	pl
 800c9c0:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 800c9c4:	eeb1 7b4d 	vneg.f64	d7, d13
 800c9c8:	ec53 2b17 	vmov	r2, r3, d7
 800c9cc:	e7aa      	b.n	800c924 <_strtod_l+0x98c>
 800c9ce:	f1b8 0f01 	cmp.w	r8, #1
 800c9d2:	d103      	bne.n	800c9dc <_strtod_l+0xa44>
 800c9d4:	f1b9 0f00 	cmp.w	r9, #0
 800c9d8:	f43f ad8a 	beq.w	800c4f0 <_strtod_l+0x558>
 800c9dc:	4b47      	ldr	r3, [pc, #284]	; (800cafc <_strtod_l+0xb64>)
 800c9de:	2200      	movs	r2, #0
 800c9e0:	e79e      	b.n	800c920 <_strtod_l+0x988>
 800c9e2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800c9e6:	ee20 db0d 	vmul.f64	d13, d0, d13
 800c9ea:	f1ba 0f00 	cmp.w	sl, #0
 800c9ee:	d104      	bne.n	800c9fa <_strtod_l+0xa62>
 800c9f0:	eeb1 7b4d 	vneg.f64	d7, d13
 800c9f4:	ec53 2b17 	vmov	r2, r3, d7
 800c9f8:	e794      	b.n	800c924 <_strtod_l+0x98c>
 800c9fa:	eeb0 7b4d 	vmov.f64	d7, d13
 800c9fe:	e7f9      	b.n	800c9f4 <_strtod_l+0xa5c>
 800ca00:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800ca04:	9b04      	ldr	r3, [sp, #16]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d1ba      	bne.n	800c980 <_strtod_l+0x9e8>
 800ca0a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ca0e:	0d1b      	lsrs	r3, r3, #20
 800ca10:	051b      	lsls	r3, r3, #20
 800ca12:	4299      	cmp	r1, r3
 800ca14:	d1b4      	bne.n	800c980 <_strtod_l+0x9e8>
 800ca16:	ec51 0b1d 	vmov	r0, r1, d13
 800ca1a:	f7f3 fe8d 	bl	8000738 <__aeabi_d2lz>
 800ca1e:	f7f3 fe45 	bl	80006ac <__aeabi_l2d>
 800ca22:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca26:	ec41 0b17 	vmov	d7, r0, r1
 800ca2a:	ea43 0308 	orr.w	r3, r3, r8
 800ca2e:	ea53 030a 	orrs.w	r3, r3, sl
 800ca32:	ee3d db47 	vsub.f64	d13, d13, d7
 800ca36:	d03c      	beq.n	800cab2 <_strtod_l+0xb1a>
 800ca38:	eeb4 dbca 	vcmpe.f64	d13, d10
 800ca3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca40:	f53f acf0 	bmi.w	800c424 <_strtod_l+0x48c>
 800ca44:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800ca48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca4c:	dd98      	ble.n	800c980 <_strtod_l+0x9e8>
 800ca4e:	e4e9      	b.n	800c424 <_strtod_l+0x48c>
 800ca50:	9804      	ldr	r0, [sp, #16]
 800ca52:	b1f0      	cbz	r0, 800ca92 <_strtod_l+0xafa>
 800ca54:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800ca58:	d81b      	bhi.n	800ca92 <_strtod_l+0xafa>
 800ca5a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800cae0 <_strtod_l+0xb48>
 800ca5e:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800ca62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca66:	d811      	bhi.n	800ca8c <_strtod_l+0xaf4>
 800ca68:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800ca6c:	ee1d 3a10 	vmov	r3, s26
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	bf38      	it	cc
 800ca74:	2301      	movcc	r3, #1
 800ca76:	ee0d 3a10 	vmov	s26, r3
 800ca7a:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800ca7e:	f1ba 0f00 	cmp.w	sl, #0
 800ca82:	d113      	bne.n	800caac <_strtod_l+0xb14>
 800ca84:	eeb1 7b4d 	vneg.f64	d7, d13
 800ca88:	ec53 2b17 	vmov	r2, r3, d7
 800ca8c:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800ca90:	1a43      	subs	r3, r0, r1
 800ca92:	eeb0 0b48 	vmov.f64	d0, d8
 800ca96:	ec43 2b1c 	vmov	d12, r2, r3
 800ca9a:	910a      	str	r1, [sp, #40]	; 0x28
 800ca9c:	f002 f8a2 	bl	800ebe4 <__ulp>
 800caa0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800caa2:	eeac 8b00 	vfma.f64	d8, d12, d0
 800caa6:	ec59 8b18 	vmov	r8, r9, d8
 800caaa:	e7ab      	b.n	800ca04 <_strtod_l+0xa6c>
 800caac:	eeb0 7b4d 	vmov.f64	d7, d13
 800cab0:	e7ea      	b.n	800ca88 <_strtod_l+0xaf0>
 800cab2:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800cab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caba:	f57f af61 	bpl.w	800c980 <_strtod_l+0x9e8>
 800cabe:	e4b1      	b.n	800c424 <_strtod_l+0x48c>
 800cac0:	2300      	movs	r3, #0
 800cac2:	9308      	str	r3, [sp, #32]
 800cac4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cac6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cac8:	6013      	str	r3, [r2, #0]
 800caca:	f7ff baad 	b.w	800c028 <_strtod_l+0x90>
 800cace:	2a65      	cmp	r2, #101	; 0x65
 800cad0:	f43f ab9f 	beq.w	800c212 <_strtod_l+0x27a>
 800cad4:	2a45      	cmp	r2, #69	; 0x45
 800cad6:	f43f ab9c 	beq.w	800c212 <_strtod_l+0x27a>
 800cada:	2101      	movs	r1, #1
 800cadc:	f7ff bbd4 	b.w	800c288 <_strtod_l+0x2f0>
 800cae0:	ffc00000 	.word	0xffc00000
 800cae4:	41dfffff 	.word	0x41dfffff
 800cae8:	000fffff 	.word	0x000fffff
 800caec:	7ff00000 	.word	0x7ff00000
 800caf0:	7fefffff 	.word	0x7fefffff
 800caf4:	3ff00000 	.word	0x3ff00000
 800caf8:	7c9fffff 	.word	0x7c9fffff
 800cafc:	bff00000 	.word	0xbff00000
 800cb00:	7fe00000 	.word	0x7fe00000

0800cb04 <_strtod_r>:
 800cb04:	4b01      	ldr	r3, [pc, #4]	; (800cb0c <_strtod_r+0x8>)
 800cb06:	f7ff ba47 	b.w	800bf98 <_strtod_l>
 800cb0a:	bf00      	nop
 800cb0c:	20000078 	.word	0x20000078

0800cb10 <_strtol_l.constprop.0>:
 800cb10:	2b01      	cmp	r3, #1
 800cb12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb16:	d001      	beq.n	800cb1c <_strtol_l.constprop.0+0xc>
 800cb18:	2b24      	cmp	r3, #36	; 0x24
 800cb1a:	d906      	bls.n	800cb2a <_strtol_l.constprop.0+0x1a>
 800cb1c:	f7fe faf2 	bl	800b104 <__errno>
 800cb20:	2316      	movs	r3, #22
 800cb22:	6003      	str	r3, [r0, #0]
 800cb24:	2000      	movs	r0, #0
 800cb26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb2a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cc10 <_strtol_l.constprop.0+0x100>
 800cb2e:	460d      	mov	r5, r1
 800cb30:	462e      	mov	r6, r5
 800cb32:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb36:	f814 700c 	ldrb.w	r7, [r4, ip]
 800cb3a:	f017 0708 	ands.w	r7, r7, #8
 800cb3e:	d1f7      	bne.n	800cb30 <_strtol_l.constprop.0+0x20>
 800cb40:	2c2d      	cmp	r4, #45	; 0x2d
 800cb42:	d132      	bne.n	800cbaa <_strtol_l.constprop.0+0x9a>
 800cb44:	782c      	ldrb	r4, [r5, #0]
 800cb46:	2701      	movs	r7, #1
 800cb48:	1cb5      	adds	r5, r6, #2
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d05b      	beq.n	800cc06 <_strtol_l.constprop.0+0xf6>
 800cb4e:	2b10      	cmp	r3, #16
 800cb50:	d109      	bne.n	800cb66 <_strtol_l.constprop.0+0x56>
 800cb52:	2c30      	cmp	r4, #48	; 0x30
 800cb54:	d107      	bne.n	800cb66 <_strtol_l.constprop.0+0x56>
 800cb56:	782c      	ldrb	r4, [r5, #0]
 800cb58:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cb5c:	2c58      	cmp	r4, #88	; 0x58
 800cb5e:	d14d      	bne.n	800cbfc <_strtol_l.constprop.0+0xec>
 800cb60:	786c      	ldrb	r4, [r5, #1]
 800cb62:	2310      	movs	r3, #16
 800cb64:	3502      	adds	r5, #2
 800cb66:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cb6a:	f108 38ff 	add.w	r8, r8, #4294967295
 800cb6e:	f04f 0c00 	mov.w	ip, #0
 800cb72:	fbb8 f9f3 	udiv	r9, r8, r3
 800cb76:	4666      	mov	r6, ip
 800cb78:	fb03 8a19 	mls	sl, r3, r9, r8
 800cb7c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800cb80:	f1be 0f09 	cmp.w	lr, #9
 800cb84:	d816      	bhi.n	800cbb4 <_strtol_l.constprop.0+0xa4>
 800cb86:	4674      	mov	r4, lr
 800cb88:	42a3      	cmp	r3, r4
 800cb8a:	dd24      	ble.n	800cbd6 <_strtol_l.constprop.0+0xc6>
 800cb8c:	f1bc 0f00 	cmp.w	ip, #0
 800cb90:	db1e      	blt.n	800cbd0 <_strtol_l.constprop.0+0xc0>
 800cb92:	45b1      	cmp	r9, r6
 800cb94:	d31c      	bcc.n	800cbd0 <_strtol_l.constprop.0+0xc0>
 800cb96:	d101      	bne.n	800cb9c <_strtol_l.constprop.0+0x8c>
 800cb98:	45a2      	cmp	sl, r4
 800cb9a:	db19      	blt.n	800cbd0 <_strtol_l.constprop.0+0xc0>
 800cb9c:	fb06 4603 	mla	r6, r6, r3, r4
 800cba0:	f04f 0c01 	mov.w	ip, #1
 800cba4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cba8:	e7e8      	b.n	800cb7c <_strtol_l.constprop.0+0x6c>
 800cbaa:	2c2b      	cmp	r4, #43	; 0x2b
 800cbac:	bf04      	itt	eq
 800cbae:	782c      	ldrbeq	r4, [r5, #0]
 800cbb0:	1cb5      	addeq	r5, r6, #2
 800cbb2:	e7ca      	b.n	800cb4a <_strtol_l.constprop.0+0x3a>
 800cbb4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800cbb8:	f1be 0f19 	cmp.w	lr, #25
 800cbbc:	d801      	bhi.n	800cbc2 <_strtol_l.constprop.0+0xb2>
 800cbbe:	3c37      	subs	r4, #55	; 0x37
 800cbc0:	e7e2      	b.n	800cb88 <_strtol_l.constprop.0+0x78>
 800cbc2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800cbc6:	f1be 0f19 	cmp.w	lr, #25
 800cbca:	d804      	bhi.n	800cbd6 <_strtol_l.constprop.0+0xc6>
 800cbcc:	3c57      	subs	r4, #87	; 0x57
 800cbce:	e7db      	b.n	800cb88 <_strtol_l.constprop.0+0x78>
 800cbd0:	f04f 3cff 	mov.w	ip, #4294967295
 800cbd4:	e7e6      	b.n	800cba4 <_strtol_l.constprop.0+0x94>
 800cbd6:	f1bc 0f00 	cmp.w	ip, #0
 800cbda:	da05      	bge.n	800cbe8 <_strtol_l.constprop.0+0xd8>
 800cbdc:	2322      	movs	r3, #34	; 0x22
 800cbde:	6003      	str	r3, [r0, #0]
 800cbe0:	4646      	mov	r6, r8
 800cbe2:	b942      	cbnz	r2, 800cbf6 <_strtol_l.constprop.0+0xe6>
 800cbe4:	4630      	mov	r0, r6
 800cbe6:	e79e      	b.n	800cb26 <_strtol_l.constprop.0+0x16>
 800cbe8:	b107      	cbz	r7, 800cbec <_strtol_l.constprop.0+0xdc>
 800cbea:	4276      	negs	r6, r6
 800cbec:	2a00      	cmp	r2, #0
 800cbee:	d0f9      	beq.n	800cbe4 <_strtol_l.constprop.0+0xd4>
 800cbf0:	f1bc 0f00 	cmp.w	ip, #0
 800cbf4:	d000      	beq.n	800cbf8 <_strtol_l.constprop.0+0xe8>
 800cbf6:	1e69      	subs	r1, r5, #1
 800cbf8:	6011      	str	r1, [r2, #0]
 800cbfa:	e7f3      	b.n	800cbe4 <_strtol_l.constprop.0+0xd4>
 800cbfc:	2430      	movs	r4, #48	; 0x30
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d1b1      	bne.n	800cb66 <_strtol_l.constprop.0+0x56>
 800cc02:	2308      	movs	r3, #8
 800cc04:	e7af      	b.n	800cb66 <_strtol_l.constprop.0+0x56>
 800cc06:	2c30      	cmp	r4, #48	; 0x30
 800cc08:	d0a5      	beq.n	800cb56 <_strtol_l.constprop.0+0x46>
 800cc0a:	230a      	movs	r3, #10
 800cc0c:	e7ab      	b.n	800cb66 <_strtol_l.constprop.0+0x56>
 800cc0e:	bf00      	nop
 800cc10:	08010ec1 	.word	0x08010ec1

0800cc14 <_strtol_r>:
 800cc14:	f7ff bf7c 	b.w	800cb10 <_strtol_l.constprop.0>

0800cc18 <__swbuf_r>:
 800cc18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc1a:	460e      	mov	r6, r1
 800cc1c:	4614      	mov	r4, r2
 800cc1e:	4605      	mov	r5, r0
 800cc20:	b118      	cbz	r0, 800cc2a <__swbuf_r+0x12>
 800cc22:	6983      	ldr	r3, [r0, #24]
 800cc24:	b90b      	cbnz	r3, 800cc2a <__swbuf_r+0x12>
 800cc26:	f000 ffcb 	bl	800dbc0 <__sinit>
 800cc2a:	4b21      	ldr	r3, [pc, #132]	; (800ccb0 <__swbuf_r+0x98>)
 800cc2c:	429c      	cmp	r4, r3
 800cc2e:	d12b      	bne.n	800cc88 <__swbuf_r+0x70>
 800cc30:	686c      	ldr	r4, [r5, #4]
 800cc32:	69a3      	ldr	r3, [r4, #24]
 800cc34:	60a3      	str	r3, [r4, #8]
 800cc36:	89a3      	ldrh	r3, [r4, #12]
 800cc38:	071a      	lsls	r2, r3, #28
 800cc3a:	d52f      	bpl.n	800cc9c <__swbuf_r+0x84>
 800cc3c:	6923      	ldr	r3, [r4, #16]
 800cc3e:	b36b      	cbz	r3, 800cc9c <__swbuf_r+0x84>
 800cc40:	6923      	ldr	r3, [r4, #16]
 800cc42:	6820      	ldr	r0, [r4, #0]
 800cc44:	1ac0      	subs	r0, r0, r3
 800cc46:	6963      	ldr	r3, [r4, #20]
 800cc48:	b2f6      	uxtb	r6, r6
 800cc4a:	4283      	cmp	r3, r0
 800cc4c:	4637      	mov	r7, r6
 800cc4e:	dc04      	bgt.n	800cc5a <__swbuf_r+0x42>
 800cc50:	4621      	mov	r1, r4
 800cc52:	4628      	mov	r0, r5
 800cc54:	f000 ff20 	bl	800da98 <_fflush_r>
 800cc58:	bb30      	cbnz	r0, 800cca8 <__swbuf_r+0x90>
 800cc5a:	68a3      	ldr	r3, [r4, #8]
 800cc5c:	3b01      	subs	r3, #1
 800cc5e:	60a3      	str	r3, [r4, #8]
 800cc60:	6823      	ldr	r3, [r4, #0]
 800cc62:	1c5a      	adds	r2, r3, #1
 800cc64:	6022      	str	r2, [r4, #0]
 800cc66:	701e      	strb	r6, [r3, #0]
 800cc68:	6963      	ldr	r3, [r4, #20]
 800cc6a:	3001      	adds	r0, #1
 800cc6c:	4283      	cmp	r3, r0
 800cc6e:	d004      	beq.n	800cc7a <__swbuf_r+0x62>
 800cc70:	89a3      	ldrh	r3, [r4, #12]
 800cc72:	07db      	lsls	r3, r3, #31
 800cc74:	d506      	bpl.n	800cc84 <__swbuf_r+0x6c>
 800cc76:	2e0a      	cmp	r6, #10
 800cc78:	d104      	bne.n	800cc84 <__swbuf_r+0x6c>
 800cc7a:	4621      	mov	r1, r4
 800cc7c:	4628      	mov	r0, r5
 800cc7e:	f000 ff0b 	bl	800da98 <_fflush_r>
 800cc82:	b988      	cbnz	r0, 800cca8 <__swbuf_r+0x90>
 800cc84:	4638      	mov	r0, r7
 800cc86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc88:	4b0a      	ldr	r3, [pc, #40]	; (800ccb4 <__swbuf_r+0x9c>)
 800cc8a:	429c      	cmp	r4, r3
 800cc8c:	d101      	bne.n	800cc92 <__swbuf_r+0x7a>
 800cc8e:	68ac      	ldr	r4, [r5, #8]
 800cc90:	e7cf      	b.n	800cc32 <__swbuf_r+0x1a>
 800cc92:	4b09      	ldr	r3, [pc, #36]	; (800ccb8 <__swbuf_r+0xa0>)
 800cc94:	429c      	cmp	r4, r3
 800cc96:	bf08      	it	eq
 800cc98:	68ec      	ldreq	r4, [r5, #12]
 800cc9a:	e7ca      	b.n	800cc32 <__swbuf_r+0x1a>
 800cc9c:	4621      	mov	r1, r4
 800cc9e:	4628      	mov	r0, r5
 800cca0:	f000 f80c 	bl	800ccbc <__swsetup_r>
 800cca4:	2800      	cmp	r0, #0
 800cca6:	d0cb      	beq.n	800cc40 <__swbuf_r+0x28>
 800cca8:	f04f 37ff 	mov.w	r7, #4294967295
 800ccac:	e7ea      	b.n	800cc84 <__swbuf_r+0x6c>
 800ccae:	bf00      	nop
 800ccb0:	08011074 	.word	0x08011074
 800ccb4:	08011094 	.word	0x08011094
 800ccb8:	08011054 	.word	0x08011054

0800ccbc <__swsetup_r>:
 800ccbc:	4b32      	ldr	r3, [pc, #200]	; (800cd88 <__swsetup_r+0xcc>)
 800ccbe:	b570      	push	{r4, r5, r6, lr}
 800ccc0:	681d      	ldr	r5, [r3, #0]
 800ccc2:	4606      	mov	r6, r0
 800ccc4:	460c      	mov	r4, r1
 800ccc6:	b125      	cbz	r5, 800ccd2 <__swsetup_r+0x16>
 800ccc8:	69ab      	ldr	r3, [r5, #24]
 800ccca:	b913      	cbnz	r3, 800ccd2 <__swsetup_r+0x16>
 800cccc:	4628      	mov	r0, r5
 800ccce:	f000 ff77 	bl	800dbc0 <__sinit>
 800ccd2:	4b2e      	ldr	r3, [pc, #184]	; (800cd8c <__swsetup_r+0xd0>)
 800ccd4:	429c      	cmp	r4, r3
 800ccd6:	d10f      	bne.n	800ccf8 <__swsetup_r+0x3c>
 800ccd8:	686c      	ldr	r4, [r5, #4]
 800ccda:	89a3      	ldrh	r3, [r4, #12]
 800ccdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cce0:	0719      	lsls	r1, r3, #28
 800cce2:	d42c      	bmi.n	800cd3e <__swsetup_r+0x82>
 800cce4:	06dd      	lsls	r5, r3, #27
 800cce6:	d411      	bmi.n	800cd0c <__swsetup_r+0x50>
 800cce8:	2309      	movs	r3, #9
 800ccea:	6033      	str	r3, [r6, #0]
 800ccec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ccf0:	81a3      	strh	r3, [r4, #12]
 800ccf2:	f04f 30ff 	mov.w	r0, #4294967295
 800ccf6:	e03e      	b.n	800cd76 <__swsetup_r+0xba>
 800ccf8:	4b25      	ldr	r3, [pc, #148]	; (800cd90 <__swsetup_r+0xd4>)
 800ccfa:	429c      	cmp	r4, r3
 800ccfc:	d101      	bne.n	800cd02 <__swsetup_r+0x46>
 800ccfe:	68ac      	ldr	r4, [r5, #8]
 800cd00:	e7eb      	b.n	800ccda <__swsetup_r+0x1e>
 800cd02:	4b24      	ldr	r3, [pc, #144]	; (800cd94 <__swsetup_r+0xd8>)
 800cd04:	429c      	cmp	r4, r3
 800cd06:	bf08      	it	eq
 800cd08:	68ec      	ldreq	r4, [r5, #12]
 800cd0a:	e7e6      	b.n	800ccda <__swsetup_r+0x1e>
 800cd0c:	0758      	lsls	r0, r3, #29
 800cd0e:	d512      	bpl.n	800cd36 <__swsetup_r+0x7a>
 800cd10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd12:	b141      	cbz	r1, 800cd26 <__swsetup_r+0x6a>
 800cd14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd18:	4299      	cmp	r1, r3
 800cd1a:	d002      	beq.n	800cd22 <__swsetup_r+0x66>
 800cd1c:	4630      	mov	r0, r6
 800cd1e:	f002 f8c3 	bl	800eea8 <_free_r>
 800cd22:	2300      	movs	r3, #0
 800cd24:	6363      	str	r3, [r4, #52]	; 0x34
 800cd26:	89a3      	ldrh	r3, [r4, #12]
 800cd28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cd2c:	81a3      	strh	r3, [r4, #12]
 800cd2e:	2300      	movs	r3, #0
 800cd30:	6063      	str	r3, [r4, #4]
 800cd32:	6923      	ldr	r3, [r4, #16]
 800cd34:	6023      	str	r3, [r4, #0]
 800cd36:	89a3      	ldrh	r3, [r4, #12]
 800cd38:	f043 0308 	orr.w	r3, r3, #8
 800cd3c:	81a3      	strh	r3, [r4, #12]
 800cd3e:	6923      	ldr	r3, [r4, #16]
 800cd40:	b94b      	cbnz	r3, 800cd56 <__swsetup_r+0x9a>
 800cd42:	89a3      	ldrh	r3, [r4, #12]
 800cd44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cd48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd4c:	d003      	beq.n	800cd56 <__swsetup_r+0x9a>
 800cd4e:	4621      	mov	r1, r4
 800cd50:	4630      	mov	r0, r6
 800cd52:	f001 fb6d 	bl	800e430 <__smakebuf_r>
 800cd56:	89a0      	ldrh	r0, [r4, #12]
 800cd58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd5c:	f010 0301 	ands.w	r3, r0, #1
 800cd60:	d00a      	beq.n	800cd78 <__swsetup_r+0xbc>
 800cd62:	2300      	movs	r3, #0
 800cd64:	60a3      	str	r3, [r4, #8]
 800cd66:	6963      	ldr	r3, [r4, #20]
 800cd68:	425b      	negs	r3, r3
 800cd6a:	61a3      	str	r3, [r4, #24]
 800cd6c:	6923      	ldr	r3, [r4, #16]
 800cd6e:	b943      	cbnz	r3, 800cd82 <__swsetup_r+0xc6>
 800cd70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cd74:	d1ba      	bne.n	800ccec <__swsetup_r+0x30>
 800cd76:	bd70      	pop	{r4, r5, r6, pc}
 800cd78:	0781      	lsls	r1, r0, #30
 800cd7a:	bf58      	it	pl
 800cd7c:	6963      	ldrpl	r3, [r4, #20]
 800cd7e:	60a3      	str	r3, [r4, #8]
 800cd80:	e7f4      	b.n	800cd6c <__swsetup_r+0xb0>
 800cd82:	2000      	movs	r0, #0
 800cd84:	e7f7      	b.n	800cd76 <__swsetup_r+0xba>
 800cd86:	bf00      	nop
 800cd88:	20000010 	.word	0x20000010
 800cd8c:	08011074 	.word	0x08011074
 800cd90:	08011094 	.word	0x08011094
 800cd94:	08011054 	.word	0x08011054

0800cd98 <quorem>:
 800cd98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd9c:	6903      	ldr	r3, [r0, #16]
 800cd9e:	690c      	ldr	r4, [r1, #16]
 800cda0:	42a3      	cmp	r3, r4
 800cda2:	4607      	mov	r7, r0
 800cda4:	f2c0 8081 	blt.w	800ceaa <quorem+0x112>
 800cda8:	3c01      	subs	r4, #1
 800cdaa:	f101 0814 	add.w	r8, r1, #20
 800cdae:	f100 0514 	add.w	r5, r0, #20
 800cdb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cdb6:	9301      	str	r3, [sp, #4]
 800cdb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cdbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cdc0:	3301      	adds	r3, #1
 800cdc2:	429a      	cmp	r2, r3
 800cdc4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cdc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cdcc:	fbb2 f6f3 	udiv	r6, r2, r3
 800cdd0:	d331      	bcc.n	800ce36 <quorem+0x9e>
 800cdd2:	f04f 0e00 	mov.w	lr, #0
 800cdd6:	4640      	mov	r0, r8
 800cdd8:	46ac      	mov	ip, r5
 800cdda:	46f2      	mov	sl, lr
 800cddc:	f850 2b04 	ldr.w	r2, [r0], #4
 800cde0:	b293      	uxth	r3, r2
 800cde2:	fb06 e303 	mla	r3, r6, r3, lr
 800cde6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cdea:	b29b      	uxth	r3, r3
 800cdec:	ebaa 0303 	sub.w	r3, sl, r3
 800cdf0:	f8dc a000 	ldr.w	sl, [ip]
 800cdf4:	0c12      	lsrs	r2, r2, #16
 800cdf6:	fa13 f38a 	uxtah	r3, r3, sl
 800cdfa:	fb06 e202 	mla	r2, r6, r2, lr
 800cdfe:	9300      	str	r3, [sp, #0]
 800ce00:	9b00      	ldr	r3, [sp, #0]
 800ce02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ce06:	b292      	uxth	r2, r2
 800ce08:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ce0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ce10:	f8bd 3000 	ldrh.w	r3, [sp]
 800ce14:	4581      	cmp	r9, r0
 800ce16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce1a:	f84c 3b04 	str.w	r3, [ip], #4
 800ce1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ce22:	d2db      	bcs.n	800cddc <quorem+0x44>
 800ce24:	f855 300b 	ldr.w	r3, [r5, fp]
 800ce28:	b92b      	cbnz	r3, 800ce36 <quorem+0x9e>
 800ce2a:	9b01      	ldr	r3, [sp, #4]
 800ce2c:	3b04      	subs	r3, #4
 800ce2e:	429d      	cmp	r5, r3
 800ce30:	461a      	mov	r2, r3
 800ce32:	d32e      	bcc.n	800ce92 <quorem+0xfa>
 800ce34:	613c      	str	r4, [r7, #16]
 800ce36:	4638      	mov	r0, r7
 800ce38:	f001 fe2e 	bl	800ea98 <__mcmp>
 800ce3c:	2800      	cmp	r0, #0
 800ce3e:	db24      	blt.n	800ce8a <quorem+0xf2>
 800ce40:	3601      	adds	r6, #1
 800ce42:	4628      	mov	r0, r5
 800ce44:	f04f 0c00 	mov.w	ip, #0
 800ce48:	f858 2b04 	ldr.w	r2, [r8], #4
 800ce4c:	f8d0 e000 	ldr.w	lr, [r0]
 800ce50:	b293      	uxth	r3, r2
 800ce52:	ebac 0303 	sub.w	r3, ip, r3
 800ce56:	0c12      	lsrs	r2, r2, #16
 800ce58:	fa13 f38e 	uxtah	r3, r3, lr
 800ce5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ce60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ce64:	b29b      	uxth	r3, r3
 800ce66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce6a:	45c1      	cmp	r9, r8
 800ce6c:	f840 3b04 	str.w	r3, [r0], #4
 800ce70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ce74:	d2e8      	bcs.n	800ce48 <quorem+0xb0>
 800ce76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce7e:	b922      	cbnz	r2, 800ce8a <quorem+0xf2>
 800ce80:	3b04      	subs	r3, #4
 800ce82:	429d      	cmp	r5, r3
 800ce84:	461a      	mov	r2, r3
 800ce86:	d30a      	bcc.n	800ce9e <quorem+0x106>
 800ce88:	613c      	str	r4, [r7, #16]
 800ce8a:	4630      	mov	r0, r6
 800ce8c:	b003      	add	sp, #12
 800ce8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce92:	6812      	ldr	r2, [r2, #0]
 800ce94:	3b04      	subs	r3, #4
 800ce96:	2a00      	cmp	r2, #0
 800ce98:	d1cc      	bne.n	800ce34 <quorem+0x9c>
 800ce9a:	3c01      	subs	r4, #1
 800ce9c:	e7c7      	b.n	800ce2e <quorem+0x96>
 800ce9e:	6812      	ldr	r2, [r2, #0]
 800cea0:	3b04      	subs	r3, #4
 800cea2:	2a00      	cmp	r2, #0
 800cea4:	d1f0      	bne.n	800ce88 <quorem+0xf0>
 800cea6:	3c01      	subs	r4, #1
 800cea8:	e7eb      	b.n	800ce82 <quorem+0xea>
 800ceaa:	2000      	movs	r0, #0
 800ceac:	e7ee      	b.n	800ce8c <quorem+0xf4>
	...

0800ceb0 <_dtoa_r>:
 800ceb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb4:	ed2d 8b02 	vpush	{d8}
 800ceb8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ceba:	b091      	sub	sp, #68	; 0x44
 800cebc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cec0:	ec59 8b10 	vmov	r8, r9, d0
 800cec4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800cec6:	9106      	str	r1, [sp, #24]
 800cec8:	4606      	mov	r6, r0
 800ceca:	9208      	str	r2, [sp, #32]
 800cecc:	930c      	str	r3, [sp, #48]	; 0x30
 800cece:	b975      	cbnz	r5, 800ceee <_dtoa_r+0x3e>
 800ced0:	2010      	movs	r0, #16
 800ced2:	f001 faed 	bl	800e4b0 <malloc>
 800ced6:	4602      	mov	r2, r0
 800ced8:	6270      	str	r0, [r6, #36]	; 0x24
 800ceda:	b920      	cbnz	r0, 800cee6 <_dtoa_r+0x36>
 800cedc:	4baa      	ldr	r3, [pc, #680]	; (800d188 <_dtoa_r+0x2d8>)
 800cede:	21ea      	movs	r1, #234	; 0xea
 800cee0:	48aa      	ldr	r0, [pc, #680]	; (800d18c <_dtoa_r+0x2dc>)
 800cee2:	f002 fc07 	bl	800f6f4 <__assert_func>
 800cee6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ceea:	6005      	str	r5, [r0, #0]
 800ceec:	60c5      	str	r5, [r0, #12]
 800ceee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800cef0:	6819      	ldr	r1, [r3, #0]
 800cef2:	b151      	cbz	r1, 800cf0a <_dtoa_r+0x5a>
 800cef4:	685a      	ldr	r2, [r3, #4]
 800cef6:	604a      	str	r2, [r1, #4]
 800cef8:	2301      	movs	r3, #1
 800cefa:	4093      	lsls	r3, r2
 800cefc:	608b      	str	r3, [r1, #8]
 800cefe:	4630      	mov	r0, r6
 800cf00:	f001 fb3e 	bl	800e580 <_Bfree>
 800cf04:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800cf06:	2200      	movs	r2, #0
 800cf08:	601a      	str	r2, [r3, #0]
 800cf0a:	f1b9 0300 	subs.w	r3, r9, #0
 800cf0e:	bfbb      	ittet	lt
 800cf10:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cf14:	9303      	strlt	r3, [sp, #12]
 800cf16:	2300      	movge	r3, #0
 800cf18:	2201      	movlt	r2, #1
 800cf1a:	bfac      	ite	ge
 800cf1c:	6023      	strge	r3, [r4, #0]
 800cf1e:	6022      	strlt	r2, [r4, #0]
 800cf20:	4b9b      	ldr	r3, [pc, #620]	; (800d190 <_dtoa_r+0x2e0>)
 800cf22:	9c03      	ldr	r4, [sp, #12]
 800cf24:	43a3      	bics	r3, r4
 800cf26:	d11c      	bne.n	800cf62 <_dtoa_r+0xb2>
 800cf28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cf2a:	f242 730f 	movw	r3, #9999	; 0x270f
 800cf2e:	6013      	str	r3, [r2, #0]
 800cf30:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800cf34:	ea53 0308 	orrs.w	r3, r3, r8
 800cf38:	f000 84fd 	beq.w	800d936 <_dtoa_r+0xa86>
 800cf3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cf3e:	b963      	cbnz	r3, 800cf5a <_dtoa_r+0xaa>
 800cf40:	4b94      	ldr	r3, [pc, #592]	; (800d194 <_dtoa_r+0x2e4>)
 800cf42:	e01f      	b.n	800cf84 <_dtoa_r+0xd4>
 800cf44:	4b94      	ldr	r3, [pc, #592]	; (800d198 <_dtoa_r+0x2e8>)
 800cf46:	9301      	str	r3, [sp, #4]
 800cf48:	3308      	adds	r3, #8
 800cf4a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800cf4c:	6013      	str	r3, [r2, #0]
 800cf4e:	9801      	ldr	r0, [sp, #4]
 800cf50:	b011      	add	sp, #68	; 0x44
 800cf52:	ecbd 8b02 	vpop	{d8}
 800cf56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf5a:	4b8e      	ldr	r3, [pc, #568]	; (800d194 <_dtoa_r+0x2e4>)
 800cf5c:	9301      	str	r3, [sp, #4]
 800cf5e:	3303      	adds	r3, #3
 800cf60:	e7f3      	b.n	800cf4a <_dtoa_r+0x9a>
 800cf62:	ed9d 8b02 	vldr	d8, [sp, #8]
 800cf66:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cf6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf6e:	d10b      	bne.n	800cf88 <_dtoa_r+0xd8>
 800cf70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cf72:	2301      	movs	r3, #1
 800cf74:	6013      	str	r3, [r2, #0]
 800cf76:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	f000 84d9 	beq.w	800d930 <_dtoa_r+0xa80>
 800cf7e:	4887      	ldr	r0, [pc, #540]	; (800d19c <_dtoa_r+0x2ec>)
 800cf80:	6018      	str	r0, [r3, #0]
 800cf82:	1e43      	subs	r3, r0, #1
 800cf84:	9301      	str	r3, [sp, #4]
 800cf86:	e7e2      	b.n	800cf4e <_dtoa_r+0x9e>
 800cf88:	a90f      	add	r1, sp, #60	; 0x3c
 800cf8a:	aa0e      	add	r2, sp, #56	; 0x38
 800cf8c:	4630      	mov	r0, r6
 800cf8e:	eeb0 0b48 	vmov.f64	d0, d8
 800cf92:	f001 fea3 	bl	800ecdc <__d2b>
 800cf96:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800cf9a:	4605      	mov	r5, r0
 800cf9c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800cf9e:	2900      	cmp	r1, #0
 800cfa0:	d046      	beq.n	800d030 <_dtoa_r+0x180>
 800cfa2:	ee18 4a90 	vmov	r4, s17
 800cfa6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cfaa:	ec53 2b18 	vmov	r2, r3, d8
 800cfae:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800cfb2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cfb6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800cfba:	2400      	movs	r4, #0
 800cfbc:	ec43 2b16 	vmov	d6, r2, r3
 800cfc0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800cfc4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800d170 <_dtoa_r+0x2c0>
 800cfc8:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cfcc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800d178 <_dtoa_r+0x2c8>
 800cfd0:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cfd4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800d180 <_dtoa_r+0x2d0>
 800cfd8:	ee07 1a90 	vmov	s15, r1
 800cfdc:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800cfe0:	eeb0 7b46 	vmov.f64	d7, d6
 800cfe4:	eea4 7b05 	vfma.f64	d7, d4, d5
 800cfe8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800cfec:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cff4:	ee16 ba90 	vmov	fp, s13
 800cff8:	940a      	str	r4, [sp, #40]	; 0x28
 800cffa:	d508      	bpl.n	800d00e <_dtoa_r+0x15e>
 800cffc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d000:	eeb4 6b47 	vcmp.f64	d6, d7
 800d004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d008:	bf18      	it	ne
 800d00a:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800d00e:	f1bb 0f16 	cmp.w	fp, #22
 800d012:	d82f      	bhi.n	800d074 <_dtoa_r+0x1c4>
 800d014:	4b62      	ldr	r3, [pc, #392]	; (800d1a0 <_dtoa_r+0x2f0>)
 800d016:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d01a:	ed93 7b00 	vldr	d7, [r3]
 800d01e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d026:	d501      	bpl.n	800d02c <_dtoa_r+0x17c>
 800d028:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d02c:	2300      	movs	r3, #0
 800d02e:	e022      	b.n	800d076 <_dtoa_r+0x1c6>
 800d030:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d032:	4401      	add	r1, r0
 800d034:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800d038:	2b20      	cmp	r3, #32
 800d03a:	bfc1      	itttt	gt
 800d03c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d040:	fa04 f303 	lslgt.w	r3, r4, r3
 800d044:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800d048:	fa28 f804 	lsrgt.w	r8, r8, r4
 800d04c:	bfd6      	itet	le
 800d04e:	f1c3 0320 	rsble	r3, r3, #32
 800d052:	ea43 0808 	orrgt.w	r8, r3, r8
 800d056:	fa08 f803 	lslle.w	r8, r8, r3
 800d05a:	ee07 8a90 	vmov	s15, r8
 800d05e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d062:	3901      	subs	r1, #1
 800d064:	ee17 4a90 	vmov	r4, s15
 800d068:	ec53 2b17 	vmov	r2, r3, d7
 800d06c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800d070:	2401      	movs	r4, #1
 800d072:	e7a3      	b.n	800cfbc <_dtoa_r+0x10c>
 800d074:	2301      	movs	r3, #1
 800d076:	930b      	str	r3, [sp, #44]	; 0x2c
 800d078:	1a43      	subs	r3, r0, r1
 800d07a:	1e5a      	subs	r2, r3, #1
 800d07c:	bf45      	ittet	mi
 800d07e:	f1c3 0301 	rsbmi	r3, r3, #1
 800d082:	9304      	strmi	r3, [sp, #16]
 800d084:	2300      	movpl	r3, #0
 800d086:	2300      	movmi	r3, #0
 800d088:	9205      	str	r2, [sp, #20]
 800d08a:	bf54      	ite	pl
 800d08c:	9304      	strpl	r3, [sp, #16]
 800d08e:	9305      	strmi	r3, [sp, #20]
 800d090:	f1bb 0f00 	cmp.w	fp, #0
 800d094:	db18      	blt.n	800d0c8 <_dtoa_r+0x218>
 800d096:	9b05      	ldr	r3, [sp, #20]
 800d098:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800d09c:	445b      	add	r3, fp
 800d09e:	9305      	str	r3, [sp, #20]
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	9a06      	ldr	r2, [sp, #24]
 800d0a4:	2a09      	cmp	r2, #9
 800d0a6:	d849      	bhi.n	800d13c <_dtoa_r+0x28c>
 800d0a8:	2a05      	cmp	r2, #5
 800d0aa:	bfc4      	itt	gt
 800d0ac:	3a04      	subgt	r2, #4
 800d0ae:	9206      	strgt	r2, [sp, #24]
 800d0b0:	9a06      	ldr	r2, [sp, #24]
 800d0b2:	f1a2 0202 	sub.w	r2, r2, #2
 800d0b6:	bfcc      	ite	gt
 800d0b8:	2400      	movgt	r4, #0
 800d0ba:	2401      	movle	r4, #1
 800d0bc:	2a03      	cmp	r2, #3
 800d0be:	d848      	bhi.n	800d152 <_dtoa_r+0x2a2>
 800d0c0:	e8df f002 	tbb	[pc, r2]
 800d0c4:	3a2c2e0b 	.word	0x3a2c2e0b
 800d0c8:	9b04      	ldr	r3, [sp, #16]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	eba3 030b 	sub.w	r3, r3, fp
 800d0d0:	9304      	str	r3, [sp, #16]
 800d0d2:	9209      	str	r2, [sp, #36]	; 0x24
 800d0d4:	f1cb 0300 	rsb	r3, fp, #0
 800d0d8:	e7e3      	b.n	800d0a2 <_dtoa_r+0x1f2>
 800d0da:	2200      	movs	r2, #0
 800d0dc:	9207      	str	r2, [sp, #28]
 800d0de:	9a08      	ldr	r2, [sp, #32]
 800d0e0:	2a00      	cmp	r2, #0
 800d0e2:	dc39      	bgt.n	800d158 <_dtoa_r+0x2a8>
 800d0e4:	f04f 0a01 	mov.w	sl, #1
 800d0e8:	46d1      	mov	r9, sl
 800d0ea:	4652      	mov	r2, sl
 800d0ec:	f8cd a020 	str.w	sl, [sp, #32]
 800d0f0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800d0f2:	2100      	movs	r1, #0
 800d0f4:	6079      	str	r1, [r7, #4]
 800d0f6:	2004      	movs	r0, #4
 800d0f8:	f100 0c14 	add.w	ip, r0, #20
 800d0fc:	4594      	cmp	ip, r2
 800d0fe:	6879      	ldr	r1, [r7, #4]
 800d100:	d92f      	bls.n	800d162 <_dtoa_r+0x2b2>
 800d102:	4630      	mov	r0, r6
 800d104:	930d      	str	r3, [sp, #52]	; 0x34
 800d106:	f001 f9fb 	bl	800e500 <_Balloc>
 800d10a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d10c:	9001      	str	r0, [sp, #4]
 800d10e:	4602      	mov	r2, r0
 800d110:	2800      	cmp	r0, #0
 800d112:	d149      	bne.n	800d1a8 <_dtoa_r+0x2f8>
 800d114:	4b23      	ldr	r3, [pc, #140]	; (800d1a4 <_dtoa_r+0x2f4>)
 800d116:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d11a:	e6e1      	b.n	800cee0 <_dtoa_r+0x30>
 800d11c:	2201      	movs	r2, #1
 800d11e:	e7dd      	b.n	800d0dc <_dtoa_r+0x22c>
 800d120:	2200      	movs	r2, #0
 800d122:	9207      	str	r2, [sp, #28]
 800d124:	9a08      	ldr	r2, [sp, #32]
 800d126:	eb0b 0a02 	add.w	sl, fp, r2
 800d12a:	f10a 0901 	add.w	r9, sl, #1
 800d12e:	464a      	mov	r2, r9
 800d130:	2a01      	cmp	r2, #1
 800d132:	bfb8      	it	lt
 800d134:	2201      	movlt	r2, #1
 800d136:	e7db      	b.n	800d0f0 <_dtoa_r+0x240>
 800d138:	2201      	movs	r2, #1
 800d13a:	e7f2      	b.n	800d122 <_dtoa_r+0x272>
 800d13c:	2401      	movs	r4, #1
 800d13e:	2200      	movs	r2, #0
 800d140:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800d144:	f04f 3aff 	mov.w	sl, #4294967295
 800d148:	2100      	movs	r1, #0
 800d14a:	46d1      	mov	r9, sl
 800d14c:	2212      	movs	r2, #18
 800d14e:	9108      	str	r1, [sp, #32]
 800d150:	e7ce      	b.n	800d0f0 <_dtoa_r+0x240>
 800d152:	2201      	movs	r2, #1
 800d154:	9207      	str	r2, [sp, #28]
 800d156:	e7f5      	b.n	800d144 <_dtoa_r+0x294>
 800d158:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d15c:	46d1      	mov	r9, sl
 800d15e:	4652      	mov	r2, sl
 800d160:	e7c6      	b.n	800d0f0 <_dtoa_r+0x240>
 800d162:	3101      	adds	r1, #1
 800d164:	6079      	str	r1, [r7, #4]
 800d166:	0040      	lsls	r0, r0, #1
 800d168:	e7c6      	b.n	800d0f8 <_dtoa_r+0x248>
 800d16a:	bf00      	nop
 800d16c:	f3af 8000 	nop.w
 800d170:	636f4361 	.word	0x636f4361
 800d174:	3fd287a7 	.word	0x3fd287a7
 800d178:	8b60c8b3 	.word	0x8b60c8b3
 800d17c:	3fc68a28 	.word	0x3fc68a28
 800d180:	509f79fb 	.word	0x509f79fb
 800d184:	3fd34413 	.word	0x3fd34413
 800d188:	08010fce 	.word	0x08010fce
 800d18c:	08010fe5 	.word	0x08010fe5
 800d190:	7ff00000 	.word	0x7ff00000
 800d194:	08010fca 	.word	0x08010fca
 800d198:	08010fc1 	.word	0x08010fc1
 800d19c:	08010e41 	.word	0x08010e41
 800d1a0:	080111b8 	.word	0x080111b8
 800d1a4:	08011040 	.word	0x08011040
 800d1a8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800d1aa:	9901      	ldr	r1, [sp, #4]
 800d1ac:	6011      	str	r1, [r2, #0]
 800d1ae:	f1b9 0f0e 	cmp.w	r9, #14
 800d1b2:	d86c      	bhi.n	800d28e <_dtoa_r+0x3de>
 800d1b4:	2c00      	cmp	r4, #0
 800d1b6:	d06a      	beq.n	800d28e <_dtoa_r+0x3de>
 800d1b8:	f1bb 0f00 	cmp.w	fp, #0
 800d1bc:	f340 80a0 	ble.w	800d300 <_dtoa_r+0x450>
 800d1c0:	49c1      	ldr	r1, [pc, #772]	; (800d4c8 <_dtoa_r+0x618>)
 800d1c2:	f00b 020f 	and.w	r2, fp, #15
 800d1c6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800d1ca:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800d1ce:	ed92 7b00 	vldr	d7, [r2]
 800d1d2:	ea4f 112b 	mov.w	r1, fp, asr #4
 800d1d6:	f000 8087 	beq.w	800d2e8 <_dtoa_r+0x438>
 800d1da:	4abc      	ldr	r2, [pc, #752]	; (800d4cc <_dtoa_r+0x61c>)
 800d1dc:	ed92 6b08 	vldr	d6, [r2, #32]
 800d1e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800d1e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d1e8:	f001 010f 	and.w	r1, r1, #15
 800d1ec:	2203      	movs	r2, #3
 800d1ee:	48b7      	ldr	r0, [pc, #732]	; (800d4cc <_dtoa_r+0x61c>)
 800d1f0:	2900      	cmp	r1, #0
 800d1f2:	d17b      	bne.n	800d2ec <_dtoa_r+0x43c>
 800d1f4:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d1f8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d1fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d200:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d202:	2900      	cmp	r1, #0
 800d204:	f000 80a2 	beq.w	800d34c <_dtoa_r+0x49c>
 800d208:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d20c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d210:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d218:	f140 8098 	bpl.w	800d34c <_dtoa_r+0x49c>
 800d21c:	f1b9 0f00 	cmp.w	r9, #0
 800d220:	f000 8094 	beq.w	800d34c <_dtoa_r+0x49c>
 800d224:	f1ba 0f00 	cmp.w	sl, #0
 800d228:	dd2f      	ble.n	800d28a <_dtoa_r+0x3da>
 800d22a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800d22e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d232:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d236:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d23a:	3201      	adds	r2, #1
 800d23c:	4650      	mov	r0, sl
 800d23e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d242:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800d246:	ee07 2a90 	vmov	s15, r2
 800d24a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d24e:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d252:	ee15 4a90 	vmov	r4, s11
 800d256:	ec52 1b15 	vmov	r1, r2, d5
 800d25a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800d25e:	2800      	cmp	r0, #0
 800d260:	d177      	bne.n	800d352 <_dtoa_r+0x4a2>
 800d262:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d266:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d26a:	ec42 1b17 	vmov	d7, r1, r2
 800d26e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d276:	f300 8263 	bgt.w	800d740 <_dtoa_r+0x890>
 800d27a:	eeb1 7b47 	vneg.f64	d7, d7
 800d27e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d286:	f100 8258 	bmi.w	800d73a <_dtoa_r+0x88a>
 800d28a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d28e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d290:	2a00      	cmp	r2, #0
 800d292:	f2c0 811d 	blt.w	800d4d0 <_dtoa_r+0x620>
 800d296:	f1bb 0f0e 	cmp.w	fp, #14
 800d29a:	f300 8119 	bgt.w	800d4d0 <_dtoa_r+0x620>
 800d29e:	4b8a      	ldr	r3, [pc, #552]	; (800d4c8 <_dtoa_r+0x618>)
 800d2a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d2a4:	ed93 6b00 	vldr	d6, [r3]
 800d2a8:	9b08      	ldr	r3, [sp, #32]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	f280 80b7 	bge.w	800d41e <_dtoa_r+0x56e>
 800d2b0:	f1b9 0f00 	cmp.w	r9, #0
 800d2b4:	f300 80b3 	bgt.w	800d41e <_dtoa_r+0x56e>
 800d2b8:	f040 823f 	bne.w	800d73a <_dtoa_r+0x88a>
 800d2bc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d2c0:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d2c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d2c8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d2cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2d0:	464c      	mov	r4, r9
 800d2d2:	464f      	mov	r7, r9
 800d2d4:	f280 8215 	bge.w	800d702 <_dtoa_r+0x852>
 800d2d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d2dc:	2331      	movs	r3, #49	; 0x31
 800d2de:	f808 3b01 	strb.w	r3, [r8], #1
 800d2e2:	f10b 0b01 	add.w	fp, fp, #1
 800d2e6:	e211      	b.n	800d70c <_dtoa_r+0x85c>
 800d2e8:	2202      	movs	r2, #2
 800d2ea:	e780      	b.n	800d1ee <_dtoa_r+0x33e>
 800d2ec:	07cc      	lsls	r4, r1, #31
 800d2ee:	d504      	bpl.n	800d2fa <_dtoa_r+0x44a>
 800d2f0:	ed90 6b00 	vldr	d6, [r0]
 800d2f4:	3201      	adds	r2, #1
 800d2f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d2fa:	1049      	asrs	r1, r1, #1
 800d2fc:	3008      	adds	r0, #8
 800d2fe:	e777      	b.n	800d1f0 <_dtoa_r+0x340>
 800d300:	d022      	beq.n	800d348 <_dtoa_r+0x498>
 800d302:	f1cb 0100 	rsb	r1, fp, #0
 800d306:	4a70      	ldr	r2, [pc, #448]	; (800d4c8 <_dtoa_r+0x618>)
 800d308:	f001 000f 	and.w	r0, r1, #15
 800d30c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d310:	ed92 7b00 	vldr	d7, [r2]
 800d314:	ee28 7b07 	vmul.f64	d7, d8, d7
 800d318:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d31c:	486b      	ldr	r0, [pc, #428]	; (800d4cc <_dtoa_r+0x61c>)
 800d31e:	1109      	asrs	r1, r1, #4
 800d320:	2400      	movs	r4, #0
 800d322:	2202      	movs	r2, #2
 800d324:	b929      	cbnz	r1, 800d332 <_dtoa_r+0x482>
 800d326:	2c00      	cmp	r4, #0
 800d328:	f43f af6a 	beq.w	800d200 <_dtoa_r+0x350>
 800d32c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d330:	e766      	b.n	800d200 <_dtoa_r+0x350>
 800d332:	07cf      	lsls	r7, r1, #31
 800d334:	d505      	bpl.n	800d342 <_dtoa_r+0x492>
 800d336:	ed90 6b00 	vldr	d6, [r0]
 800d33a:	3201      	adds	r2, #1
 800d33c:	2401      	movs	r4, #1
 800d33e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d342:	1049      	asrs	r1, r1, #1
 800d344:	3008      	adds	r0, #8
 800d346:	e7ed      	b.n	800d324 <_dtoa_r+0x474>
 800d348:	2202      	movs	r2, #2
 800d34a:	e759      	b.n	800d200 <_dtoa_r+0x350>
 800d34c:	465f      	mov	r7, fp
 800d34e:	4648      	mov	r0, r9
 800d350:	e775      	b.n	800d23e <_dtoa_r+0x38e>
 800d352:	ec42 1b17 	vmov	d7, r1, r2
 800d356:	4a5c      	ldr	r2, [pc, #368]	; (800d4c8 <_dtoa_r+0x618>)
 800d358:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d35c:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d360:	9a01      	ldr	r2, [sp, #4]
 800d362:	1814      	adds	r4, r2, r0
 800d364:	9a07      	ldr	r2, [sp, #28]
 800d366:	b352      	cbz	r2, 800d3be <_dtoa_r+0x50e>
 800d368:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800d36c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800d370:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d374:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d378:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d37c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d380:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d384:	ee14 2a90 	vmov	r2, s9
 800d388:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d38c:	3230      	adds	r2, #48	; 0x30
 800d38e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d392:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d39a:	f808 2b01 	strb.w	r2, [r8], #1
 800d39e:	d439      	bmi.n	800d414 <_dtoa_r+0x564>
 800d3a0:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d3a4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d3a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3ac:	d472      	bmi.n	800d494 <_dtoa_r+0x5e4>
 800d3ae:	45a0      	cmp	r8, r4
 800d3b0:	f43f af6b 	beq.w	800d28a <_dtoa_r+0x3da>
 800d3b4:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d3b8:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d3bc:	e7e0      	b.n	800d380 <_dtoa_r+0x4d0>
 800d3be:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d3c2:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d3c6:	4621      	mov	r1, r4
 800d3c8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d3cc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d3d0:	ee14 2a90 	vmov	r2, s9
 800d3d4:	3230      	adds	r2, #48	; 0x30
 800d3d6:	f808 2b01 	strb.w	r2, [r8], #1
 800d3da:	45a0      	cmp	r8, r4
 800d3dc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d3e0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d3e4:	d118      	bne.n	800d418 <_dtoa_r+0x568>
 800d3e6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800d3ea:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d3ee:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d3f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f6:	dc4d      	bgt.n	800d494 <_dtoa_r+0x5e4>
 800d3f8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d3fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d404:	f57f af41 	bpl.w	800d28a <_dtoa_r+0x3da>
 800d408:	4688      	mov	r8, r1
 800d40a:	3901      	subs	r1, #1
 800d40c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800d410:	2b30      	cmp	r3, #48	; 0x30
 800d412:	d0f9      	beq.n	800d408 <_dtoa_r+0x558>
 800d414:	46bb      	mov	fp, r7
 800d416:	e02a      	b.n	800d46e <_dtoa_r+0x5be>
 800d418:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d41c:	e7d6      	b.n	800d3cc <_dtoa_r+0x51c>
 800d41e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d422:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800d426:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d42a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d42e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d432:	ee15 3a10 	vmov	r3, s10
 800d436:	3330      	adds	r3, #48	; 0x30
 800d438:	f808 3b01 	strb.w	r3, [r8], #1
 800d43c:	9b01      	ldr	r3, [sp, #4]
 800d43e:	eba8 0303 	sub.w	r3, r8, r3
 800d442:	4599      	cmp	r9, r3
 800d444:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d448:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d44c:	d133      	bne.n	800d4b6 <_dtoa_r+0x606>
 800d44e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d452:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d45a:	dc1a      	bgt.n	800d492 <_dtoa_r+0x5e2>
 800d45c:	eeb4 7b46 	vcmp.f64	d7, d6
 800d460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d464:	d103      	bne.n	800d46e <_dtoa_r+0x5be>
 800d466:	ee15 3a10 	vmov	r3, s10
 800d46a:	07d9      	lsls	r1, r3, #31
 800d46c:	d411      	bmi.n	800d492 <_dtoa_r+0x5e2>
 800d46e:	4629      	mov	r1, r5
 800d470:	4630      	mov	r0, r6
 800d472:	f001 f885 	bl	800e580 <_Bfree>
 800d476:	2300      	movs	r3, #0
 800d478:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d47a:	f888 3000 	strb.w	r3, [r8]
 800d47e:	f10b 0301 	add.w	r3, fp, #1
 800d482:	6013      	str	r3, [r2, #0]
 800d484:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d486:	2b00      	cmp	r3, #0
 800d488:	f43f ad61 	beq.w	800cf4e <_dtoa_r+0x9e>
 800d48c:	f8c3 8000 	str.w	r8, [r3]
 800d490:	e55d      	b.n	800cf4e <_dtoa_r+0x9e>
 800d492:	465f      	mov	r7, fp
 800d494:	4643      	mov	r3, r8
 800d496:	4698      	mov	r8, r3
 800d498:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d49c:	2a39      	cmp	r2, #57	; 0x39
 800d49e:	d106      	bne.n	800d4ae <_dtoa_r+0x5fe>
 800d4a0:	9a01      	ldr	r2, [sp, #4]
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d1f7      	bne.n	800d496 <_dtoa_r+0x5e6>
 800d4a6:	9901      	ldr	r1, [sp, #4]
 800d4a8:	2230      	movs	r2, #48	; 0x30
 800d4aa:	3701      	adds	r7, #1
 800d4ac:	700a      	strb	r2, [r1, #0]
 800d4ae:	781a      	ldrb	r2, [r3, #0]
 800d4b0:	3201      	adds	r2, #1
 800d4b2:	701a      	strb	r2, [r3, #0]
 800d4b4:	e7ae      	b.n	800d414 <_dtoa_r+0x564>
 800d4b6:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d4ba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d4be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4c2:	d1b2      	bne.n	800d42a <_dtoa_r+0x57a>
 800d4c4:	e7d3      	b.n	800d46e <_dtoa_r+0x5be>
 800d4c6:	bf00      	nop
 800d4c8:	080111b8 	.word	0x080111b8
 800d4cc:	08011190 	.word	0x08011190
 800d4d0:	9907      	ldr	r1, [sp, #28]
 800d4d2:	2900      	cmp	r1, #0
 800d4d4:	f000 80d0 	beq.w	800d678 <_dtoa_r+0x7c8>
 800d4d8:	9906      	ldr	r1, [sp, #24]
 800d4da:	2901      	cmp	r1, #1
 800d4dc:	f300 80b4 	bgt.w	800d648 <_dtoa_r+0x798>
 800d4e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d4e2:	2900      	cmp	r1, #0
 800d4e4:	f000 80ac 	beq.w	800d640 <_dtoa_r+0x790>
 800d4e8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d4ec:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800d4f0:	461c      	mov	r4, r3
 800d4f2:	930a      	str	r3, [sp, #40]	; 0x28
 800d4f4:	9b04      	ldr	r3, [sp, #16]
 800d4f6:	4413      	add	r3, r2
 800d4f8:	9304      	str	r3, [sp, #16]
 800d4fa:	9b05      	ldr	r3, [sp, #20]
 800d4fc:	2101      	movs	r1, #1
 800d4fe:	4413      	add	r3, r2
 800d500:	4630      	mov	r0, r6
 800d502:	9305      	str	r3, [sp, #20]
 800d504:	f001 f93e 	bl	800e784 <__i2b>
 800d508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d50a:	4607      	mov	r7, r0
 800d50c:	f1b8 0f00 	cmp.w	r8, #0
 800d510:	dd0d      	ble.n	800d52e <_dtoa_r+0x67e>
 800d512:	9a05      	ldr	r2, [sp, #20]
 800d514:	2a00      	cmp	r2, #0
 800d516:	dd0a      	ble.n	800d52e <_dtoa_r+0x67e>
 800d518:	4542      	cmp	r2, r8
 800d51a:	9904      	ldr	r1, [sp, #16]
 800d51c:	bfa8      	it	ge
 800d51e:	4642      	movge	r2, r8
 800d520:	1a89      	subs	r1, r1, r2
 800d522:	9104      	str	r1, [sp, #16]
 800d524:	9905      	ldr	r1, [sp, #20]
 800d526:	eba8 0802 	sub.w	r8, r8, r2
 800d52a:	1a8a      	subs	r2, r1, r2
 800d52c:	9205      	str	r2, [sp, #20]
 800d52e:	b303      	cbz	r3, 800d572 <_dtoa_r+0x6c2>
 800d530:	9a07      	ldr	r2, [sp, #28]
 800d532:	2a00      	cmp	r2, #0
 800d534:	f000 80a5 	beq.w	800d682 <_dtoa_r+0x7d2>
 800d538:	2c00      	cmp	r4, #0
 800d53a:	dd13      	ble.n	800d564 <_dtoa_r+0x6b4>
 800d53c:	4639      	mov	r1, r7
 800d53e:	4622      	mov	r2, r4
 800d540:	4630      	mov	r0, r6
 800d542:	930d      	str	r3, [sp, #52]	; 0x34
 800d544:	f001 f9de 	bl	800e904 <__pow5mult>
 800d548:	462a      	mov	r2, r5
 800d54a:	4601      	mov	r1, r0
 800d54c:	4607      	mov	r7, r0
 800d54e:	4630      	mov	r0, r6
 800d550:	f001 f92e 	bl	800e7b0 <__multiply>
 800d554:	4629      	mov	r1, r5
 800d556:	900a      	str	r0, [sp, #40]	; 0x28
 800d558:	4630      	mov	r0, r6
 800d55a:	f001 f811 	bl	800e580 <_Bfree>
 800d55e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d560:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d562:	4615      	mov	r5, r2
 800d564:	1b1a      	subs	r2, r3, r4
 800d566:	d004      	beq.n	800d572 <_dtoa_r+0x6c2>
 800d568:	4629      	mov	r1, r5
 800d56a:	4630      	mov	r0, r6
 800d56c:	f001 f9ca 	bl	800e904 <__pow5mult>
 800d570:	4605      	mov	r5, r0
 800d572:	2101      	movs	r1, #1
 800d574:	4630      	mov	r0, r6
 800d576:	f001 f905 	bl	800e784 <__i2b>
 800d57a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	4604      	mov	r4, r0
 800d580:	f340 8081 	ble.w	800d686 <_dtoa_r+0x7d6>
 800d584:	461a      	mov	r2, r3
 800d586:	4601      	mov	r1, r0
 800d588:	4630      	mov	r0, r6
 800d58a:	f001 f9bb 	bl	800e904 <__pow5mult>
 800d58e:	9b06      	ldr	r3, [sp, #24]
 800d590:	2b01      	cmp	r3, #1
 800d592:	4604      	mov	r4, r0
 800d594:	dd7a      	ble.n	800d68c <_dtoa_r+0x7dc>
 800d596:	2300      	movs	r3, #0
 800d598:	930a      	str	r3, [sp, #40]	; 0x28
 800d59a:	6922      	ldr	r2, [r4, #16]
 800d59c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d5a0:	6910      	ldr	r0, [r2, #16]
 800d5a2:	f001 f89f 	bl	800e6e4 <__hi0bits>
 800d5a6:	f1c0 0020 	rsb	r0, r0, #32
 800d5aa:	9b05      	ldr	r3, [sp, #20]
 800d5ac:	4418      	add	r0, r3
 800d5ae:	f010 001f 	ands.w	r0, r0, #31
 800d5b2:	f000 808c 	beq.w	800d6ce <_dtoa_r+0x81e>
 800d5b6:	f1c0 0220 	rsb	r2, r0, #32
 800d5ba:	2a04      	cmp	r2, #4
 800d5bc:	f340 8085 	ble.w	800d6ca <_dtoa_r+0x81a>
 800d5c0:	f1c0 001c 	rsb	r0, r0, #28
 800d5c4:	9b04      	ldr	r3, [sp, #16]
 800d5c6:	4403      	add	r3, r0
 800d5c8:	9304      	str	r3, [sp, #16]
 800d5ca:	9b05      	ldr	r3, [sp, #20]
 800d5cc:	4403      	add	r3, r0
 800d5ce:	4480      	add	r8, r0
 800d5d0:	9305      	str	r3, [sp, #20]
 800d5d2:	9b04      	ldr	r3, [sp, #16]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	dd05      	ble.n	800d5e4 <_dtoa_r+0x734>
 800d5d8:	4629      	mov	r1, r5
 800d5da:	461a      	mov	r2, r3
 800d5dc:	4630      	mov	r0, r6
 800d5de:	f001 f9eb 	bl	800e9b8 <__lshift>
 800d5e2:	4605      	mov	r5, r0
 800d5e4:	9b05      	ldr	r3, [sp, #20]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	dd05      	ble.n	800d5f6 <_dtoa_r+0x746>
 800d5ea:	4621      	mov	r1, r4
 800d5ec:	461a      	mov	r2, r3
 800d5ee:	4630      	mov	r0, r6
 800d5f0:	f001 f9e2 	bl	800e9b8 <__lshift>
 800d5f4:	4604      	mov	r4, r0
 800d5f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d06a      	beq.n	800d6d2 <_dtoa_r+0x822>
 800d5fc:	4621      	mov	r1, r4
 800d5fe:	4628      	mov	r0, r5
 800d600:	f001 fa4a 	bl	800ea98 <__mcmp>
 800d604:	2800      	cmp	r0, #0
 800d606:	da64      	bge.n	800d6d2 <_dtoa_r+0x822>
 800d608:	2300      	movs	r3, #0
 800d60a:	4629      	mov	r1, r5
 800d60c:	220a      	movs	r2, #10
 800d60e:	4630      	mov	r0, r6
 800d610:	f000 ffd8 	bl	800e5c4 <__multadd>
 800d614:	9b07      	ldr	r3, [sp, #28]
 800d616:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d61a:	4605      	mov	r5, r0
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	f000 8191 	beq.w	800d944 <_dtoa_r+0xa94>
 800d622:	4639      	mov	r1, r7
 800d624:	2300      	movs	r3, #0
 800d626:	220a      	movs	r2, #10
 800d628:	4630      	mov	r0, r6
 800d62a:	f000 ffcb 	bl	800e5c4 <__multadd>
 800d62e:	f1ba 0f00 	cmp.w	sl, #0
 800d632:	4607      	mov	r7, r0
 800d634:	f300 808d 	bgt.w	800d752 <_dtoa_r+0x8a2>
 800d638:	9b06      	ldr	r3, [sp, #24]
 800d63a:	2b02      	cmp	r3, #2
 800d63c:	dc50      	bgt.n	800d6e0 <_dtoa_r+0x830>
 800d63e:	e088      	b.n	800d752 <_dtoa_r+0x8a2>
 800d640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d642:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d646:	e751      	b.n	800d4ec <_dtoa_r+0x63c>
 800d648:	f109 34ff 	add.w	r4, r9, #4294967295
 800d64c:	42a3      	cmp	r3, r4
 800d64e:	bfbf      	itttt	lt
 800d650:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800d652:	1ae3      	sublt	r3, r4, r3
 800d654:	18d2      	addlt	r2, r2, r3
 800d656:	9209      	strlt	r2, [sp, #36]	; 0x24
 800d658:	bfb6      	itet	lt
 800d65a:	4623      	movlt	r3, r4
 800d65c:	1b1c      	subge	r4, r3, r4
 800d65e:	2400      	movlt	r4, #0
 800d660:	f1b9 0f00 	cmp.w	r9, #0
 800d664:	bfb5      	itete	lt
 800d666:	9a04      	ldrlt	r2, [sp, #16]
 800d668:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800d66c:	eba2 0809 	sublt.w	r8, r2, r9
 800d670:	464a      	movge	r2, r9
 800d672:	bfb8      	it	lt
 800d674:	2200      	movlt	r2, #0
 800d676:	e73c      	b.n	800d4f2 <_dtoa_r+0x642>
 800d678:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800d67c:	9f07      	ldr	r7, [sp, #28]
 800d67e:	461c      	mov	r4, r3
 800d680:	e744      	b.n	800d50c <_dtoa_r+0x65c>
 800d682:	461a      	mov	r2, r3
 800d684:	e770      	b.n	800d568 <_dtoa_r+0x6b8>
 800d686:	9b06      	ldr	r3, [sp, #24]
 800d688:	2b01      	cmp	r3, #1
 800d68a:	dc18      	bgt.n	800d6be <_dtoa_r+0x80e>
 800d68c:	9b02      	ldr	r3, [sp, #8]
 800d68e:	b9b3      	cbnz	r3, 800d6be <_dtoa_r+0x80e>
 800d690:	9b03      	ldr	r3, [sp, #12]
 800d692:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d696:	b9a2      	cbnz	r2, 800d6c2 <_dtoa_r+0x812>
 800d698:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800d69c:	0d12      	lsrs	r2, r2, #20
 800d69e:	0512      	lsls	r2, r2, #20
 800d6a0:	b18a      	cbz	r2, 800d6c6 <_dtoa_r+0x816>
 800d6a2:	9b04      	ldr	r3, [sp, #16]
 800d6a4:	3301      	adds	r3, #1
 800d6a6:	9304      	str	r3, [sp, #16]
 800d6a8:	9b05      	ldr	r3, [sp, #20]
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	9305      	str	r3, [sp, #20]
 800d6ae:	2301      	movs	r3, #1
 800d6b0:	930a      	str	r3, [sp, #40]	; 0x28
 800d6b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	f47f af70 	bne.w	800d59a <_dtoa_r+0x6ea>
 800d6ba:	2001      	movs	r0, #1
 800d6bc:	e775      	b.n	800d5aa <_dtoa_r+0x6fa>
 800d6be:	2300      	movs	r3, #0
 800d6c0:	e7f6      	b.n	800d6b0 <_dtoa_r+0x800>
 800d6c2:	9b02      	ldr	r3, [sp, #8]
 800d6c4:	e7f4      	b.n	800d6b0 <_dtoa_r+0x800>
 800d6c6:	920a      	str	r2, [sp, #40]	; 0x28
 800d6c8:	e7f3      	b.n	800d6b2 <_dtoa_r+0x802>
 800d6ca:	d082      	beq.n	800d5d2 <_dtoa_r+0x722>
 800d6cc:	4610      	mov	r0, r2
 800d6ce:	301c      	adds	r0, #28
 800d6d0:	e778      	b.n	800d5c4 <_dtoa_r+0x714>
 800d6d2:	f1b9 0f00 	cmp.w	r9, #0
 800d6d6:	dc37      	bgt.n	800d748 <_dtoa_r+0x898>
 800d6d8:	9b06      	ldr	r3, [sp, #24]
 800d6da:	2b02      	cmp	r3, #2
 800d6dc:	dd34      	ble.n	800d748 <_dtoa_r+0x898>
 800d6de:	46ca      	mov	sl, r9
 800d6e0:	f1ba 0f00 	cmp.w	sl, #0
 800d6e4:	d10d      	bne.n	800d702 <_dtoa_r+0x852>
 800d6e6:	4621      	mov	r1, r4
 800d6e8:	4653      	mov	r3, sl
 800d6ea:	2205      	movs	r2, #5
 800d6ec:	4630      	mov	r0, r6
 800d6ee:	f000 ff69 	bl	800e5c4 <__multadd>
 800d6f2:	4601      	mov	r1, r0
 800d6f4:	4604      	mov	r4, r0
 800d6f6:	4628      	mov	r0, r5
 800d6f8:	f001 f9ce 	bl	800ea98 <__mcmp>
 800d6fc:	2800      	cmp	r0, #0
 800d6fe:	f73f adeb 	bgt.w	800d2d8 <_dtoa_r+0x428>
 800d702:	9b08      	ldr	r3, [sp, #32]
 800d704:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d708:	ea6f 0b03 	mvn.w	fp, r3
 800d70c:	f04f 0900 	mov.w	r9, #0
 800d710:	4621      	mov	r1, r4
 800d712:	4630      	mov	r0, r6
 800d714:	f000 ff34 	bl	800e580 <_Bfree>
 800d718:	2f00      	cmp	r7, #0
 800d71a:	f43f aea8 	beq.w	800d46e <_dtoa_r+0x5be>
 800d71e:	f1b9 0f00 	cmp.w	r9, #0
 800d722:	d005      	beq.n	800d730 <_dtoa_r+0x880>
 800d724:	45b9      	cmp	r9, r7
 800d726:	d003      	beq.n	800d730 <_dtoa_r+0x880>
 800d728:	4649      	mov	r1, r9
 800d72a:	4630      	mov	r0, r6
 800d72c:	f000 ff28 	bl	800e580 <_Bfree>
 800d730:	4639      	mov	r1, r7
 800d732:	4630      	mov	r0, r6
 800d734:	f000 ff24 	bl	800e580 <_Bfree>
 800d738:	e699      	b.n	800d46e <_dtoa_r+0x5be>
 800d73a:	2400      	movs	r4, #0
 800d73c:	4627      	mov	r7, r4
 800d73e:	e7e0      	b.n	800d702 <_dtoa_r+0x852>
 800d740:	46bb      	mov	fp, r7
 800d742:	4604      	mov	r4, r0
 800d744:	4607      	mov	r7, r0
 800d746:	e5c7      	b.n	800d2d8 <_dtoa_r+0x428>
 800d748:	9b07      	ldr	r3, [sp, #28]
 800d74a:	46ca      	mov	sl, r9
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	f000 8100 	beq.w	800d952 <_dtoa_r+0xaa2>
 800d752:	f1b8 0f00 	cmp.w	r8, #0
 800d756:	dd05      	ble.n	800d764 <_dtoa_r+0x8b4>
 800d758:	4639      	mov	r1, r7
 800d75a:	4642      	mov	r2, r8
 800d75c:	4630      	mov	r0, r6
 800d75e:	f001 f92b 	bl	800e9b8 <__lshift>
 800d762:	4607      	mov	r7, r0
 800d764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d766:	2b00      	cmp	r3, #0
 800d768:	d05d      	beq.n	800d826 <_dtoa_r+0x976>
 800d76a:	6879      	ldr	r1, [r7, #4]
 800d76c:	4630      	mov	r0, r6
 800d76e:	f000 fec7 	bl	800e500 <_Balloc>
 800d772:	4680      	mov	r8, r0
 800d774:	b928      	cbnz	r0, 800d782 <_dtoa_r+0x8d2>
 800d776:	4b82      	ldr	r3, [pc, #520]	; (800d980 <_dtoa_r+0xad0>)
 800d778:	4602      	mov	r2, r0
 800d77a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d77e:	f7ff bbaf 	b.w	800cee0 <_dtoa_r+0x30>
 800d782:	693a      	ldr	r2, [r7, #16]
 800d784:	3202      	adds	r2, #2
 800d786:	0092      	lsls	r2, r2, #2
 800d788:	f107 010c 	add.w	r1, r7, #12
 800d78c:	300c      	adds	r0, #12
 800d78e:	f000 fea9 	bl	800e4e4 <memcpy>
 800d792:	2201      	movs	r2, #1
 800d794:	4641      	mov	r1, r8
 800d796:	4630      	mov	r0, r6
 800d798:	f001 f90e 	bl	800e9b8 <__lshift>
 800d79c:	9b01      	ldr	r3, [sp, #4]
 800d79e:	3301      	adds	r3, #1
 800d7a0:	9304      	str	r3, [sp, #16]
 800d7a2:	9b01      	ldr	r3, [sp, #4]
 800d7a4:	4453      	add	r3, sl
 800d7a6:	9308      	str	r3, [sp, #32]
 800d7a8:	9b02      	ldr	r3, [sp, #8]
 800d7aa:	f003 0301 	and.w	r3, r3, #1
 800d7ae:	46b9      	mov	r9, r7
 800d7b0:	9307      	str	r3, [sp, #28]
 800d7b2:	4607      	mov	r7, r0
 800d7b4:	9b04      	ldr	r3, [sp, #16]
 800d7b6:	4621      	mov	r1, r4
 800d7b8:	3b01      	subs	r3, #1
 800d7ba:	4628      	mov	r0, r5
 800d7bc:	9302      	str	r3, [sp, #8]
 800d7be:	f7ff faeb 	bl	800cd98 <quorem>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	3330      	adds	r3, #48	; 0x30
 800d7c6:	9005      	str	r0, [sp, #20]
 800d7c8:	4649      	mov	r1, r9
 800d7ca:	4628      	mov	r0, r5
 800d7cc:	9309      	str	r3, [sp, #36]	; 0x24
 800d7ce:	f001 f963 	bl	800ea98 <__mcmp>
 800d7d2:	463a      	mov	r2, r7
 800d7d4:	4682      	mov	sl, r0
 800d7d6:	4621      	mov	r1, r4
 800d7d8:	4630      	mov	r0, r6
 800d7da:	f001 f979 	bl	800ead0 <__mdiff>
 800d7de:	68c2      	ldr	r2, [r0, #12]
 800d7e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7e2:	4680      	mov	r8, r0
 800d7e4:	bb0a      	cbnz	r2, 800d82a <_dtoa_r+0x97a>
 800d7e6:	4601      	mov	r1, r0
 800d7e8:	4628      	mov	r0, r5
 800d7ea:	f001 f955 	bl	800ea98 <__mcmp>
 800d7ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7f0:	4602      	mov	r2, r0
 800d7f2:	4641      	mov	r1, r8
 800d7f4:	4630      	mov	r0, r6
 800d7f6:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800d7fa:	f000 fec1 	bl	800e580 <_Bfree>
 800d7fe:	9b06      	ldr	r3, [sp, #24]
 800d800:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d802:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800d806:	ea43 0102 	orr.w	r1, r3, r2
 800d80a:	9b07      	ldr	r3, [sp, #28]
 800d80c:	430b      	orrs	r3, r1
 800d80e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d810:	d10d      	bne.n	800d82e <_dtoa_r+0x97e>
 800d812:	2b39      	cmp	r3, #57	; 0x39
 800d814:	d029      	beq.n	800d86a <_dtoa_r+0x9ba>
 800d816:	f1ba 0f00 	cmp.w	sl, #0
 800d81a:	dd01      	ble.n	800d820 <_dtoa_r+0x970>
 800d81c:	9b05      	ldr	r3, [sp, #20]
 800d81e:	3331      	adds	r3, #49	; 0x31
 800d820:	9a02      	ldr	r2, [sp, #8]
 800d822:	7013      	strb	r3, [r2, #0]
 800d824:	e774      	b.n	800d710 <_dtoa_r+0x860>
 800d826:	4638      	mov	r0, r7
 800d828:	e7b8      	b.n	800d79c <_dtoa_r+0x8ec>
 800d82a:	2201      	movs	r2, #1
 800d82c:	e7e1      	b.n	800d7f2 <_dtoa_r+0x942>
 800d82e:	f1ba 0f00 	cmp.w	sl, #0
 800d832:	db06      	blt.n	800d842 <_dtoa_r+0x992>
 800d834:	9906      	ldr	r1, [sp, #24]
 800d836:	ea41 0a0a 	orr.w	sl, r1, sl
 800d83a:	9907      	ldr	r1, [sp, #28]
 800d83c:	ea5a 0101 	orrs.w	r1, sl, r1
 800d840:	d120      	bne.n	800d884 <_dtoa_r+0x9d4>
 800d842:	2a00      	cmp	r2, #0
 800d844:	ddec      	ble.n	800d820 <_dtoa_r+0x970>
 800d846:	4629      	mov	r1, r5
 800d848:	2201      	movs	r2, #1
 800d84a:	4630      	mov	r0, r6
 800d84c:	9304      	str	r3, [sp, #16]
 800d84e:	f001 f8b3 	bl	800e9b8 <__lshift>
 800d852:	4621      	mov	r1, r4
 800d854:	4605      	mov	r5, r0
 800d856:	f001 f91f 	bl	800ea98 <__mcmp>
 800d85a:	2800      	cmp	r0, #0
 800d85c:	9b04      	ldr	r3, [sp, #16]
 800d85e:	dc02      	bgt.n	800d866 <_dtoa_r+0x9b6>
 800d860:	d1de      	bne.n	800d820 <_dtoa_r+0x970>
 800d862:	07da      	lsls	r2, r3, #31
 800d864:	d5dc      	bpl.n	800d820 <_dtoa_r+0x970>
 800d866:	2b39      	cmp	r3, #57	; 0x39
 800d868:	d1d8      	bne.n	800d81c <_dtoa_r+0x96c>
 800d86a:	9a02      	ldr	r2, [sp, #8]
 800d86c:	2339      	movs	r3, #57	; 0x39
 800d86e:	7013      	strb	r3, [r2, #0]
 800d870:	4643      	mov	r3, r8
 800d872:	4698      	mov	r8, r3
 800d874:	3b01      	subs	r3, #1
 800d876:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800d87a:	2a39      	cmp	r2, #57	; 0x39
 800d87c:	d051      	beq.n	800d922 <_dtoa_r+0xa72>
 800d87e:	3201      	adds	r2, #1
 800d880:	701a      	strb	r2, [r3, #0]
 800d882:	e745      	b.n	800d710 <_dtoa_r+0x860>
 800d884:	2a00      	cmp	r2, #0
 800d886:	dd03      	ble.n	800d890 <_dtoa_r+0x9e0>
 800d888:	2b39      	cmp	r3, #57	; 0x39
 800d88a:	d0ee      	beq.n	800d86a <_dtoa_r+0x9ba>
 800d88c:	3301      	adds	r3, #1
 800d88e:	e7c7      	b.n	800d820 <_dtoa_r+0x970>
 800d890:	9a04      	ldr	r2, [sp, #16]
 800d892:	9908      	ldr	r1, [sp, #32]
 800d894:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d898:	428a      	cmp	r2, r1
 800d89a:	d02b      	beq.n	800d8f4 <_dtoa_r+0xa44>
 800d89c:	4629      	mov	r1, r5
 800d89e:	2300      	movs	r3, #0
 800d8a0:	220a      	movs	r2, #10
 800d8a2:	4630      	mov	r0, r6
 800d8a4:	f000 fe8e 	bl	800e5c4 <__multadd>
 800d8a8:	45b9      	cmp	r9, r7
 800d8aa:	4605      	mov	r5, r0
 800d8ac:	f04f 0300 	mov.w	r3, #0
 800d8b0:	f04f 020a 	mov.w	r2, #10
 800d8b4:	4649      	mov	r1, r9
 800d8b6:	4630      	mov	r0, r6
 800d8b8:	d107      	bne.n	800d8ca <_dtoa_r+0xa1a>
 800d8ba:	f000 fe83 	bl	800e5c4 <__multadd>
 800d8be:	4681      	mov	r9, r0
 800d8c0:	4607      	mov	r7, r0
 800d8c2:	9b04      	ldr	r3, [sp, #16]
 800d8c4:	3301      	adds	r3, #1
 800d8c6:	9304      	str	r3, [sp, #16]
 800d8c8:	e774      	b.n	800d7b4 <_dtoa_r+0x904>
 800d8ca:	f000 fe7b 	bl	800e5c4 <__multadd>
 800d8ce:	4639      	mov	r1, r7
 800d8d0:	4681      	mov	r9, r0
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	220a      	movs	r2, #10
 800d8d6:	4630      	mov	r0, r6
 800d8d8:	f000 fe74 	bl	800e5c4 <__multadd>
 800d8dc:	4607      	mov	r7, r0
 800d8de:	e7f0      	b.n	800d8c2 <_dtoa_r+0xa12>
 800d8e0:	f1ba 0f00 	cmp.w	sl, #0
 800d8e4:	9a01      	ldr	r2, [sp, #4]
 800d8e6:	bfcc      	ite	gt
 800d8e8:	46d0      	movgt	r8, sl
 800d8ea:	f04f 0801 	movle.w	r8, #1
 800d8ee:	4490      	add	r8, r2
 800d8f0:	f04f 0900 	mov.w	r9, #0
 800d8f4:	4629      	mov	r1, r5
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	9302      	str	r3, [sp, #8]
 800d8fc:	f001 f85c 	bl	800e9b8 <__lshift>
 800d900:	4621      	mov	r1, r4
 800d902:	4605      	mov	r5, r0
 800d904:	f001 f8c8 	bl	800ea98 <__mcmp>
 800d908:	2800      	cmp	r0, #0
 800d90a:	dcb1      	bgt.n	800d870 <_dtoa_r+0x9c0>
 800d90c:	d102      	bne.n	800d914 <_dtoa_r+0xa64>
 800d90e:	9b02      	ldr	r3, [sp, #8]
 800d910:	07db      	lsls	r3, r3, #31
 800d912:	d4ad      	bmi.n	800d870 <_dtoa_r+0x9c0>
 800d914:	4643      	mov	r3, r8
 800d916:	4698      	mov	r8, r3
 800d918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d91c:	2a30      	cmp	r2, #48	; 0x30
 800d91e:	d0fa      	beq.n	800d916 <_dtoa_r+0xa66>
 800d920:	e6f6      	b.n	800d710 <_dtoa_r+0x860>
 800d922:	9a01      	ldr	r2, [sp, #4]
 800d924:	429a      	cmp	r2, r3
 800d926:	d1a4      	bne.n	800d872 <_dtoa_r+0x9c2>
 800d928:	f10b 0b01 	add.w	fp, fp, #1
 800d92c:	2331      	movs	r3, #49	; 0x31
 800d92e:	e778      	b.n	800d822 <_dtoa_r+0x972>
 800d930:	4b14      	ldr	r3, [pc, #80]	; (800d984 <_dtoa_r+0xad4>)
 800d932:	f7ff bb27 	b.w	800cf84 <_dtoa_r+0xd4>
 800d936:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d938:	2b00      	cmp	r3, #0
 800d93a:	f47f ab03 	bne.w	800cf44 <_dtoa_r+0x94>
 800d93e:	4b12      	ldr	r3, [pc, #72]	; (800d988 <_dtoa_r+0xad8>)
 800d940:	f7ff bb20 	b.w	800cf84 <_dtoa_r+0xd4>
 800d944:	f1ba 0f00 	cmp.w	sl, #0
 800d948:	dc03      	bgt.n	800d952 <_dtoa_r+0xaa2>
 800d94a:	9b06      	ldr	r3, [sp, #24]
 800d94c:	2b02      	cmp	r3, #2
 800d94e:	f73f aec7 	bgt.w	800d6e0 <_dtoa_r+0x830>
 800d952:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d956:	4621      	mov	r1, r4
 800d958:	4628      	mov	r0, r5
 800d95a:	f7ff fa1d 	bl	800cd98 <quorem>
 800d95e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d962:	f808 3b01 	strb.w	r3, [r8], #1
 800d966:	9a01      	ldr	r2, [sp, #4]
 800d968:	eba8 0202 	sub.w	r2, r8, r2
 800d96c:	4592      	cmp	sl, r2
 800d96e:	ddb7      	ble.n	800d8e0 <_dtoa_r+0xa30>
 800d970:	4629      	mov	r1, r5
 800d972:	2300      	movs	r3, #0
 800d974:	220a      	movs	r2, #10
 800d976:	4630      	mov	r0, r6
 800d978:	f000 fe24 	bl	800e5c4 <__multadd>
 800d97c:	4605      	mov	r5, r0
 800d97e:	e7ea      	b.n	800d956 <_dtoa_r+0xaa6>
 800d980:	08011040 	.word	0x08011040
 800d984:	08010e40 	.word	0x08010e40
 800d988:	08010fc1 	.word	0x08010fc1

0800d98c <__sflush_r>:
 800d98c:	898a      	ldrh	r2, [r1, #12]
 800d98e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d992:	4605      	mov	r5, r0
 800d994:	0710      	lsls	r0, r2, #28
 800d996:	460c      	mov	r4, r1
 800d998:	d458      	bmi.n	800da4c <__sflush_r+0xc0>
 800d99a:	684b      	ldr	r3, [r1, #4]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	dc05      	bgt.n	800d9ac <__sflush_r+0x20>
 800d9a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	dc02      	bgt.n	800d9ac <__sflush_r+0x20>
 800d9a6:	2000      	movs	r0, #0
 800d9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d9ae:	2e00      	cmp	r6, #0
 800d9b0:	d0f9      	beq.n	800d9a6 <__sflush_r+0x1a>
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d9b8:	682f      	ldr	r7, [r5, #0]
 800d9ba:	602b      	str	r3, [r5, #0]
 800d9bc:	d032      	beq.n	800da24 <__sflush_r+0x98>
 800d9be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d9c0:	89a3      	ldrh	r3, [r4, #12]
 800d9c2:	075a      	lsls	r2, r3, #29
 800d9c4:	d505      	bpl.n	800d9d2 <__sflush_r+0x46>
 800d9c6:	6863      	ldr	r3, [r4, #4]
 800d9c8:	1ac0      	subs	r0, r0, r3
 800d9ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d9cc:	b10b      	cbz	r3, 800d9d2 <__sflush_r+0x46>
 800d9ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d9d0:	1ac0      	subs	r0, r0, r3
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	4602      	mov	r2, r0
 800d9d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d9d8:	6a21      	ldr	r1, [r4, #32]
 800d9da:	4628      	mov	r0, r5
 800d9dc:	47b0      	blx	r6
 800d9de:	1c43      	adds	r3, r0, #1
 800d9e0:	89a3      	ldrh	r3, [r4, #12]
 800d9e2:	d106      	bne.n	800d9f2 <__sflush_r+0x66>
 800d9e4:	6829      	ldr	r1, [r5, #0]
 800d9e6:	291d      	cmp	r1, #29
 800d9e8:	d82c      	bhi.n	800da44 <__sflush_r+0xb8>
 800d9ea:	4a2a      	ldr	r2, [pc, #168]	; (800da94 <__sflush_r+0x108>)
 800d9ec:	40ca      	lsrs	r2, r1
 800d9ee:	07d6      	lsls	r6, r2, #31
 800d9f0:	d528      	bpl.n	800da44 <__sflush_r+0xb8>
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	6062      	str	r2, [r4, #4]
 800d9f6:	04d9      	lsls	r1, r3, #19
 800d9f8:	6922      	ldr	r2, [r4, #16]
 800d9fa:	6022      	str	r2, [r4, #0]
 800d9fc:	d504      	bpl.n	800da08 <__sflush_r+0x7c>
 800d9fe:	1c42      	adds	r2, r0, #1
 800da00:	d101      	bne.n	800da06 <__sflush_r+0x7a>
 800da02:	682b      	ldr	r3, [r5, #0]
 800da04:	b903      	cbnz	r3, 800da08 <__sflush_r+0x7c>
 800da06:	6560      	str	r0, [r4, #84]	; 0x54
 800da08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da0a:	602f      	str	r7, [r5, #0]
 800da0c:	2900      	cmp	r1, #0
 800da0e:	d0ca      	beq.n	800d9a6 <__sflush_r+0x1a>
 800da10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da14:	4299      	cmp	r1, r3
 800da16:	d002      	beq.n	800da1e <__sflush_r+0x92>
 800da18:	4628      	mov	r0, r5
 800da1a:	f001 fa45 	bl	800eea8 <_free_r>
 800da1e:	2000      	movs	r0, #0
 800da20:	6360      	str	r0, [r4, #52]	; 0x34
 800da22:	e7c1      	b.n	800d9a8 <__sflush_r+0x1c>
 800da24:	6a21      	ldr	r1, [r4, #32]
 800da26:	2301      	movs	r3, #1
 800da28:	4628      	mov	r0, r5
 800da2a:	47b0      	blx	r6
 800da2c:	1c41      	adds	r1, r0, #1
 800da2e:	d1c7      	bne.n	800d9c0 <__sflush_r+0x34>
 800da30:	682b      	ldr	r3, [r5, #0]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d0c4      	beq.n	800d9c0 <__sflush_r+0x34>
 800da36:	2b1d      	cmp	r3, #29
 800da38:	d001      	beq.n	800da3e <__sflush_r+0xb2>
 800da3a:	2b16      	cmp	r3, #22
 800da3c:	d101      	bne.n	800da42 <__sflush_r+0xb6>
 800da3e:	602f      	str	r7, [r5, #0]
 800da40:	e7b1      	b.n	800d9a6 <__sflush_r+0x1a>
 800da42:	89a3      	ldrh	r3, [r4, #12]
 800da44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da48:	81a3      	strh	r3, [r4, #12]
 800da4a:	e7ad      	b.n	800d9a8 <__sflush_r+0x1c>
 800da4c:	690f      	ldr	r7, [r1, #16]
 800da4e:	2f00      	cmp	r7, #0
 800da50:	d0a9      	beq.n	800d9a6 <__sflush_r+0x1a>
 800da52:	0793      	lsls	r3, r2, #30
 800da54:	680e      	ldr	r6, [r1, #0]
 800da56:	bf08      	it	eq
 800da58:	694b      	ldreq	r3, [r1, #20]
 800da5a:	600f      	str	r7, [r1, #0]
 800da5c:	bf18      	it	ne
 800da5e:	2300      	movne	r3, #0
 800da60:	eba6 0807 	sub.w	r8, r6, r7
 800da64:	608b      	str	r3, [r1, #8]
 800da66:	f1b8 0f00 	cmp.w	r8, #0
 800da6a:	dd9c      	ble.n	800d9a6 <__sflush_r+0x1a>
 800da6c:	6a21      	ldr	r1, [r4, #32]
 800da6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800da70:	4643      	mov	r3, r8
 800da72:	463a      	mov	r2, r7
 800da74:	4628      	mov	r0, r5
 800da76:	47b0      	blx	r6
 800da78:	2800      	cmp	r0, #0
 800da7a:	dc06      	bgt.n	800da8a <__sflush_r+0xfe>
 800da7c:	89a3      	ldrh	r3, [r4, #12]
 800da7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da82:	81a3      	strh	r3, [r4, #12]
 800da84:	f04f 30ff 	mov.w	r0, #4294967295
 800da88:	e78e      	b.n	800d9a8 <__sflush_r+0x1c>
 800da8a:	4407      	add	r7, r0
 800da8c:	eba8 0800 	sub.w	r8, r8, r0
 800da90:	e7e9      	b.n	800da66 <__sflush_r+0xda>
 800da92:	bf00      	nop
 800da94:	20400001 	.word	0x20400001

0800da98 <_fflush_r>:
 800da98:	b538      	push	{r3, r4, r5, lr}
 800da9a:	690b      	ldr	r3, [r1, #16]
 800da9c:	4605      	mov	r5, r0
 800da9e:	460c      	mov	r4, r1
 800daa0:	b913      	cbnz	r3, 800daa8 <_fflush_r+0x10>
 800daa2:	2500      	movs	r5, #0
 800daa4:	4628      	mov	r0, r5
 800daa6:	bd38      	pop	{r3, r4, r5, pc}
 800daa8:	b118      	cbz	r0, 800dab2 <_fflush_r+0x1a>
 800daaa:	6983      	ldr	r3, [r0, #24]
 800daac:	b90b      	cbnz	r3, 800dab2 <_fflush_r+0x1a>
 800daae:	f000 f887 	bl	800dbc0 <__sinit>
 800dab2:	4b14      	ldr	r3, [pc, #80]	; (800db04 <_fflush_r+0x6c>)
 800dab4:	429c      	cmp	r4, r3
 800dab6:	d11b      	bne.n	800daf0 <_fflush_r+0x58>
 800dab8:	686c      	ldr	r4, [r5, #4]
 800daba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d0ef      	beq.n	800daa2 <_fflush_r+0xa>
 800dac2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dac4:	07d0      	lsls	r0, r2, #31
 800dac6:	d404      	bmi.n	800dad2 <_fflush_r+0x3a>
 800dac8:	0599      	lsls	r1, r3, #22
 800daca:	d402      	bmi.n	800dad2 <_fflush_r+0x3a>
 800dacc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dace:	f000 fc88 	bl	800e3e2 <__retarget_lock_acquire_recursive>
 800dad2:	4628      	mov	r0, r5
 800dad4:	4621      	mov	r1, r4
 800dad6:	f7ff ff59 	bl	800d98c <__sflush_r>
 800dada:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dadc:	07da      	lsls	r2, r3, #31
 800dade:	4605      	mov	r5, r0
 800dae0:	d4e0      	bmi.n	800daa4 <_fflush_r+0xc>
 800dae2:	89a3      	ldrh	r3, [r4, #12]
 800dae4:	059b      	lsls	r3, r3, #22
 800dae6:	d4dd      	bmi.n	800daa4 <_fflush_r+0xc>
 800dae8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800daea:	f000 fc7b 	bl	800e3e4 <__retarget_lock_release_recursive>
 800daee:	e7d9      	b.n	800daa4 <_fflush_r+0xc>
 800daf0:	4b05      	ldr	r3, [pc, #20]	; (800db08 <_fflush_r+0x70>)
 800daf2:	429c      	cmp	r4, r3
 800daf4:	d101      	bne.n	800dafa <_fflush_r+0x62>
 800daf6:	68ac      	ldr	r4, [r5, #8]
 800daf8:	e7df      	b.n	800daba <_fflush_r+0x22>
 800dafa:	4b04      	ldr	r3, [pc, #16]	; (800db0c <_fflush_r+0x74>)
 800dafc:	429c      	cmp	r4, r3
 800dafe:	bf08      	it	eq
 800db00:	68ec      	ldreq	r4, [r5, #12]
 800db02:	e7da      	b.n	800daba <_fflush_r+0x22>
 800db04:	08011074 	.word	0x08011074
 800db08:	08011094 	.word	0x08011094
 800db0c:	08011054 	.word	0x08011054

0800db10 <std>:
 800db10:	2300      	movs	r3, #0
 800db12:	b510      	push	{r4, lr}
 800db14:	4604      	mov	r4, r0
 800db16:	e9c0 3300 	strd	r3, r3, [r0]
 800db1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800db1e:	6083      	str	r3, [r0, #8]
 800db20:	8181      	strh	r1, [r0, #12]
 800db22:	6643      	str	r3, [r0, #100]	; 0x64
 800db24:	81c2      	strh	r2, [r0, #14]
 800db26:	6183      	str	r3, [r0, #24]
 800db28:	4619      	mov	r1, r3
 800db2a:	2208      	movs	r2, #8
 800db2c:	305c      	adds	r0, #92	; 0x5c
 800db2e:	f7fd fb13 	bl	800b158 <memset>
 800db32:	4b05      	ldr	r3, [pc, #20]	; (800db48 <std+0x38>)
 800db34:	6263      	str	r3, [r4, #36]	; 0x24
 800db36:	4b05      	ldr	r3, [pc, #20]	; (800db4c <std+0x3c>)
 800db38:	62a3      	str	r3, [r4, #40]	; 0x28
 800db3a:	4b05      	ldr	r3, [pc, #20]	; (800db50 <std+0x40>)
 800db3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800db3e:	4b05      	ldr	r3, [pc, #20]	; (800db54 <std+0x44>)
 800db40:	6224      	str	r4, [r4, #32]
 800db42:	6323      	str	r3, [r4, #48]	; 0x30
 800db44:	bd10      	pop	{r4, pc}
 800db46:	bf00      	nop
 800db48:	0800f609 	.word	0x0800f609
 800db4c:	0800f62b 	.word	0x0800f62b
 800db50:	0800f663 	.word	0x0800f663
 800db54:	0800f687 	.word	0x0800f687

0800db58 <_cleanup_r>:
 800db58:	4901      	ldr	r1, [pc, #4]	; (800db60 <_cleanup_r+0x8>)
 800db5a:	f000 b8af 	b.w	800dcbc <_fwalk_reent>
 800db5e:	bf00      	nop
 800db60:	0800da99 	.word	0x0800da99

0800db64 <__sfmoreglue>:
 800db64:	b570      	push	{r4, r5, r6, lr}
 800db66:	2268      	movs	r2, #104	; 0x68
 800db68:	1e4d      	subs	r5, r1, #1
 800db6a:	4355      	muls	r5, r2
 800db6c:	460e      	mov	r6, r1
 800db6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800db72:	f001 fa05 	bl	800ef80 <_malloc_r>
 800db76:	4604      	mov	r4, r0
 800db78:	b140      	cbz	r0, 800db8c <__sfmoreglue+0x28>
 800db7a:	2100      	movs	r1, #0
 800db7c:	e9c0 1600 	strd	r1, r6, [r0]
 800db80:	300c      	adds	r0, #12
 800db82:	60a0      	str	r0, [r4, #8]
 800db84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800db88:	f7fd fae6 	bl	800b158 <memset>
 800db8c:	4620      	mov	r0, r4
 800db8e:	bd70      	pop	{r4, r5, r6, pc}

0800db90 <__sfp_lock_acquire>:
 800db90:	4801      	ldr	r0, [pc, #4]	; (800db98 <__sfp_lock_acquire+0x8>)
 800db92:	f000 bc26 	b.w	800e3e2 <__retarget_lock_acquire_recursive>
 800db96:	bf00      	nop
 800db98:	2000048d 	.word	0x2000048d

0800db9c <__sfp_lock_release>:
 800db9c:	4801      	ldr	r0, [pc, #4]	; (800dba4 <__sfp_lock_release+0x8>)
 800db9e:	f000 bc21 	b.w	800e3e4 <__retarget_lock_release_recursive>
 800dba2:	bf00      	nop
 800dba4:	2000048d 	.word	0x2000048d

0800dba8 <__sinit_lock_acquire>:
 800dba8:	4801      	ldr	r0, [pc, #4]	; (800dbb0 <__sinit_lock_acquire+0x8>)
 800dbaa:	f000 bc1a 	b.w	800e3e2 <__retarget_lock_acquire_recursive>
 800dbae:	bf00      	nop
 800dbb0:	2000048e 	.word	0x2000048e

0800dbb4 <__sinit_lock_release>:
 800dbb4:	4801      	ldr	r0, [pc, #4]	; (800dbbc <__sinit_lock_release+0x8>)
 800dbb6:	f000 bc15 	b.w	800e3e4 <__retarget_lock_release_recursive>
 800dbba:	bf00      	nop
 800dbbc:	2000048e 	.word	0x2000048e

0800dbc0 <__sinit>:
 800dbc0:	b510      	push	{r4, lr}
 800dbc2:	4604      	mov	r4, r0
 800dbc4:	f7ff fff0 	bl	800dba8 <__sinit_lock_acquire>
 800dbc8:	69a3      	ldr	r3, [r4, #24]
 800dbca:	b11b      	cbz	r3, 800dbd4 <__sinit+0x14>
 800dbcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbd0:	f7ff bff0 	b.w	800dbb4 <__sinit_lock_release>
 800dbd4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800dbd8:	6523      	str	r3, [r4, #80]	; 0x50
 800dbda:	4b13      	ldr	r3, [pc, #76]	; (800dc28 <__sinit+0x68>)
 800dbdc:	4a13      	ldr	r2, [pc, #76]	; (800dc2c <__sinit+0x6c>)
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	62a2      	str	r2, [r4, #40]	; 0x28
 800dbe2:	42a3      	cmp	r3, r4
 800dbe4:	bf04      	itt	eq
 800dbe6:	2301      	moveq	r3, #1
 800dbe8:	61a3      	streq	r3, [r4, #24]
 800dbea:	4620      	mov	r0, r4
 800dbec:	f000 f820 	bl	800dc30 <__sfp>
 800dbf0:	6060      	str	r0, [r4, #4]
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	f000 f81c 	bl	800dc30 <__sfp>
 800dbf8:	60a0      	str	r0, [r4, #8]
 800dbfa:	4620      	mov	r0, r4
 800dbfc:	f000 f818 	bl	800dc30 <__sfp>
 800dc00:	2200      	movs	r2, #0
 800dc02:	60e0      	str	r0, [r4, #12]
 800dc04:	2104      	movs	r1, #4
 800dc06:	6860      	ldr	r0, [r4, #4]
 800dc08:	f7ff ff82 	bl	800db10 <std>
 800dc0c:	68a0      	ldr	r0, [r4, #8]
 800dc0e:	2201      	movs	r2, #1
 800dc10:	2109      	movs	r1, #9
 800dc12:	f7ff ff7d 	bl	800db10 <std>
 800dc16:	68e0      	ldr	r0, [r4, #12]
 800dc18:	2202      	movs	r2, #2
 800dc1a:	2112      	movs	r1, #18
 800dc1c:	f7ff ff78 	bl	800db10 <std>
 800dc20:	2301      	movs	r3, #1
 800dc22:	61a3      	str	r3, [r4, #24]
 800dc24:	e7d2      	b.n	800dbcc <__sinit+0xc>
 800dc26:	bf00      	nop
 800dc28:	08010e2c 	.word	0x08010e2c
 800dc2c:	0800db59 	.word	0x0800db59

0800dc30 <__sfp>:
 800dc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc32:	4607      	mov	r7, r0
 800dc34:	f7ff ffac 	bl	800db90 <__sfp_lock_acquire>
 800dc38:	4b1e      	ldr	r3, [pc, #120]	; (800dcb4 <__sfp+0x84>)
 800dc3a:	681e      	ldr	r6, [r3, #0]
 800dc3c:	69b3      	ldr	r3, [r6, #24]
 800dc3e:	b913      	cbnz	r3, 800dc46 <__sfp+0x16>
 800dc40:	4630      	mov	r0, r6
 800dc42:	f7ff ffbd 	bl	800dbc0 <__sinit>
 800dc46:	3648      	adds	r6, #72	; 0x48
 800dc48:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dc4c:	3b01      	subs	r3, #1
 800dc4e:	d503      	bpl.n	800dc58 <__sfp+0x28>
 800dc50:	6833      	ldr	r3, [r6, #0]
 800dc52:	b30b      	cbz	r3, 800dc98 <__sfp+0x68>
 800dc54:	6836      	ldr	r6, [r6, #0]
 800dc56:	e7f7      	b.n	800dc48 <__sfp+0x18>
 800dc58:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dc5c:	b9d5      	cbnz	r5, 800dc94 <__sfp+0x64>
 800dc5e:	4b16      	ldr	r3, [pc, #88]	; (800dcb8 <__sfp+0x88>)
 800dc60:	60e3      	str	r3, [r4, #12]
 800dc62:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dc66:	6665      	str	r5, [r4, #100]	; 0x64
 800dc68:	f000 fbba 	bl	800e3e0 <__retarget_lock_init_recursive>
 800dc6c:	f7ff ff96 	bl	800db9c <__sfp_lock_release>
 800dc70:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dc74:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dc78:	6025      	str	r5, [r4, #0]
 800dc7a:	61a5      	str	r5, [r4, #24]
 800dc7c:	2208      	movs	r2, #8
 800dc7e:	4629      	mov	r1, r5
 800dc80:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dc84:	f7fd fa68 	bl	800b158 <memset>
 800dc88:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dc8c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dc90:	4620      	mov	r0, r4
 800dc92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc94:	3468      	adds	r4, #104	; 0x68
 800dc96:	e7d9      	b.n	800dc4c <__sfp+0x1c>
 800dc98:	2104      	movs	r1, #4
 800dc9a:	4638      	mov	r0, r7
 800dc9c:	f7ff ff62 	bl	800db64 <__sfmoreglue>
 800dca0:	4604      	mov	r4, r0
 800dca2:	6030      	str	r0, [r6, #0]
 800dca4:	2800      	cmp	r0, #0
 800dca6:	d1d5      	bne.n	800dc54 <__sfp+0x24>
 800dca8:	f7ff ff78 	bl	800db9c <__sfp_lock_release>
 800dcac:	230c      	movs	r3, #12
 800dcae:	603b      	str	r3, [r7, #0]
 800dcb0:	e7ee      	b.n	800dc90 <__sfp+0x60>
 800dcb2:	bf00      	nop
 800dcb4:	08010e2c 	.word	0x08010e2c
 800dcb8:	ffff0001 	.word	0xffff0001

0800dcbc <_fwalk_reent>:
 800dcbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dcc0:	4606      	mov	r6, r0
 800dcc2:	4688      	mov	r8, r1
 800dcc4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dcc8:	2700      	movs	r7, #0
 800dcca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dcce:	f1b9 0901 	subs.w	r9, r9, #1
 800dcd2:	d505      	bpl.n	800dce0 <_fwalk_reent+0x24>
 800dcd4:	6824      	ldr	r4, [r4, #0]
 800dcd6:	2c00      	cmp	r4, #0
 800dcd8:	d1f7      	bne.n	800dcca <_fwalk_reent+0xe>
 800dcda:	4638      	mov	r0, r7
 800dcdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dce0:	89ab      	ldrh	r3, [r5, #12]
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d907      	bls.n	800dcf6 <_fwalk_reent+0x3a>
 800dce6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dcea:	3301      	adds	r3, #1
 800dcec:	d003      	beq.n	800dcf6 <_fwalk_reent+0x3a>
 800dcee:	4629      	mov	r1, r5
 800dcf0:	4630      	mov	r0, r6
 800dcf2:	47c0      	blx	r8
 800dcf4:	4307      	orrs	r7, r0
 800dcf6:	3568      	adds	r5, #104	; 0x68
 800dcf8:	e7e9      	b.n	800dcce <_fwalk_reent+0x12>

0800dcfa <rshift>:
 800dcfa:	6903      	ldr	r3, [r0, #16]
 800dcfc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dd00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd04:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dd08:	f100 0414 	add.w	r4, r0, #20
 800dd0c:	dd45      	ble.n	800dd9a <rshift+0xa0>
 800dd0e:	f011 011f 	ands.w	r1, r1, #31
 800dd12:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dd16:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dd1a:	d10c      	bne.n	800dd36 <rshift+0x3c>
 800dd1c:	f100 0710 	add.w	r7, r0, #16
 800dd20:	4629      	mov	r1, r5
 800dd22:	42b1      	cmp	r1, r6
 800dd24:	d334      	bcc.n	800dd90 <rshift+0x96>
 800dd26:	1a9b      	subs	r3, r3, r2
 800dd28:	009b      	lsls	r3, r3, #2
 800dd2a:	1eea      	subs	r2, r5, #3
 800dd2c:	4296      	cmp	r6, r2
 800dd2e:	bf38      	it	cc
 800dd30:	2300      	movcc	r3, #0
 800dd32:	4423      	add	r3, r4
 800dd34:	e015      	b.n	800dd62 <rshift+0x68>
 800dd36:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dd3a:	f1c1 0820 	rsb	r8, r1, #32
 800dd3e:	40cf      	lsrs	r7, r1
 800dd40:	f105 0e04 	add.w	lr, r5, #4
 800dd44:	46a1      	mov	r9, r4
 800dd46:	4576      	cmp	r6, lr
 800dd48:	46f4      	mov	ip, lr
 800dd4a:	d815      	bhi.n	800dd78 <rshift+0x7e>
 800dd4c:	1a9a      	subs	r2, r3, r2
 800dd4e:	0092      	lsls	r2, r2, #2
 800dd50:	3a04      	subs	r2, #4
 800dd52:	3501      	adds	r5, #1
 800dd54:	42ae      	cmp	r6, r5
 800dd56:	bf38      	it	cc
 800dd58:	2200      	movcc	r2, #0
 800dd5a:	18a3      	adds	r3, r4, r2
 800dd5c:	50a7      	str	r7, [r4, r2]
 800dd5e:	b107      	cbz	r7, 800dd62 <rshift+0x68>
 800dd60:	3304      	adds	r3, #4
 800dd62:	1b1a      	subs	r2, r3, r4
 800dd64:	42a3      	cmp	r3, r4
 800dd66:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dd6a:	bf08      	it	eq
 800dd6c:	2300      	moveq	r3, #0
 800dd6e:	6102      	str	r2, [r0, #16]
 800dd70:	bf08      	it	eq
 800dd72:	6143      	streq	r3, [r0, #20]
 800dd74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd78:	f8dc c000 	ldr.w	ip, [ip]
 800dd7c:	fa0c fc08 	lsl.w	ip, ip, r8
 800dd80:	ea4c 0707 	orr.w	r7, ip, r7
 800dd84:	f849 7b04 	str.w	r7, [r9], #4
 800dd88:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dd8c:	40cf      	lsrs	r7, r1
 800dd8e:	e7da      	b.n	800dd46 <rshift+0x4c>
 800dd90:	f851 cb04 	ldr.w	ip, [r1], #4
 800dd94:	f847 cf04 	str.w	ip, [r7, #4]!
 800dd98:	e7c3      	b.n	800dd22 <rshift+0x28>
 800dd9a:	4623      	mov	r3, r4
 800dd9c:	e7e1      	b.n	800dd62 <rshift+0x68>

0800dd9e <__hexdig_fun>:
 800dd9e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dda2:	2b09      	cmp	r3, #9
 800dda4:	d802      	bhi.n	800ddac <__hexdig_fun+0xe>
 800dda6:	3820      	subs	r0, #32
 800dda8:	b2c0      	uxtb	r0, r0
 800ddaa:	4770      	bx	lr
 800ddac:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ddb0:	2b05      	cmp	r3, #5
 800ddb2:	d801      	bhi.n	800ddb8 <__hexdig_fun+0x1a>
 800ddb4:	3847      	subs	r0, #71	; 0x47
 800ddb6:	e7f7      	b.n	800dda8 <__hexdig_fun+0xa>
 800ddb8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ddbc:	2b05      	cmp	r3, #5
 800ddbe:	d801      	bhi.n	800ddc4 <__hexdig_fun+0x26>
 800ddc0:	3827      	subs	r0, #39	; 0x27
 800ddc2:	e7f1      	b.n	800dda8 <__hexdig_fun+0xa>
 800ddc4:	2000      	movs	r0, #0
 800ddc6:	4770      	bx	lr

0800ddc8 <__gethex>:
 800ddc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddcc:	ed2d 8b02 	vpush	{d8}
 800ddd0:	b089      	sub	sp, #36	; 0x24
 800ddd2:	ee08 0a10 	vmov	s16, r0
 800ddd6:	9304      	str	r3, [sp, #16]
 800ddd8:	4bb4      	ldr	r3, [pc, #720]	; (800e0ac <__gethex+0x2e4>)
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	9301      	str	r3, [sp, #4]
 800ddde:	4618      	mov	r0, r3
 800dde0:	468b      	mov	fp, r1
 800dde2:	4690      	mov	r8, r2
 800dde4:	f7f2 fa7c 	bl	80002e0 <strlen>
 800dde8:	9b01      	ldr	r3, [sp, #4]
 800ddea:	f8db 2000 	ldr.w	r2, [fp]
 800ddee:	4403      	add	r3, r0
 800ddf0:	4682      	mov	sl, r0
 800ddf2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ddf6:	9305      	str	r3, [sp, #20]
 800ddf8:	1c93      	adds	r3, r2, #2
 800ddfa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ddfe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800de02:	32fe      	adds	r2, #254	; 0xfe
 800de04:	18d1      	adds	r1, r2, r3
 800de06:	461f      	mov	r7, r3
 800de08:	f813 0b01 	ldrb.w	r0, [r3], #1
 800de0c:	9100      	str	r1, [sp, #0]
 800de0e:	2830      	cmp	r0, #48	; 0x30
 800de10:	d0f8      	beq.n	800de04 <__gethex+0x3c>
 800de12:	f7ff ffc4 	bl	800dd9e <__hexdig_fun>
 800de16:	4604      	mov	r4, r0
 800de18:	2800      	cmp	r0, #0
 800de1a:	d13a      	bne.n	800de92 <__gethex+0xca>
 800de1c:	9901      	ldr	r1, [sp, #4]
 800de1e:	4652      	mov	r2, sl
 800de20:	4638      	mov	r0, r7
 800de22:	f001 fc34 	bl	800f68e <strncmp>
 800de26:	4605      	mov	r5, r0
 800de28:	2800      	cmp	r0, #0
 800de2a:	d168      	bne.n	800defe <__gethex+0x136>
 800de2c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800de30:	eb07 060a 	add.w	r6, r7, sl
 800de34:	f7ff ffb3 	bl	800dd9e <__hexdig_fun>
 800de38:	2800      	cmp	r0, #0
 800de3a:	d062      	beq.n	800df02 <__gethex+0x13a>
 800de3c:	4633      	mov	r3, r6
 800de3e:	7818      	ldrb	r0, [r3, #0]
 800de40:	2830      	cmp	r0, #48	; 0x30
 800de42:	461f      	mov	r7, r3
 800de44:	f103 0301 	add.w	r3, r3, #1
 800de48:	d0f9      	beq.n	800de3e <__gethex+0x76>
 800de4a:	f7ff ffa8 	bl	800dd9e <__hexdig_fun>
 800de4e:	2301      	movs	r3, #1
 800de50:	fab0 f480 	clz	r4, r0
 800de54:	0964      	lsrs	r4, r4, #5
 800de56:	4635      	mov	r5, r6
 800de58:	9300      	str	r3, [sp, #0]
 800de5a:	463a      	mov	r2, r7
 800de5c:	4616      	mov	r6, r2
 800de5e:	3201      	adds	r2, #1
 800de60:	7830      	ldrb	r0, [r6, #0]
 800de62:	f7ff ff9c 	bl	800dd9e <__hexdig_fun>
 800de66:	2800      	cmp	r0, #0
 800de68:	d1f8      	bne.n	800de5c <__gethex+0x94>
 800de6a:	9901      	ldr	r1, [sp, #4]
 800de6c:	4652      	mov	r2, sl
 800de6e:	4630      	mov	r0, r6
 800de70:	f001 fc0d 	bl	800f68e <strncmp>
 800de74:	b980      	cbnz	r0, 800de98 <__gethex+0xd0>
 800de76:	b94d      	cbnz	r5, 800de8c <__gethex+0xc4>
 800de78:	eb06 050a 	add.w	r5, r6, sl
 800de7c:	462a      	mov	r2, r5
 800de7e:	4616      	mov	r6, r2
 800de80:	3201      	adds	r2, #1
 800de82:	7830      	ldrb	r0, [r6, #0]
 800de84:	f7ff ff8b 	bl	800dd9e <__hexdig_fun>
 800de88:	2800      	cmp	r0, #0
 800de8a:	d1f8      	bne.n	800de7e <__gethex+0xb6>
 800de8c:	1bad      	subs	r5, r5, r6
 800de8e:	00ad      	lsls	r5, r5, #2
 800de90:	e004      	b.n	800de9c <__gethex+0xd4>
 800de92:	2400      	movs	r4, #0
 800de94:	4625      	mov	r5, r4
 800de96:	e7e0      	b.n	800de5a <__gethex+0x92>
 800de98:	2d00      	cmp	r5, #0
 800de9a:	d1f7      	bne.n	800de8c <__gethex+0xc4>
 800de9c:	7833      	ldrb	r3, [r6, #0]
 800de9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dea2:	2b50      	cmp	r3, #80	; 0x50
 800dea4:	d13b      	bne.n	800df1e <__gethex+0x156>
 800dea6:	7873      	ldrb	r3, [r6, #1]
 800dea8:	2b2b      	cmp	r3, #43	; 0x2b
 800deaa:	d02c      	beq.n	800df06 <__gethex+0x13e>
 800deac:	2b2d      	cmp	r3, #45	; 0x2d
 800deae:	d02e      	beq.n	800df0e <__gethex+0x146>
 800deb0:	1c71      	adds	r1, r6, #1
 800deb2:	f04f 0900 	mov.w	r9, #0
 800deb6:	7808      	ldrb	r0, [r1, #0]
 800deb8:	f7ff ff71 	bl	800dd9e <__hexdig_fun>
 800debc:	1e43      	subs	r3, r0, #1
 800debe:	b2db      	uxtb	r3, r3
 800dec0:	2b18      	cmp	r3, #24
 800dec2:	d82c      	bhi.n	800df1e <__gethex+0x156>
 800dec4:	f1a0 0210 	sub.w	r2, r0, #16
 800dec8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800decc:	f7ff ff67 	bl	800dd9e <__hexdig_fun>
 800ded0:	1e43      	subs	r3, r0, #1
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	2b18      	cmp	r3, #24
 800ded6:	d91d      	bls.n	800df14 <__gethex+0x14c>
 800ded8:	f1b9 0f00 	cmp.w	r9, #0
 800dedc:	d000      	beq.n	800dee0 <__gethex+0x118>
 800dede:	4252      	negs	r2, r2
 800dee0:	4415      	add	r5, r2
 800dee2:	f8cb 1000 	str.w	r1, [fp]
 800dee6:	b1e4      	cbz	r4, 800df22 <__gethex+0x15a>
 800dee8:	9b00      	ldr	r3, [sp, #0]
 800deea:	2b00      	cmp	r3, #0
 800deec:	bf14      	ite	ne
 800deee:	2700      	movne	r7, #0
 800def0:	2706      	moveq	r7, #6
 800def2:	4638      	mov	r0, r7
 800def4:	b009      	add	sp, #36	; 0x24
 800def6:	ecbd 8b02 	vpop	{d8}
 800defa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800defe:	463e      	mov	r6, r7
 800df00:	4625      	mov	r5, r4
 800df02:	2401      	movs	r4, #1
 800df04:	e7ca      	b.n	800de9c <__gethex+0xd4>
 800df06:	f04f 0900 	mov.w	r9, #0
 800df0a:	1cb1      	adds	r1, r6, #2
 800df0c:	e7d3      	b.n	800deb6 <__gethex+0xee>
 800df0e:	f04f 0901 	mov.w	r9, #1
 800df12:	e7fa      	b.n	800df0a <__gethex+0x142>
 800df14:	230a      	movs	r3, #10
 800df16:	fb03 0202 	mla	r2, r3, r2, r0
 800df1a:	3a10      	subs	r2, #16
 800df1c:	e7d4      	b.n	800dec8 <__gethex+0x100>
 800df1e:	4631      	mov	r1, r6
 800df20:	e7df      	b.n	800dee2 <__gethex+0x11a>
 800df22:	1bf3      	subs	r3, r6, r7
 800df24:	3b01      	subs	r3, #1
 800df26:	4621      	mov	r1, r4
 800df28:	2b07      	cmp	r3, #7
 800df2a:	dc0b      	bgt.n	800df44 <__gethex+0x17c>
 800df2c:	ee18 0a10 	vmov	r0, s16
 800df30:	f000 fae6 	bl	800e500 <_Balloc>
 800df34:	4604      	mov	r4, r0
 800df36:	b940      	cbnz	r0, 800df4a <__gethex+0x182>
 800df38:	4b5d      	ldr	r3, [pc, #372]	; (800e0b0 <__gethex+0x2e8>)
 800df3a:	4602      	mov	r2, r0
 800df3c:	21de      	movs	r1, #222	; 0xde
 800df3e:	485d      	ldr	r0, [pc, #372]	; (800e0b4 <__gethex+0x2ec>)
 800df40:	f001 fbd8 	bl	800f6f4 <__assert_func>
 800df44:	3101      	adds	r1, #1
 800df46:	105b      	asrs	r3, r3, #1
 800df48:	e7ee      	b.n	800df28 <__gethex+0x160>
 800df4a:	f100 0914 	add.w	r9, r0, #20
 800df4e:	f04f 0b00 	mov.w	fp, #0
 800df52:	f1ca 0301 	rsb	r3, sl, #1
 800df56:	f8cd 9008 	str.w	r9, [sp, #8]
 800df5a:	f8cd b000 	str.w	fp, [sp]
 800df5e:	9306      	str	r3, [sp, #24]
 800df60:	42b7      	cmp	r7, r6
 800df62:	d340      	bcc.n	800dfe6 <__gethex+0x21e>
 800df64:	9802      	ldr	r0, [sp, #8]
 800df66:	9b00      	ldr	r3, [sp, #0]
 800df68:	f840 3b04 	str.w	r3, [r0], #4
 800df6c:	eba0 0009 	sub.w	r0, r0, r9
 800df70:	1080      	asrs	r0, r0, #2
 800df72:	0146      	lsls	r6, r0, #5
 800df74:	6120      	str	r0, [r4, #16]
 800df76:	4618      	mov	r0, r3
 800df78:	f000 fbb4 	bl	800e6e4 <__hi0bits>
 800df7c:	1a30      	subs	r0, r6, r0
 800df7e:	f8d8 6000 	ldr.w	r6, [r8]
 800df82:	42b0      	cmp	r0, r6
 800df84:	dd63      	ble.n	800e04e <__gethex+0x286>
 800df86:	1b87      	subs	r7, r0, r6
 800df88:	4639      	mov	r1, r7
 800df8a:	4620      	mov	r0, r4
 800df8c:	f000 ff55 	bl	800ee3a <__any_on>
 800df90:	4682      	mov	sl, r0
 800df92:	b1a8      	cbz	r0, 800dfc0 <__gethex+0x1f8>
 800df94:	1e7b      	subs	r3, r7, #1
 800df96:	1159      	asrs	r1, r3, #5
 800df98:	f003 021f 	and.w	r2, r3, #31
 800df9c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800dfa0:	f04f 0a01 	mov.w	sl, #1
 800dfa4:	fa0a f202 	lsl.w	r2, sl, r2
 800dfa8:	420a      	tst	r2, r1
 800dfaa:	d009      	beq.n	800dfc0 <__gethex+0x1f8>
 800dfac:	4553      	cmp	r3, sl
 800dfae:	dd05      	ble.n	800dfbc <__gethex+0x1f4>
 800dfb0:	1eb9      	subs	r1, r7, #2
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	f000 ff41 	bl	800ee3a <__any_on>
 800dfb8:	2800      	cmp	r0, #0
 800dfba:	d145      	bne.n	800e048 <__gethex+0x280>
 800dfbc:	f04f 0a02 	mov.w	sl, #2
 800dfc0:	4639      	mov	r1, r7
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	f7ff fe99 	bl	800dcfa <rshift>
 800dfc8:	443d      	add	r5, r7
 800dfca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dfce:	42ab      	cmp	r3, r5
 800dfd0:	da4c      	bge.n	800e06c <__gethex+0x2a4>
 800dfd2:	ee18 0a10 	vmov	r0, s16
 800dfd6:	4621      	mov	r1, r4
 800dfd8:	f000 fad2 	bl	800e580 <_Bfree>
 800dfdc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dfde:	2300      	movs	r3, #0
 800dfe0:	6013      	str	r3, [r2, #0]
 800dfe2:	27a3      	movs	r7, #163	; 0xa3
 800dfe4:	e785      	b.n	800def2 <__gethex+0x12a>
 800dfe6:	1e73      	subs	r3, r6, #1
 800dfe8:	9a05      	ldr	r2, [sp, #20]
 800dfea:	9303      	str	r3, [sp, #12]
 800dfec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dff0:	4293      	cmp	r3, r2
 800dff2:	d019      	beq.n	800e028 <__gethex+0x260>
 800dff4:	f1bb 0f20 	cmp.w	fp, #32
 800dff8:	d107      	bne.n	800e00a <__gethex+0x242>
 800dffa:	9b02      	ldr	r3, [sp, #8]
 800dffc:	9a00      	ldr	r2, [sp, #0]
 800dffe:	f843 2b04 	str.w	r2, [r3], #4
 800e002:	9302      	str	r3, [sp, #8]
 800e004:	2300      	movs	r3, #0
 800e006:	9300      	str	r3, [sp, #0]
 800e008:	469b      	mov	fp, r3
 800e00a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e00e:	f7ff fec6 	bl	800dd9e <__hexdig_fun>
 800e012:	9b00      	ldr	r3, [sp, #0]
 800e014:	f000 000f 	and.w	r0, r0, #15
 800e018:	fa00 f00b 	lsl.w	r0, r0, fp
 800e01c:	4303      	orrs	r3, r0
 800e01e:	9300      	str	r3, [sp, #0]
 800e020:	f10b 0b04 	add.w	fp, fp, #4
 800e024:	9b03      	ldr	r3, [sp, #12]
 800e026:	e00d      	b.n	800e044 <__gethex+0x27c>
 800e028:	9b03      	ldr	r3, [sp, #12]
 800e02a:	9a06      	ldr	r2, [sp, #24]
 800e02c:	4413      	add	r3, r2
 800e02e:	42bb      	cmp	r3, r7
 800e030:	d3e0      	bcc.n	800dff4 <__gethex+0x22c>
 800e032:	4618      	mov	r0, r3
 800e034:	9901      	ldr	r1, [sp, #4]
 800e036:	9307      	str	r3, [sp, #28]
 800e038:	4652      	mov	r2, sl
 800e03a:	f001 fb28 	bl	800f68e <strncmp>
 800e03e:	9b07      	ldr	r3, [sp, #28]
 800e040:	2800      	cmp	r0, #0
 800e042:	d1d7      	bne.n	800dff4 <__gethex+0x22c>
 800e044:	461e      	mov	r6, r3
 800e046:	e78b      	b.n	800df60 <__gethex+0x198>
 800e048:	f04f 0a03 	mov.w	sl, #3
 800e04c:	e7b8      	b.n	800dfc0 <__gethex+0x1f8>
 800e04e:	da0a      	bge.n	800e066 <__gethex+0x29e>
 800e050:	1a37      	subs	r7, r6, r0
 800e052:	4621      	mov	r1, r4
 800e054:	ee18 0a10 	vmov	r0, s16
 800e058:	463a      	mov	r2, r7
 800e05a:	f000 fcad 	bl	800e9b8 <__lshift>
 800e05e:	1bed      	subs	r5, r5, r7
 800e060:	4604      	mov	r4, r0
 800e062:	f100 0914 	add.w	r9, r0, #20
 800e066:	f04f 0a00 	mov.w	sl, #0
 800e06a:	e7ae      	b.n	800dfca <__gethex+0x202>
 800e06c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e070:	42a8      	cmp	r0, r5
 800e072:	dd72      	ble.n	800e15a <__gethex+0x392>
 800e074:	1b45      	subs	r5, r0, r5
 800e076:	42ae      	cmp	r6, r5
 800e078:	dc36      	bgt.n	800e0e8 <__gethex+0x320>
 800e07a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e07e:	2b02      	cmp	r3, #2
 800e080:	d02a      	beq.n	800e0d8 <__gethex+0x310>
 800e082:	2b03      	cmp	r3, #3
 800e084:	d02c      	beq.n	800e0e0 <__gethex+0x318>
 800e086:	2b01      	cmp	r3, #1
 800e088:	d11c      	bne.n	800e0c4 <__gethex+0x2fc>
 800e08a:	42ae      	cmp	r6, r5
 800e08c:	d11a      	bne.n	800e0c4 <__gethex+0x2fc>
 800e08e:	2e01      	cmp	r6, #1
 800e090:	d112      	bne.n	800e0b8 <__gethex+0x2f0>
 800e092:	9a04      	ldr	r2, [sp, #16]
 800e094:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e098:	6013      	str	r3, [r2, #0]
 800e09a:	2301      	movs	r3, #1
 800e09c:	6123      	str	r3, [r4, #16]
 800e09e:	f8c9 3000 	str.w	r3, [r9]
 800e0a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e0a4:	2762      	movs	r7, #98	; 0x62
 800e0a6:	601c      	str	r4, [r3, #0]
 800e0a8:	e723      	b.n	800def2 <__gethex+0x12a>
 800e0aa:	bf00      	nop
 800e0ac:	0801111c 	.word	0x0801111c
 800e0b0:	08011040 	.word	0x08011040
 800e0b4:	080110b4 	.word	0x080110b4
 800e0b8:	1e71      	subs	r1, r6, #1
 800e0ba:	4620      	mov	r0, r4
 800e0bc:	f000 febd 	bl	800ee3a <__any_on>
 800e0c0:	2800      	cmp	r0, #0
 800e0c2:	d1e6      	bne.n	800e092 <__gethex+0x2ca>
 800e0c4:	ee18 0a10 	vmov	r0, s16
 800e0c8:	4621      	mov	r1, r4
 800e0ca:	f000 fa59 	bl	800e580 <_Bfree>
 800e0ce:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	6013      	str	r3, [r2, #0]
 800e0d4:	2750      	movs	r7, #80	; 0x50
 800e0d6:	e70c      	b.n	800def2 <__gethex+0x12a>
 800e0d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d1f2      	bne.n	800e0c4 <__gethex+0x2fc>
 800e0de:	e7d8      	b.n	800e092 <__gethex+0x2ca>
 800e0e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d1d5      	bne.n	800e092 <__gethex+0x2ca>
 800e0e6:	e7ed      	b.n	800e0c4 <__gethex+0x2fc>
 800e0e8:	1e6f      	subs	r7, r5, #1
 800e0ea:	f1ba 0f00 	cmp.w	sl, #0
 800e0ee:	d131      	bne.n	800e154 <__gethex+0x38c>
 800e0f0:	b127      	cbz	r7, 800e0fc <__gethex+0x334>
 800e0f2:	4639      	mov	r1, r7
 800e0f4:	4620      	mov	r0, r4
 800e0f6:	f000 fea0 	bl	800ee3a <__any_on>
 800e0fa:	4682      	mov	sl, r0
 800e0fc:	117b      	asrs	r3, r7, #5
 800e0fe:	2101      	movs	r1, #1
 800e100:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e104:	f007 071f 	and.w	r7, r7, #31
 800e108:	fa01 f707 	lsl.w	r7, r1, r7
 800e10c:	421f      	tst	r7, r3
 800e10e:	4629      	mov	r1, r5
 800e110:	4620      	mov	r0, r4
 800e112:	bf18      	it	ne
 800e114:	f04a 0a02 	orrne.w	sl, sl, #2
 800e118:	1b76      	subs	r6, r6, r5
 800e11a:	f7ff fdee 	bl	800dcfa <rshift>
 800e11e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e122:	2702      	movs	r7, #2
 800e124:	f1ba 0f00 	cmp.w	sl, #0
 800e128:	d048      	beq.n	800e1bc <__gethex+0x3f4>
 800e12a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e12e:	2b02      	cmp	r3, #2
 800e130:	d015      	beq.n	800e15e <__gethex+0x396>
 800e132:	2b03      	cmp	r3, #3
 800e134:	d017      	beq.n	800e166 <__gethex+0x39e>
 800e136:	2b01      	cmp	r3, #1
 800e138:	d109      	bne.n	800e14e <__gethex+0x386>
 800e13a:	f01a 0f02 	tst.w	sl, #2
 800e13e:	d006      	beq.n	800e14e <__gethex+0x386>
 800e140:	f8d9 0000 	ldr.w	r0, [r9]
 800e144:	ea4a 0a00 	orr.w	sl, sl, r0
 800e148:	f01a 0f01 	tst.w	sl, #1
 800e14c:	d10e      	bne.n	800e16c <__gethex+0x3a4>
 800e14e:	f047 0710 	orr.w	r7, r7, #16
 800e152:	e033      	b.n	800e1bc <__gethex+0x3f4>
 800e154:	f04f 0a01 	mov.w	sl, #1
 800e158:	e7d0      	b.n	800e0fc <__gethex+0x334>
 800e15a:	2701      	movs	r7, #1
 800e15c:	e7e2      	b.n	800e124 <__gethex+0x35c>
 800e15e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e160:	f1c3 0301 	rsb	r3, r3, #1
 800e164:	9315      	str	r3, [sp, #84]	; 0x54
 800e166:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d0f0      	beq.n	800e14e <__gethex+0x386>
 800e16c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e170:	f104 0314 	add.w	r3, r4, #20
 800e174:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e178:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e17c:	f04f 0c00 	mov.w	ip, #0
 800e180:	4618      	mov	r0, r3
 800e182:	f853 2b04 	ldr.w	r2, [r3], #4
 800e186:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e18a:	d01c      	beq.n	800e1c6 <__gethex+0x3fe>
 800e18c:	3201      	adds	r2, #1
 800e18e:	6002      	str	r2, [r0, #0]
 800e190:	2f02      	cmp	r7, #2
 800e192:	f104 0314 	add.w	r3, r4, #20
 800e196:	d13f      	bne.n	800e218 <__gethex+0x450>
 800e198:	f8d8 2000 	ldr.w	r2, [r8]
 800e19c:	3a01      	subs	r2, #1
 800e19e:	42b2      	cmp	r2, r6
 800e1a0:	d10a      	bne.n	800e1b8 <__gethex+0x3f0>
 800e1a2:	1171      	asrs	r1, r6, #5
 800e1a4:	2201      	movs	r2, #1
 800e1a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e1aa:	f006 061f 	and.w	r6, r6, #31
 800e1ae:	fa02 f606 	lsl.w	r6, r2, r6
 800e1b2:	421e      	tst	r6, r3
 800e1b4:	bf18      	it	ne
 800e1b6:	4617      	movne	r7, r2
 800e1b8:	f047 0720 	orr.w	r7, r7, #32
 800e1bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e1be:	601c      	str	r4, [r3, #0]
 800e1c0:	9b04      	ldr	r3, [sp, #16]
 800e1c2:	601d      	str	r5, [r3, #0]
 800e1c4:	e695      	b.n	800def2 <__gethex+0x12a>
 800e1c6:	4299      	cmp	r1, r3
 800e1c8:	f843 cc04 	str.w	ip, [r3, #-4]
 800e1cc:	d8d8      	bhi.n	800e180 <__gethex+0x3b8>
 800e1ce:	68a3      	ldr	r3, [r4, #8]
 800e1d0:	459b      	cmp	fp, r3
 800e1d2:	db19      	blt.n	800e208 <__gethex+0x440>
 800e1d4:	6861      	ldr	r1, [r4, #4]
 800e1d6:	ee18 0a10 	vmov	r0, s16
 800e1da:	3101      	adds	r1, #1
 800e1dc:	f000 f990 	bl	800e500 <_Balloc>
 800e1e0:	4681      	mov	r9, r0
 800e1e2:	b918      	cbnz	r0, 800e1ec <__gethex+0x424>
 800e1e4:	4b1a      	ldr	r3, [pc, #104]	; (800e250 <__gethex+0x488>)
 800e1e6:	4602      	mov	r2, r0
 800e1e8:	2184      	movs	r1, #132	; 0x84
 800e1ea:	e6a8      	b.n	800df3e <__gethex+0x176>
 800e1ec:	6922      	ldr	r2, [r4, #16]
 800e1ee:	3202      	adds	r2, #2
 800e1f0:	f104 010c 	add.w	r1, r4, #12
 800e1f4:	0092      	lsls	r2, r2, #2
 800e1f6:	300c      	adds	r0, #12
 800e1f8:	f000 f974 	bl	800e4e4 <memcpy>
 800e1fc:	4621      	mov	r1, r4
 800e1fe:	ee18 0a10 	vmov	r0, s16
 800e202:	f000 f9bd 	bl	800e580 <_Bfree>
 800e206:	464c      	mov	r4, r9
 800e208:	6923      	ldr	r3, [r4, #16]
 800e20a:	1c5a      	adds	r2, r3, #1
 800e20c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e210:	6122      	str	r2, [r4, #16]
 800e212:	2201      	movs	r2, #1
 800e214:	615a      	str	r2, [r3, #20]
 800e216:	e7bb      	b.n	800e190 <__gethex+0x3c8>
 800e218:	6922      	ldr	r2, [r4, #16]
 800e21a:	455a      	cmp	r2, fp
 800e21c:	dd0b      	ble.n	800e236 <__gethex+0x46e>
 800e21e:	2101      	movs	r1, #1
 800e220:	4620      	mov	r0, r4
 800e222:	f7ff fd6a 	bl	800dcfa <rshift>
 800e226:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e22a:	3501      	adds	r5, #1
 800e22c:	42ab      	cmp	r3, r5
 800e22e:	f6ff aed0 	blt.w	800dfd2 <__gethex+0x20a>
 800e232:	2701      	movs	r7, #1
 800e234:	e7c0      	b.n	800e1b8 <__gethex+0x3f0>
 800e236:	f016 061f 	ands.w	r6, r6, #31
 800e23a:	d0fa      	beq.n	800e232 <__gethex+0x46a>
 800e23c:	4453      	add	r3, sl
 800e23e:	f1c6 0620 	rsb	r6, r6, #32
 800e242:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e246:	f000 fa4d 	bl	800e6e4 <__hi0bits>
 800e24a:	42b0      	cmp	r0, r6
 800e24c:	dbe7      	blt.n	800e21e <__gethex+0x456>
 800e24e:	e7f0      	b.n	800e232 <__gethex+0x46a>
 800e250:	08011040 	.word	0x08011040

0800e254 <L_shift>:
 800e254:	f1c2 0208 	rsb	r2, r2, #8
 800e258:	0092      	lsls	r2, r2, #2
 800e25a:	b570      	push	{r4, r5, r6, lr}
 800e25c:	f1c2 0620 	rsb	r6, r2, #32
 800e260:	6843      	ldr	r3, [r0, #4]
 800e262:	6804      	ldr	r4, [r0, #0]
 800e264:	fa03 f506 	lsl.w	r5, r3, r6
 800e268:	432c      	orrs	r4, r5
 800e26a:	40d3      	lsrs	r3, r2
 800e26c:	6004      	str	r4, [r0, #0]
 800e26e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e272:	4288      	cmp	r0, r1
 800e274:	d3f4      	bcc.n	800e260 <L_shift+0xc>
 800e276:	bd70      	pop	{r4, r5, r6, pc}

0800e278 <__match>:
 800e278:	b530      	push	{r4, r5, lr}
 800e27a:	6803      	ldr	r3, [r0, #0]
 800e27c:	3301      	adds	r3, #1
 800e27e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e282:	b914      	cbnz	r4, 800e28a <__match+0x12>
 800e284:	6003      	str	r3, [r0, #0]
 800e286:	2001      	movs	r0, #1
 800e288:	bd30      	pop	{r4, r5, pc}
 800e28a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e28e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e292:	2d19      	cmp	r5, #25
 800e294:	bf98      	it	ls
 800e296:	3220      	addls	r2, #32
 800e298:	42a2      	cmp	r2, r4
 800e29a:	d0f0      	beq.n	800e27e <__match+0x6>
 800e29c:	2000      	movs	r0, #0
 800e29e:	e7f3      	b.n	800e288 <__match+0x10>

0800e2a0 <__hexnan>:
 800e2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2a4:	680b      	ldr	r3, [r1, #0]
 800e2a6:	115e      	asrs	r6, r3, #5
 800e2a8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e2ac:	f013 031f 	ands.w	r3, r3, #31
 800e2b0:	b087      	sub	sp, #28
 800e2b2:	bf18      	it	ne
 800e2b4:	3604      	addne	r6, #4
 800e2b6:	2500      	movs	r5, #0
 800e2b8:	1f37      	subs	r7, r6, #4
 800e2ba:	4690      	mov	r8, r2
 800e2bc:	6802      	ldr	r2, [r0, #0]
 800e2be:	9301      	str	r3, [sp, #4]
 800e2c0:	4682      	mov	sl, r0
 800e2c2:	f846 5c04 	str.w	r5, [r6, #-4]
 800e2c6:	46b9      	mov	r9, r7
 800e2c8:	463c      	mov	r4, r7
 800e2ca:	9502      	str	r5, [sp, #8]
 800e2cc:	46ab      	mov	fp, r5
 800e2ce:	7851      	ldrb	r1, [r2, #1]
 800e2d0:	1c53      	adds	r3, r2, #1
 800e2d2:	9303      	str	r3, [sp, #12]
 800e2d4:	b341      	cbz	r1, 800e328 <__hexnan+0x88>
 800e2d6:	4608      	mov	r0, r1
 800e2d8:	9205      	str	r2, [sp, #20]
 800e2da:	9104      	str	r1, [sp, #16]
 800e2dc:	f7ff fd5f 	bl	800dd9e <__hexdig_fun>
 800e2e0:	2800      	cmp	r0, #0
 800e2e2:	d14f      	bne.n	800e384 <__hexnan+0xe4>
 800e2e4:	9904      	ldr	r1, [sp, #16]
 800e2e6:	9a05      	ldr	r2, [sp, #20]
 800e2e8:	2920      	cmp	r1, #32
 800e2ea:	d818      	bhi.n	800e31e <__hexnan+0x7e>
 800e2ec:	9b02      	ldr	r3, [sp, #8]
 800e2ee:	459b      	cmp	fp, r3
 800e2f0:	dd13      	ble.n	800e31a <__hexnan+0x7a>
 800e2f2:	454c      	cmp	r4, r9
 800e2f4:	d206      	bcs.n	800e304 <__hexnan+0x64>
 800e2f6:	2d07      	cmp	r5, #7
 800e2f8:	dc04      	bgt.n	800e304 <__hexnan+0x64>
 800e2fa:	462a      	mov	r2, r5
 800e2fc:	4649      	mov	r1, r9
 800e2fe:	4620      	mov	r0, r4
 800e300:	f7ff ffa8 	bl	800e254 <L_shift>
 800e304:	4544      	cmp	r4, r8
 800e306:	d950      	bls.n	800e3aa <__hexnan+0x10a>
 800e308:	2300      	movs	r3, #0
 800e30a:	f1a4 0904 	sub.w	r9, r4, #4
 800e30e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e312:	f8cd b008 	str.w	fp, [sp, #8]
 800e316:	464c      	mov	r4, r9
 800e318:	461d      	mov	r5, r3
 800e31a:	9a03      	ldr	r2, [sp, #12]
 800e31c:	e7d7      	b.n	800e2ce <__hexnan+0x2e>
 800e31e:	2929      	cmp	r1, #41	; 0x29
 800e320:	d156      	bne.n	800e3d0 <__hexnan+0x130>
 800e322:	3202      	adds	r2, #2
 800e324:	f8ca 2000 	str.w	r2, [sl]
 800e328:	f1bb 0f00 	cmp.w	fp, #0
 800e32c:	d050      	beq.n	800e3d0 <__hexnan+0x130>
 800e32e:	454c      	cmp	r4, r9
 800e330:	d206      	bcs.n	800e340 <__hexnan+0xa0>
 800e332:	2d07      	cmp	r5, #7
 800e334:	dc04      	bgt.n	800e340 <__hexnan+0xa0>
 800e336:	462a      	mov	r2, r5
 800e338:	4649      	mov	r1, r9
 800e33a:	4620      	mov	r0, r4
 800e33c:	f7ff ff8a 	bl	800e254 <L_shift>
 800e340:	4544      	cmp	r4, r8
 800e342:	d934      	bls.n	800e3ae <__hexnan+0x10e>
 800e344:	f1a8 0204 	sub.w	r2, r8, #4
 800e348:	4623      	mov	r3, r4
 800e34a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e34e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e352:	429f      	cmp	r7, r3
 800e354:	d2f9      	bcs.n	800e34a <__hexnan+0xaa>
 800e356:	1b3b      	subs	r3, r7, r4
 800e358:	f023 0303 	bic.w	r3, r3, #3
 800e35c:	3304      	adds	r3, #4
 800e35e:	3401      	adds	r4, #1
 800e360:	3e03      	subs	r6, #3
 800e362:	42b4      	cmp	r4, r6
 800e364:	bf88      	it	hi
 800e366:	2304      	movhi	r3, #4
 800e368:	4443      	add	r3, r8
 800e36a:	2200      	movs	r2, #0
 800e36c:	f843 2b04 	str.w	r2, [r3], #4
 800e370:	429f      	cmp	r7, r3
 800e372:	d2fb      	bcs.n	800e36c <__hexnan+0xcc>
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	b91b      	cbnz	r3, 800e380 <__hexnan+0xe0>
 800e378:	4547      	cmp	r7, r8
 800e37a:	d127      	bne.n	800e3cc <__hexnan+0x12c>
 800e37c:	2301      	movs	r3, #1
 800e37e:	603b      	str	r3, [r7, #0]
 800e380:	2005      	movs	r0, #5
 800e382:	e026      	b.n	800e3d2 <__hexnan+0x132>
 800e384:	3501      	adds	r5, #1
 800e386:	2d08      	cmp	r5, #8
 800e388:	f10b 0b01 	add.w	fp, fp, #1
 800e38c:	dd06      	ble.n	800e39c <__hexnan+0xfc>
 800e38e:	4544      	cmp	r4, r8
 800e390:	d9c3      	bls.n	800e31a <__hexnan+0x7a>
 800e392:	2300      	movs	r3, #0
 800e394:	f844 3c04 	str.w	r3, [r4, #-4]
 800e398:	2501      	movs	r5, #1
 800e39a:	3c04      	subs	r4, #4
 800e39c:	6822      	ldr	r2, [r4, #0]
 800e39e:	f000 000f 	and.w	r0, r0, #15
 800e3a2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e3a6:	6022      	str	r2, [r4, #0]
 800e3a8:	e7b7      	b.n	800e31a <__hexnan+0x7a>
 800e3aa:	2508      	movs	r5, #8
 800e3ac:	e7b5      	b.n	800e31a <__hexnan+0x7a>
 800e3ae:	9b01      	ldr	r3, [sp, #4]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d0df      	beq.n	800e374 <__hexnan+0xd4>
 800e3b4:	f04f 32ff 	mov.w	r2, #4294967295
 800e3b8:	f1c3 0320 	rsb	r3, r3, #32
 800e3bc:	fa22 f303 	lsr.w	r3, r2, r3
 800e3c0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e3c4:	401a      	ands	r2, r3
 800e3c6:	f846 2c04 	str.w	r2, [r6, #-4]
 800e3ca:	e7d3      	b.n	800e374 <__hexnan+0xd4>
 800e3cc:	3f04      	subs	r7, #4
 800e3ce:	e7d1      	b.n	800e374 <__hexnan+0xd4>
 800e3d0:	2004      	movs	r0, #4
 800e3d2:	b007      	add	sp, #28
 800e3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e3d8 <_localeconv_r>:
 800e3d8:	4800      	ldr	r0, [pc, #0]	; (800e3dc <_localeconv_r+0x4>)
 800e3da:	4770      	bx	lr
 800e3dc:	20000168 	.word	0x20000168

0800e3e0 <__retarget_lock_init_recursive>:
 800e3e0:	4770      	bx	lr

0800e3e2 <__retarget_lock_acquire_recursive>:
 800e3e2:	4770      	bx	lr

0800e3e4 <__retarget_lock_release_recursive>:
 800e3e4:	4770      	bx	lr

0800e3e6 <__swhatbuf_r>:
 800e3e6:	b570      	push	{r4, r5, r6, lr}
 800e3e8:	460e      	mov	r6, r1
 800e3ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3ee:	2900      	cmp	r1, #0
 800e3f0:	b096      	sub	sp, #88	; 0x58
 800e3f2:	4614      	mov	r4, r2
 800e3f4:	461d      	mov	r5, r3
 800e3f6:	da08      	bge.n	800e40a <__swhatbuf_r+0x24>
 800e3f8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	602a      	str	r2, [r5, #0]
 800e400:	061a      	lsls	r2, r3, #24
 800e402:	d410      	bmi.n	800e426 <__swhatbuf_r+0x40>
 800e404:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e408:	e00e      	b.n	800e428 <__swhatbuf_r+0x42>
 800e40a:	466a      	mov	r2, sp
 800e40c:	f001 f9b2 	bl	800f774 <_fstat_r>
 800e410:	2800      	cmp	r0, #0
 800e412:	dbf1      	blt.n	800e3f8 <__swhatbuf_r+0x12>
 800e414:	9a01      	ldr	r2, [sp, #4]
 800e416:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e41a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e41e:	425a      	negs	r2, r3
 800e420:	415a      	adcs	r2, r3
 800e422:	602a      	str	r2, [r5, #0]
 800e424:	e7ee      	b.n	800e404 <__swhatbuf_r+0x1e>
 800e426:	2340      	movs	r3, #64	; 0x40
 800e428:	2000      	movs	r0, #0
 800e42a:	6023      	str	r3, [r4, #0]
 800e42c:	b016      	add	sp, #88	; 0x58
 800e42e:	bd70      	pop	{r4, r5, r6, pc}

0800e430 <__smakebuf_r>:
 800e430:	898b      	ldrh	r3, [r1, #12]
 800e432:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e434:	079d      	lsls	r5, r3, #30
 800e436:	4606      	mov	r6, r0
 800e438:	460c      	mov	r4, r1
 800e43a:	d507      	bpl.n	800e44c <__smakebuf_r+0x1c>
 800e43c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e440:	6023      	str	r3, [r4, #0]
 800e442:	6123      	str	r3, [r4, #16]
 800e444:	2301      	movs	r3, #1
 800e446:	6163      	str	r3, [r4, #20]
 800e448:	b002      	add	sp, #8
 800e44a:	bd70      	pop	{r4, r5, r6, pc}
 800e44c:	ab01      	add	r3, sp, #4
 800e44e:	466a      	mov	r2, sp
 800e450:	f7ff ffc9 	bl	800e3e6 <__swhatbuf_r>
 800e454:	9900      	ldr	r1, [sp, #0]
 800e456:	4605      	mov	r5, r0
 800e458:	4630      	mov	r0, r6
 800e45a:	f000 fd91 	bl	800ef80 <_malloc_r>
 800e45e:	b948      	cbnz	r0, 800e474 <__smakebuf_r+0x44>
 800e460:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e464:	059a      	lsls	r2, r3, #22
 800e466:	d4ef      	bmi.n	800e448 <__smakebuf_r+0x18>
 800e468:	f023 0303 	bic.w	r3, r3, #3
 800e46c:	f043 0302 	orr.w	r3, r3, #2
 800e470:	81a3      	strh	r3, [r4, #12]
 800e472:	e7e3      	b.n	800e43c <__smakebuf_r+0xc>
 800e474:	4b0d      	ldr	r3, [pc, #52]	; (800e4ac <__smakebuf_r+0x7c>)
 800e476:	62b3      	str	r3, [r6, #40]	; 0x28
 800e478:	89a3      	ldrh	r3, [r4, #12]
 800e47a:	6020      	str	r0, [r4, #0]
 800e47c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e480:	81a3      	strh	r3, [r4, #12]
 800e482:	9b00      	ldr	r3, [sp, #0]
 800e484:	6163      	str	r3, [r4, #20]
 800e486:	9b01      	ldr	r3, [sp, #4]
 800e488:	6120      	str	r0, [r4, #16]
 800e48a:	b15b      	cbz	r3, 800e4a4 <__smakebuf_r+0x74>
 800e48c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e490:	4630      	mov	r0, r6
 800e492:	f001 f981 	bl	800f798 <_isatty_r>
 800e496:	b128      	cbz	r0, 800e4a4 <__smakebuf_r+0x74>
 800e498:	89a3      	ldrh	r3, [r4, #12]
 800e49a:	f023 0303 	bic.w	r3, r3, #3
 800e49e:	f043 0301 	orr.w	r3, r3, #1
 800e4a2:	81a3      	strh	r3, [r4, #12]
 800e4a4:	89a0      	ldrh	r0, [r4, #12]
 800e4a6:	4305      	orrs	r5, r0
 800e4a8:	81a5      	strh	r5, [r4, #12]
 800e4aa:	e7cd      	b.n	800e448 <__smakebuf_r+0x18>
 800e4ac:	0800db59 	.word	0x0800db59

0800e4b0 <malloc>:
 800e4b0:	4b02      	ldr	r3, [pc, #8]	; (800e4bc <malloc+0xc>)
 800e4b2:	4601      	mov	r1, r0
 800e4b4:	6818      	ldr	r0, [r3, #0]
 800e4b6:	f000 bd63 	b.w	800ef80 <_malloc_r>
 800e4ba:	bf00      	nop
 800e4bc:	20000010 	.word	0x20000010

0800e4c0 <__ascii_mbtowc>:
 800e4c0:	b082      	sub	sp, #8
 800e4c2:	b901      	cbnz	r1, 800e4c6 <__ascii_mbtowc+0x6>
 800e4c4:	a901      	add	r1, sp, #4
 800e4c6:	b142      	cbz	r2, 800e4da <__ascii_mbtowc+0x1a>
 800e4c8:	b14b      	cbz	r3, 800e4de <__ascii_mbtowc+0x1e>
 800e4ca:	7813      	ldrb	r3, [r2, #0]
 800e4cc:	600b      	str	r3, [r1, #0]
 800e4ce:	7812      	ldrb	r2, [r2, #0]
 800e4d0:	1e10      	subs	r0, r2, #0
 800e4d2:	bf18      	it	ne
 800e4d4:	2001      	movne	r0, #1
 800e4d6:	b002      	add	sp, #8
 800e4d8:	4770      	bx	lr
 800e4da:	4610      	mov	r0, r2
 800e4dc:	e7fb      	b.n	800e4d6 <__ascii_mbtowc+0x16>
 800e4de:	f06f 0001 	mvn.w	r0, #1
 800e4e2:	e7f8      	b.n	800e4d6 <__ascii_mbtowc+0x16>

0800e4e4 <memcpy>:
 800e4e4:	440a      	add	r2, r1
 800e4e6:	4291      	cmp	r1, r2
 800e4e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800e4ec:	d100      	bne.n	800e4f0 <memcpy+0xc>
 800e4ee:	4770      	bx	lr
 800e4f0:	b510      	push	{r4, lr}
 800e4f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e4f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e4fa:	4291      	cmp	r1, r2
 800e4fc:	d1f9      	bne.n	800e4f2 <memcpy+0xe>
 800e4fe:	bd10      	pop	{r4, pc}

0800e500 <_Balloc>:
 800e500:	b570      	push	{r4, r5, r6, lr}
 800e502:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e504:	4604      	mov	r4, r0
 800e506:	460d      	mov	r5, r1
 800e508:	b976      	cbnz	r6, 800e528 <_Balloc+0x28>
 800e50a:	2010      	movs	r0, #16
 800e50c:	f7ff ffd0 	bl	800e4b0 <malloc>
 800e510:	4602      	mov	r2, r0
 800e512:	6260      	str	r0, [r4, #36]	; 0x24
 800e514:	b920      	cbnz	r0, 800e520 <_Balloc+0x20>
 800e516:	4b18      	ldr	r3, [pc, #96]	; (800e578 <_Balloc+0x78>)
 800e518:	4818      	ldr	r0, [pc, #96]	; (800e57c <_Balloc+0x7c>)
 800e51a:	2166      	movs	r1, #102	; 0x66
 800e51c:	f001 f8ea 	bl	800f6f4 <__assert_func>
 800e520:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e524:	6006      	str	r6, [r0, #0]
 800e526:	60c6      	str	r6, [r0, #12]
 800e528:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e52a:	68f3      	ldr	r3, [r6, #12]
 800e52c:	b183      	cbz	r3, 800e550 <_Balloc+0x50>
 800e52e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e530:	68db      	ldr	r3, [r3, #12]
 800e532:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e536:	b9b8      	cbnz	r0, 800e568 <_Balloc+0x68>
 800e538:	2101      	movs	r1, #1
 800e53a:	fa01 f605 	lsl.w	r6, r1, r5
 800e53e:	1d72      	adds	r2, r6, #5
 800e540:	0092      	lsls	r2, r2, #2
 800e542:	4620      	mov	r0, r4
 800e544:	f000 fc9a 	bl	800ee7c <_calloc_r>
 800e548:	b160      	cbz	r0, 800e564 <_Balloc+0x64>
 800e54a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e54e:	e00e      	b.n	800e56e <_Balloc+0x6e>
 800e550:	2221      	movs	r2, #33	; 0x21
 800e552:	2104      	movs	r1, #4
 800e554:	4620      	mov	r0, r4
 800e556:	f000 fc91 	bl	800ee7c <_calloc_r>
 800e55a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e55c:	60f0      	str	r0, [r6, #12]
 800e55e:	68db      	ldr	r3, [r3, #12]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d1e4      	bne.n	800e52e <_Balloc+0x2e>
 800e564:	2000      	movs	r0, #0
 800e566:	bd70      	pop	{r4, r5, r6, pc}
 800e568:	6802      	ldr	r2, [r0, #0]
 800e56a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e56e:	2300      	movs	r3, #0
 800e570:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e574:	e7f7      	b.n	800e566 <_Balloc+0x66>
 800e576:	bf00      	nop
 800e578:	08010fce 	.word	0x08010fce
 800e57c:	08011130 	.word	0x08011130

0800e580 <_Bfree>:
 800e580:	b570      	push	{r4, r5, r6, lr}
 800e582:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e584:	4605      	mov	r5, r0
 800e586:	460c      	mov	r4, r1
 800e588:	b976      	cbnz	r6, 800e5a8 <_Bfree+0x28>
 800e58a:	2010      	movs	r0, #16
 800e58c:	f7ff ff90 	bl	800e4b0 <malloc>
 800e590:	4602      	mov	r2, r0
 800e592:	6268      	str	r0, [r5, #36]	; 0x24
 800e594:	b920      	cbnz	r0, 800e5a0 <_Bfree+0x20>
 800e596:	4b09      	ldr	r3, [pc, #36]	; (800e5bc <_Bfree+0x3c>)
 800e598:	4809      	ldr	r0, [pc, #36]	; (800e5c0 <_Bfree+0x40>)
 800e59a:	218a      	movs	r1, #138	; 0x8a
 800e59c:	f001 f8aa 	bl	800f6f4 <__assert_func>
 800e5a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e5a4:	6006      	str	r6, [r0, #0]
 800e5a6:	60c6      	str	r6, [r0, #12]
 800e5a8:	b13c      	cbz	r4, 800e5ba <_Bfree+0x3a>
 800e5aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e5ac:	6862      	ldr	r2, [r4, #4]
 800e5ae:	68db      	ldr	r3, [r3, #12]
 800e5b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e5b4:	6021      	str	r1, [r4, #0]
 800e5b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e5ba:	bd70      	pop	{r4, r5, r6, pc}
 800e5bc:	08010fce 	.word	0x08010fce
 800e5c0:	08011130 	.word	0x08011130

0800e5c4 <__multadd>:
 800e5c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5c8:	690d      	ldr	r5, [r1, #16]
 800e5ca:	4607      	mov	r7, r0
 800e5cc:	460c      	mov	r4, r1
 800e5ce:	461e      	mov	r6, r3
 800e5d0:	f101 0c14 	add.w	ip, r1, #20
 800e5d4:	2000      	movs	r0, #0
 800e5d6:	f8dc 3000 	ldr.w	r3, [ip]
 800e5da:	b299      	uxth	r1, r3
 800e5dc:	fb02 6101 	mla	r1, r2, r1, r6
 800e5e0:	0c1e      	lsrs	r6, r3, #16
 800e5e2:	0c0b      	lsrs	r3, r1, #16
 800e5e4:	fb02 3306 	mla	r3, r2, r6, r3
 800e5e8:	b289      	uxth	r1, r1
 800e5ea:	3001      	adds	r0, #1
 800e5ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e5f0:	4285      	cmp	r5, r0
 800e5f2:	f84c 1b04 	str.w	r1, [ip], #4
 800e5f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e5fa:	dcec      	bgt.n	800e5d6 <__multadd+0x12>
 800e5fc:	b30e      	cbz	r6, 800e642 <__multadd+0x7e>
 800e5fe:	68a3      	ldr	r3, [r4, #8]
 800e600:	42ab      	cmp	r3, r5
 800e602:	dc19      	bgt.n	800e638 <__multadd+0x74>
 800e604:	6861      	ldr	r1, [r4, #4]
 800e606:	4638      	mov	r0, r7
 800e608:	3101      	adds	r1, #1
 800e60a:	f7ff ff79 	bl	800e500 <_Balloc>
 800e60e:	4680      	mov	r8, r0
 800e610:	b928      	cbnz	r0, 800e61e <__multadd+0x5a>
 800e612:	4602      	mov	r2, r0
 800e614:	4b0c      	ldr	r3, [pc, #48]	; (800e648 <__multadd+0x84>)
 800e616:	480d      	ldr	r0, [pc, #52]	; (800e64c <__multadd+0x88>)
 800e618:	21b5      	movs	r1, #181	; 0xb5
 800e61a:	f001 f86b 	bl	800f6f4 <__assert_func>
 800e61e:	6922      	ldr	r2, [r4, #16]
 800e620:	3202      	adds	r2, #2
 800e622:	f104 010c 	add.w	r1, r4, #12
 800e626:	0092      	lsls	r2, r2, #2
 800e628:	300c      	adds	r0, #12
 800e62a:	f7ff ff5b 	bl	800e4e4 <memcpy>
 800e62e:	4621      	mov	r1, r4
 800e630:	4638      	mov	r0, r7
 800e632:	f7ff ffa5 	bl	800e580 <_Bfree>
 800e636:	4644      	mov	r4, r8
 800e638:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e63c:	3501      	adds	r5, #1
 800e63e:	615e      	str	r6, [r3, #20]
 800e640:	6125      	str	r5, [r4, #16]
 800e642:	4620      	mov	r0, r4
 800e644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e648:	08011040 	.word	0x08011040
 800e64c:	08011130 	.word	0x08011130

0800e650 <__s2b>:
 800e650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e654:	460c      	mov	r4, r1
 800e656:	4615      	mov	r5, r2
 800e658:	461f      	mov	r7, r3
 800e65a:	2209      	movs	r2, #9
 800e65c:	3308      	adds	r3, #8
 800e65e:	4606      	mov	r6, r0
 800e660:	fb93 f3f2 	sdiv	r3, r3, r2
 800e664:	2100      	movs	r1, #0
 800e666:	2201      	movs	r2, #1
 800e668:	429a      	cmp	r2, r3
 800e66a:	db09      	blt.n	800e680 <__s2b+0x30>
 800e66c:	4630      	mov	r0, r6
 800e66e:	f7ff ff47 	bl	800e500 <_Balloc>
 800e672:	b940      	cbnz	r0, 800e686 <__s2b+0x36>
 800e674:	4602      	mov	r2, r0
 800e676:	4b19      	ldr	r3, [pc, #100]	; (800e6dc <__s2b+0x8c>)
 800e678:	4819      	ldr	r0, [pc, #100]	; (800e6e0 <__s2b+0x90>)
 800e67a:	21ce      	movs	r1, #206	; 0xce
 800e67c:	f001 f83a 	bl	800f6f4 <__assert_func>
 800e680:	0052      	lsls	r2, r2, #1
 800e682:	3101      	adds	r1, #1
 800e684:	e7f0      	b.n	800e668 <__s2b+0x18>
 800e686:	9b08      	ldr	r3, [sp, #32]
 800e688:	6143      	str	r3, [r0, #20]
 800e68a:	2d09      	cmp	r5, #9
 800e68c:	f04f 0301 	mov.w	r3, #1
 800e690:	6103      	str	r3, [r0, #16]
 800e692:	dd16      	ble.n	800e6c2 <__s2b+0x72>
 800e694:	f104 0909 	add.w	r9, r4, #9
 800e698:	46c8      	mov	r8, r9
 800e69a:	442c      	add	r4, r5
 800e69c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e6a0:	4601      	mov	r1, r0
 800e6a2:	3b30      	subs	r3, #48	; 0x30
 800e6a4:	220a      	movs	r2, #10
 800e6a6:	4630      	mov	r0, r6
 800e6a8:	f7ff ff8c 	bl	800e5c4 <__multadd>
 800e6ac:	45a0      	cmp	r8, r4
 800e6ae:	d1f5      	bne.n	800e69c <__s2b+0x4c>
 800e6b0:	f1a5 0408 	sub.w	r4, r5, #8
 800e6b4:	444c      	add	r4, r9
 800e6b6:	1b2d      	subs	r5, r5, r4
 800e6b8:	1963      	adds	r3, r4, r5
 800e6ba:	42bb      	cmp	r3, r7
 800e6bc:	db04      	blt.n	800e6c8 <__s2b+0x78>
 800e6be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6c2:	340a      	adds	r4, #10
 800e6c4:	2509      	movs	r5, #9
 800e6c6:	e7f6      	b.n	800e6b6 <__s2b+0x66>
 800e6c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e6cc:	4601      	mov	r1, r0
 800e6ce:	3b30      	subs	r3, #48	; 0x30
 800e6d0:	220a      	movs	r2, #10
 800e6d2:	4630      	mov	r0, r6
 800e6d4:	f7ff ff76 	bl	800e5c4 <__multadd>
 800e6d8:	e7ee      	b.n	800e6b8 <__s2b+0x68>
 800e6da:	bf00      	nop
 800e6dc:	08011040 	.word	0x08011040
 800e6e0:	08011130 	.word	0x08011130

0800e6e4 <__hi0bits>:
 800e6e4:	0c03      	lsrs	r3, r0, #16
 800e6e6:	041b      	lsls	r3, r3, #16
 800e6e8:	b9d3      	cbnz	r3, 800e720 <__hi0bits+0x3c>
 800e6ea:	0400      	lsls	r0, r0, #16
 800e6ec:	2310      	movs	r3, #16
 800e6ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e6f2:	bf04      	itt	eq
 800e6f4:	0200      	lsleq	r0, r0, #8
 800e6f6:	3308      	addeq	r3, #8
 800e6f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e6fc:	bf04      	itt	eq
 800e6fe:	0100      	lsleq	r0, r0, #4
 800e700:	3304      	addeq	r3, #4
 800e702:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e706:	bf04      	itt	eq
 800e708:	0080      	lsleq	r0, r0, #2
 800e70a:	3302      	addeq	r3, #2
 800e70c:	2800      	cmp	r0, #0
 800e70e:	db05      	blt.n	800e71c <__hi0bits+0x38>
 800e710:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e714:	f103 0301 	add.w	r3, r3, #1
 800e718:	bf08      	it	eq
 800e71a:	2320      	moveq	r3, #32
 800e71c:	4618      	mov	r0, r3
 800e71e:	4770      	bx	lr
 800e720:	2300      	movs	r3, #0
 800e722:	e7e4      	b.n	800e6ee <__hi0bits+0xa>

0800e724 <__lo0bits>:
 800e724:	6803      	ldr	r3, [r0, #0]
 800e726:	f013 0207 	ands.w	r2, r3, #7
 800e72a:	4601      	mov	r1, r0
 800e72c:	d00b      	beq.n	800e746 <__lo0bits+0x22>
 800e72e:	07da      	lsls	r2, r3, #31
 800e730:	d423      	bmi.n	800e77a <__lo0bits+0x56>
 800e732:	0798      	lsls	r0, r3, #30
 800e734:	bf49      	itett	mi
 800e736:	085b      	lsrmi	r3, r3, #1
 800e738:	089b      	lsrpl	r3, r3, #2
 800e73a:	2001      	movmi	r0, #1
 800e73c:	600b      	strmi	r3, [r1, #0]
 800e73e:	bf5c      	itt	pl
 800e740:	600b      	strpl	r3, [r1, #0]
 800e742:	2002      	movpl	r0, #2
 800e744:	4770      	bx	lr
 800e746:	b298      	uxth	r0, r3
 800e748:	b9a8      	cbnz	r0, 800e776 <__lo0bits+0x52>
 800e74a:	0c1b      	lsrs	r3, r3, #16
 800e74c:	2010      	movs	r0, #16
 800e74e:	b2da      	uxtb	r2, r3
 800e750:	b90a      	cbnz	r2, 800e756 <__lo0bits+0x32>
 800e752:	3008      	adds	r0, #8
 800e754:	0a1b      	lsrs	r3, r3, #8
 800e756:	071a      	lsls	r2, r3, #28
 800e758:	bf04      	itt	eq
 800e75a:	091b      	lsreq	r3, r3, #4
 800e75c:	3004      	addeq	r0, #4
 800e75e:	079a      	lsls	r2, r3, #30
 800e760:	bf04      	itt	eq
 800e762:	089b      	lsreq	r3, r3, #2
 800e764:	3002      	addeq	r0, #2
 800e766:	07da      	lsls	r2, r3, #31
 800e768:	d403      	bmi.n	800e772 <__lo0bits+0x4e>
 800e76a:	085b      	lsrs	r3, r3, #1
 800e76c:	f100 0001 	add.w	r0, r0, #1
 800e770:	d005      	beq.n	800e77e <__lo0bits+0x5a>
 800e772:	600b      	str	r3, [r1, #0]
 800e774:	4770      	bx	lr
 800e776:	4610      	mov	r0, r2
 800e778:	e7e9      	b.n	800e74e <__lo0bits+0x2a>
 800e77a:	2000      	movs	r0, #0
 800e77c:	4770      	bx	lr
 800e77e:	2020      	movs	r0, #32
 800e780:	4770      	bx	lr
	...

0800e784 <__i2b>:
 800e784:	b510      	push	{r4, lr}
 800e786:	460c      	mov	r4, r1
 800e788:	2101      	movs	r1, #1
 800e78a:	f7ff feb9 	bl	800e500 <_Balloc>
 800e78e:	4602      	mov	r2, r0
 800e790:	b928      	cbnz	r0, 800e79e <__i2b+0x1a>
 800e792:	4b05      	ldr	r3, [pc, #20]	; (800e7a8 <__i2b+0x24>)
 800e794:	4805      	ldr	r0, [pc, #20]	; (800e7ac <__i2b+0x28>)
 800e796:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e79a:	f000 ffab 	bl	800f6f4 <__assert_func>
 800e79e:	2301      	movs	r3, #1
 800e7a0:	6144      	str	r4, [r0, #20]
 800e7a2:	6103      	str	r3, [r0, #16]
 800e7a4:	bd10      	pop	{r4, pc}
 800e7a6:	bf00      	nop
 800e7a8:	08011040 	.word	0x08011040
 800e7ac:	08011130 	.word	0x08011130

0800e7b0 <__multiply>:
 800e7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7b4:	4691      	mov	r9, r2
 800e7b6:	690a      	ldr	r2, [r1, #16]
 800e7b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e7bc:	429a      	cmp	r2, r3
 800e7be:	bfb8      	it	lt
 800e7c0:	460b      	movlt	r3, r1
 800e7c2:	460c      	mov	r4, r1
 800e7c4:	bfbc      	itt	lt
 800e7c6:	464c      	movlt	r4, r9
 800e7c8:	4699      	movlt	r9, r3
 800e7ca:	6927      	ldr	r7, [r4, #16]
 800e7cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e7d0:	68a3      	ldr	r3, [r4, #8]
 800e7d2:	6861      	ldr	r1, [r4, #4]
 800e7d4:	eb07 060a 	add.w	r6, r7, sl
 800e7d8:	42b3      	cmp	r3, r6
 800e7da:	b085      	sub	sp, #20
 800e7dc:	bfb8      	it	lt
 800e7de:	3101      	addlt	r1, #1
 800e7e0:	f7ff fe8e 	bl	800e500 <_Balloc>
 800e7e4:	b930      	cbnz	r0, 800e7f4 <__multiply+0x44>
 800e7e6:	4602      	mov	r2, r0
 800e7e8:	4b44      	ldr	r3, [pc, #272]	; (800e8fc <__multiply+0x14c>)
 800e7ea:	4845      	ldr	r0, [pc, #276]	; (800e900 <__multiply+0x150>)
 800e7ec:	f240 115d 	movw	r1, #349	; 0x15d
 800e7f0:	f000 ff80 	bl	800f6f4 <__assert_func>
 800e7f4:	f100 0514 	add.w	r5, r0, #20
 800e7f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e7fc:	462b      	mov	r3, r5
 800e7fe:	2200      	movs	r2, #0
 800e800:	4543      	cmp	r3, r8
 800e802:	d321      	bcc.n	800e848 <__multiply+0x98>
 800e804:	f104 0314 	add.w	r3, r4, #20
 800e808:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e80c:	f109 0314 	add.w	r3, r9, #20
 800e810:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e814:	9202      	str	r2, [sp, #8]
 800e816:	1b3a      	subs	r2, r7, r4
 800e818:	3a15      	subs	r2, #21
 800e81a:	f022 0203 	bic.w	r2, r2, #3
 800e81e:	3204      	adds	r2, #4
 800e820:	f104 0115 	add.w	r1, r4, #21
 800e824:	428f      	cmp	r7, r1
 800e826:	bf38      	it	cc
 800e828:	2204      	movcc	r2, #4
 800e82a:	9201      	str	r2, [sp, #4]
 800e82c:	9a02      	ldr	r2, [sp, #8]
 800e82e:	9303      	str	r3, [sp, #12]
 800e830:	429a      	cmp	r2, r3
 800e832:	d80c      	bhi.n	800e84e <__multiply+0x9e>
 800e834:	2e00      	cmp	r6, #0
 800e836:	dd03      	ble.n	800e840 <__multiply+0x90>
 800e838:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d05a      	beq.n	800e8f6 <__multiply+0x146>
 800e840:	6106      	str	r6, [r0, #16]
 800e842:	b005      	add	sp, #20
 800e844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e848:	f843 2b04 	str.w	r2, [r3], #4
 800e84c:	e7d8      	b.n	800e800 <__multiply+0x50>
 800e84e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e852:	f1ba 0f00 	cmp.w	sl, #0
 800e856:	d024      	beq.n	800e8a2 <__multiply+0xf2>
 800e858:	f104 0e14 	add.w	lr, r4, #20
 800e85c:	46a9      	mov	r9, r5
 800e85e:	f04f 0c00 	mov.w	ip, #0
 800e862:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e866:	f8d9 1000 	ldr.w	r1, [r9]
 800e86a:	fa1f fb82 	uxth.w	fp, r2
 800e86e:	b289      	uxth	r1, r1
 800e870:	fb0a 110b 	mla	r1, sl, fp, r1
 800e874:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e878:	f8d9 2000 	ldr.w	r2, [r9]
 800e87c:	4461      	add	r1, ip
 800e87e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e882:	fb0a c20b 	mla	r2, sl, fp, ip
 800e886:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e88a:	b289      	uxth	r1, r1
 800e88c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e890:	4577      	cmp	r7, lr
 800e892:	f849 1b04 	str.w	r1, [r9], #4
 800e896:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e89a:	d8e2      	bhi.n	800e862 <__multiply+0xb2>
 800e89c:	9a01      	ldr	r2, [sp, #4]
 800e89e:	f845 c002 	str.w	ip, [r5, r2]
 800e8a2:	9a03      	ldr	r2, [sp, #12]
 800e8a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e8a8:	3304      	adds	r3, #4
 800e8aa:	f1b9 0f00 	cmp.w	r9, #0
 800e8ae:	d020      	beq.n	800e8f2 <__multiply+0x142>
 800e8b0:	6829      	ldr	r1, [r5, #0]
 800e8b2:	f104 0c14 	add.w	ip, r4, #20
 800e8b6:	46ae      	mov	lr, r5
 800e8b8:	f04f 0a00 	mov.w	sl, #0
 800e8bc:	f8bc b000 	ldrh.w	fp, [ip]
 800e8c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e8c4:	fb09 220b 	mla	r2, r9, fp, r2
 800e8c8:	4492      	add	sl, r2
 800e8ca:	b289      	uxth	r1, r1
 800e8cc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e8d0:	f84e 1b04 	str.w	r1, [lr], #4
 800e8d4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e8d8:	f8be 1000 	ldrh.w	r1, [lr]
 800e8dc:	0c12      	lsrs	r2, r2, #16
 800e8de:	fb09 1102 	mla	r1, r9, r2, r1
 800e8e2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e8e6:	4567      	cmp	r7, ip
 800e8e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e8ec:	d8e6      	bhi.n	800e8bc <__multiply+0x10c>
 800e8ee:	9a01      	ldr	r2, [sp, #4]
 800e8f0:	50a9      	str	r1, [r5, r2]
 800e8f2:	3504      	adds	r5, #4
 800e8f4:	e79a      	b.n	800e82c <__multiply+0x7c>
 800e8f6:	3e01      	subs	r6, #1
 800e8f8:	e79c      	b.n	800e834 <__multiply+0x84>
 800e8fa:	bf00      	nop
 800e8fc:	08011040 	.word	0x08011040
 800e900:	08011130 	.word	0x08011130

0800e904 <__pow5mult>:
 800e904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e908:	4615      	mov	r5, r2
 800e90a:	f012 0203 	ands.w	r2, r2, #3
 800e90e:	4606      	mov	r6, r0
 800e910:	460f      	mov	r7, r1
 800e912:	d007      	beq.n	800e924 <__pow5mult+0x20>
 800e914:	4c25      	ldr	r4, [pc, #148]	; (800e9ac <__pow5mult+0xa8>)
 800e916:	3a01      	subs	r2, #1
 800e918:	2300      	movs	r3, #0
 800e91a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e91e:	f7ff fe51 	bl	800e5c4 <__multadd>
 800e922:	4607      	mov	r7, r0
 800e924:	10ad      	asrs	r5, r5, #2
 800e926:	d03d      	beq.n	800e9a4 <__pow5mult+0xa0>
 800e928:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e92a:	b97c      	cbnz	r4, 800e94c <__pow5mult+0x48>
 800e92c:	2010      	movs	r0, #16
 800e92e:	f7ff fdbf 	bl	800e4b0 <malloc>
 800e932:	4602      	mov	r2, r0
 800e934:	6270      	str	r0, [r6, #36]	; 0x24
 800e936:	b928      	cbnz	r0, 800e944 <__pow5mult+0x40>
 800e938:	4b1d      	ldr	r3, [pc, #116]	; (800e9b0 <__pow5mult+0xac>)
 800e93a:	481e      	ldr	r0, [pc, #120]	; (800e9b4 <__pow5mult+0xb0>)
 800e93c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e940:	f000 fed8 	bl	800f6f4 <__assert_func>
 800e944:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e948:	6004      	str	r4, [r0, #0]
 800e94a:	60c4      	str	r4, [r0, #12]
 800e94c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e950:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e954:	b94c      	cbnz	r4, 800e96a <__pow5mult+0x66>
 800e956:	f240 2171 	movw	r1, #625	; 0x271
 800e95a:	4630      	mov	r0, r6
 800e95c:	f7ff ff12 	bl	800e784 <__i2b>
 800e960:	2300      	movs	r3, #0
 800e962:	f8c8 0008 	str.w	r0, [r8, #8]
 800e966:	4604      	mov	r4, r0
 800e968:	6003      	str	r3, [r0, #0]
 800e96a:	f04f 0900 	mov.w	r9, #0
 800e96e:	07eb      	lsls	r3, r5, #31
 800e970:	d50a      	bpl.n	800e988 <__pow5mult+0x84>
 800e972:	4639      	mov	r1, r7
 800e974:	4622      	mov	r2, r4
 800e976:	4630      	mov	r0, r6
 800e978:	f7ff ff1a 	bl	800e7b0 <__multiply>
 800e97c:	4639      	mov	r1, r7
 800e97e:	4680      	mov	r8, r0
 800e980:	4630      	mov	r0, r6
 800e982:	f7ff fdfd 	bl	800e580 <_Bfree>
 800e986:	4647      	mov	r7, r8
 800e988:	106d      	asrs	r5, r5, #1
 800e98a:	d00b      	beq.n	800e9a4 <__pow5mult+0xa0>
 800e98c:	6820      	ldr	r0, [r4, #0]
 800e98e:	b938      	cbnz	r0, 800e9a0 <__pow5mult+0x9c>
 800e990:	4622      	mov	r2, r4
 800e992:	4621      	mov	r1, r4
 800e994:	4630      	mov	r0, r6
 800e996:	f7ff ff0b 	bl	800e7b0 <__multiply>
 800e99a:	6020      	str	r0, [r4, #0]
 800e99c:	f8c0 9000 	str.w	r9, [r0]
 800e9a0:	4604      	mov	r4, r0
 800e9a2:	e7e4      	b.n	800e96e <__pow5mult+0x6a>
 800e9a4:	4638      	mov	r0, r7
 800e9a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9aa:	bf00      	nop
 800e9ac:	08011280 	.word	0x08011280
 800e9b0:	08010fce 	.word	0x08010fce
 800e9b4:	08011130 	.word	0x08011130

0800e9b8 <__lshift>:
 800e9b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9bc:	460c      	mov	r4, r1
 800e9be:	6849      	ldr	r1, [r1, #4]
 800e9c0:	6923      	ldr	r3, [r4, #16]
 800e9c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e9c6:	68a3      	ldr	r3, [r4, #8]
 800e9c8:	4607      	mov	r7, r0
 800e9ca:	4691      	mov	r9, r2
 800e9cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e9d0:	f108 0601 	add.w	r6, r8, #1
 800e9d4:	42b3      	cmp	r3, r6
 800e9d6:	db0b      	blt.n	800e9f0 <__lshift+0x38>
 800e9d8:	4638      	mov	r0, r7
 800e9da:	f7ff fd91 	bl	800e500 <_Balloc>
 800e9de:	4605      	mov	r5, r0
 800e9e0:	b948      	cbnz	r0, 800e9f6 <__lshift+0x3e>
 800e9e2:	4602      	mov	r2, r0
 800e9e4:	4b2a      	ldr	r3, [pc, #168]	; (800ea90 <__lshift+0xd8>)
 800e9e6:	482b      	ldr	r0, [pc, #172]	; (800ea94 <__lshift+0xdc>)
 800e9e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e9ec:	f000 fe82 	bl	800f6f4 <__assert_func>
 800e9f0:	3101      	adds	r1, #1
 800e9f2:	005b      	lsls	r3, r3, #1
 800e9f4:	e7ee      	b.n	800e9d4 <__lshift+0x1c>
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	f100 0114 	add.w	r1, r0, #20
 800e9fc:	f100 0210 	add.w	r2, r0, #16
 800ea00:	4618      	mov	r0, r3
 800ea02:	4553      	cmp	r3, sl
 800ea04:	db37      	blt.n	800ea76 <__lshift+0xbe>
 800ea06:	6920      	ldr	r0, [r4, #16]
 800ea08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ea0c:	f104 0314 	add.w	r3, r4, #20
 800ea10:	f019 091f 	ands.w	r9, r9, #31
 800ea14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ea18:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ea1c:	d02f      	beq.n	800ea7e <__lshift+0xc6>
 800ea1e:	f1c9 0e20 	rsb	lr, r9, #32
 800ea22:	468a      	mov	sl, r1
 800ea24:	f04f 0c00 	mov.w	ip, #0
 800ea28:	681a      	ldr	r2, [r3, #0]
 800ea2a:	fa02 f209 	lsl.w	r2, r2, r9
 800ea2e:	ea42 020c 	orr.w	r2, r2, ip
 800ea32:	f84a 2b04 	str.w	r2, [sl], #4
 800ea36:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea3a:	4298      	cmp	r0, r3
 800ea3c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ea40:	d8f2      	bhi.n	800ea28 <__lshift+0x70>
 800ea42:	1b03      	subs	r3, r0, r4
 800ea44:	3b15      	subs	r3, #21
 800ea46:	f023 0303 	bic.w	r3, r3, #3
 800ea4a:	3304      	adds	r3, #4
 800ea4c:	f104 0215 	add.w	r2, r4, #21
 800ea50:	4290      	cmp	r0, r2
 800ea52:	bf38      	it	cc
 800ea54:	2304      	movcc	r3, #4
 800ea56:	f841 c003 	str.w	ip, [r1, r3]
 800ea5a:	f1bc 0f00 	cmp.w	ip, #0
 800ea5e:	d001      	beq.n	800ea64 <__lshift+0xac>
 800ea60:	f108 0602 	add.w	r6, r8, #2
 800ea64:	3e01      	subs	r6, #1
 800ea66:	4638      	mov	r0, r7
 800ea68:	612e      	str	r6, [r5, #16]
 800ea6a:	4621      	mov	r1, r4
 800ea6c:	f7ff fd88 	bl	800e580 <_Bfree>
 800ea70:	4628      	mov	r0, r5
 800ea72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea76:	f842 0f04 	str.w	r0, [r2, #4]!
 800ea7a:	3301      	adds	r3, #1
 800ea7c:	e7c1      	b.n	800ea02 <__lshift+0x4a>
 800ea7e:	3904      	subs	r1, #4
 800ea80:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea84:	f841 2f04 	str.w	r2, [r1, #4]!
 800ea88:	4298      	cmp	r0, r3
 800ea8a:	d8f9      	bhi.n	800ea80 <__lshift+0xc8>
 800ea8c:	e7ea      	b.n	800ea64 <__lshift+0xac>
 800ea8e:	bf00      	nop
 800ea90:	08011040 	.word	0x08011040
 800ea94:	08011130 	.word	0x08011130

0800ea98 <__mcmp>:
 800ea98:	b530      	push	{r4, r5, lr}
 800ea9a:	6902      	ldr	r2, [r0, #16]
 800ea9c:	690c      	ldr	r4, [r1, #16]
 800ea9e:	1b12      	subs	r2, r2, r4
 800eaa0:	d10e      	bne.n	800eac0 <__mcmp+0x28>
 800eaa2:	f100 0314 	add.w	r3, r0, #20
 800eaa6:	3114      	adds	r1, #20
 800eaa8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800eaac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800eab0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800eab4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800eab8:	42a5      	cmp	r5, r4
 800eaba:	d003      	beq.n	800eac4 <__mcmp+0x2c>
 800eabc:	d305      	bcc.n	800eaca <__mcmp+0x32>
 800eabe:	2201      	movs	r2, #1
 800eac0:	4610      	mov	r0, r2
 800eac2:	bd30      	pop	{r4, r5, pc}
 800eac4:	4283      	cmp	r3, r0
 800eac6:	d3f3      	bcc.n	800eab0 <__mcmp+0x18>
 800eac8:	e7fa      	b.n	800eac0 <__mcmp+0x28>
 800eaca:	f04f 32ff 	mov.w	r2, #4294967295
 800eace:	e7f7      	b.n	800eac0 <__mcmp+0x28>

0800ead0 <__mdiff>:
 800ead0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ead4:	460c      	mov	r4, r1
 800ead6:	4606      	mov	r6, r0
 800ead8:	4611      	mov	r1, r2
 800eada:	4620      	mov	r0, r4
 800eadc:	4690      	mov	r8, r2
 800eade:	f7ff ffdb 	bl	800ea98 <__mcmp>
 800eae2:	1e05      	subs	r5, r0, #0
 800eae4:	d110      	bne.n	800eb08 <__mdiff+0x38>
 800eae6:	4629      	mov	r1, r5
 800eae8:	4630      	mov	r0, r6
 800eaea:	f7ff fd09 	bl	800e500 <_Balloc>
 800eaee:	b930      	cbnz	r0, 800eafe <__mdiff+0x2e>
 800eaf0:	4b3a      	ldr	r3, [pc, #232]	; (800ebdc <__mdiff+0x10c>)
 800eaf2:	4602      	mov	r2, r0
 800eaf4:	f240 2132 	movw	r1, #562	; 0x232
 800eaf8:	4839      	ldr	r0, [pc, #228]	; (800ebe0 <__mdiff+0x110>)
 800eafa:	f000 fdfb 	bl	800f6f4 <__assert_func>
 800eafe:	2301      	movs	r3, #1
 800eb00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eb04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb08:	bfa4      	itt	ge
 800eb0a:	4643      	movge	r3, r8
 800eb0c:	46a0      	movge	r8, r4
 800eb0e:	4630      	mov	r0, r6
 800eb10:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800eb14:	bfa6      	itte	ge
 800eb16:	461c      	movge	r4, r3
 800eb18:	2500      	movge	r5, #0
 800eb1a:	2501      	movlt	r5, #1
 800eb1c:	f7ff fcf0 	bl	800e500 <_Balloc>
 800eb20:	b920      	cbnz	r0, 800eb2c <__mdiff+0x5c>
 800eb22:	4b2e      	ldr	r3, [pc, #184]	; (800ebdc <__mdiff+0x10c>)
 800eb24:	4602      	mov	r2, r0
 800eb26:	f44f 7110 	mov.w	r1, #576	; 0x240
 800eb2a:	e7e5      	b.n	800eaf8 <__mdiff+0x28>
 800eb2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800eb30:	6926      	ldr	r6, [r4, #16]
 800eb32:	60c5      	str	r5, [r0, #12]
 800eb34:	f104 0914 	add.w	r9, r4, #20
 800eb38:	f108 0514 	add.w	r5, r8, #20
 800eb3c:	f100 0e14 	add.w	lr, r0, #20
 800eb40:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eb44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eb48:	f108 0210 	add.w	r2, r8, #16
 800eb4c:	46f2      	mov	sl, lr
 800eb4e:	2100      	movs	r1, #0
 800eb50:	f859 3b04 	ldr.w	r3, [r9], #4
 800eb54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eb58:	fa1f f883 	uxth.w	r8, r3
 800eb5c:	fa11 f18b 	uxtah	r1, r1, fp
 800eb60:	0c1b      	lsrs	r3, r3, #16
 800eb62:	eba1 0808 	sub.w	r8, r1, r8
 800eb66:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eb6a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eb6e:	fa1f f888 	uxth.w	r8, r8
 800eb72:	1419      	asrs	r1, r3, #16
 800eb74:	454e      	cmp	r6, r9
 800eb76:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eb7a:	f84a 3b04 	str.w	r3, [sl], #4
 800eb7e:	d8e7      	bhi.n	800eb50 <__mdiff+0x80>
 800eb80:	1b33      	subs	r3, r6, r4
 800eb82:	3b15      	subs	r3, #21
 800eb84:	f023 0303 	bic.w	r3, r3, #3
 800eb88:	3304      	adds	r3, #4
 800eb8a:	3415      	adds	r4, #21
 800eb8c:	42a6      	cmp	r6, r4
 800eb8e:	bf38      	it	cc
 800eb90:	2304      	movcc	r3, #4
 800eb92:	441d      	add	r5, r3
 800eb94:	4473      	add	r3, lr
 800eb96:	469e      	mov	lr, r3
 800eb98:	462e      	mov	r6, r5
 800eb9a:	4566      	cmp	r6, ip
 800eb9c:	d30e      	bcc.n	800ebbc <__mdiff+0xec>
 800eb9e:	f10c 0203 	add.w	r2, ip, #3
 800eba2:	1b52      	subs	r2, r2, r5
 800eba4:	f022 0203 	bic.w	r2, r2, #3
 800eba8:	3d03      	subs	r5, #3
 800ebaa:	45ac      	cmp	ip, r5
 800ebac:	bf38      	it	cc
 800ebae:	2200      	movcc	r2, #0
 800ebb0:	441a      	add	r2, r3
 800ebb2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ebb6:	b17b      	cbz	r3, 800ebd8 <__mdiff+0x108>
 800ebb8:	6107      	str	r7, [r0, #16]
 800ebba:	e7a3      	b.n	800eb04 <__mdiff+0x34>
 800ebbc:	f856 8b04 	ldr.w	r8, [r6], #4
 800ebc0:	fa11 f288 	uxtah	r2, r1, r8
 800ebc4:	1414      	asrs	r4, r2, #16
 800ebc6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ebca:	b292      	uxth	r2, r2
 800ebcc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ebd0:	f84e 2b04 	str.w	r2, [lr], #4
 800ebd4:	1421      	asrs	r1, r4, #16
 800ebd6:	e7e0      	b.n	800eb9a <__mdiff+0xca>
 800ebd8:	3f01      	subs	r7, #1
 800ebda:	e7ea      	b.n	800ebb2 <__mdiff+0xe2>
 800ebdc:	08011040 	.word	0x08011040
 800ebe0:	08011130 	.word	0x08011130

0800ebe4 <__ulp>:
 800ebe4:	b082      	sub	sp, #8
 800ebe6:	ed8d 0b00 	vstr	d0, [sp]
 800ebea:	9b01      	ldr	r3, [sp, #4]
 800ebec:	4912      	ldr	r1, [pc, #72]	; (800ec38 <__ulp+0x54>)
 800ebee:	4019      	ands	r1, r3
 800ebf0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ebf4:	2900      	cmp	r1, #0
 800ebf6:	dd05      	ble.n	800ec04 <__ulp+0x20>
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	460b      	mov	r3, r1
 800ebfc:	ec43 2b10 	vmov	d0, r2, r3
 800ec00:	b002      	add	sp, #8
 800ec02:	4770      	bx	lr
 800ec04:	4249      	negs	r1, r1
 800ec06:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ec0a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ec0e:	f04f 0200 	mov.w	r2, #0
 800ec12:	f04f 0300 	mov.w	r3, #0
 800ec16:	da04      	bge.n	800ec22 <__ulp+0x3e>
 800ec18:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ec1c:	fa41 f300 	asr.w	r3, r1, r0
 800ec20:	e7ec      	b.n	800ebfc <__ulp+0x18>
 800ec22:	f1a0 0114 	sub.w	r1, r0, #20
 800ec26:	291e      	cmp	r1, #30
 800ec28:	bfda      	itte	le
 800ec2a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800ec2e:	fa20 f101 	lsrle.w	r1, r0, r1
 800ec32:	2101      	movgt	r1, #1
 800ec34:	460a      	mov	r2, r1
 800ec36:	e7e1      	b.n	800ebfc <__ulp+0x18>
 800ec38:	7ff00000 	.word	0x7ff00000

0800ec3c <__b2d>:
 800ec3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec3e:	6905      	ldr	r5, [r0, #16]
 800ec40:	f100 0714 	add.w	r7, r0, #20
 800ec44:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ec48:	1f2e      	subs	r6, r5, #4
 800ec4a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ec4e:	4620      	mov	r0, r4
 800ec50:	f7ff fd48 	bl	800e6e4 <__hi0bits>
 800ec54:	f1c0 0320 	rsb	r3, r0, #32
 800ec58:	280a      	cmp	r0, #10
 800ec5a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ecd8 <__b2d+0x9c>
 800ec5e:	600b      	str	r3, [r1, #0]
 800ec60:	dc14      	bgt.n	800ec8c <__b2d+0x50>
 800ec62:	f1c0 0e0b 	rsb	lr, r0, #11
 800ec66:	fa24 f10e 	lsr.w	r1, r4, lr
 800ec6a:	42b7      	cmp	r7, r6
 800ec6c:	ea41 030c 	orr.w	r3, r1, ip
 800ec70:	bf34      	ite	cc
 800ec72:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ec76:	2100      	movcs	r1, #0
 800ec78:	3015      	adds	r0, #21
 800ec7a:	fa04 f000 	lsl.w	r0, r4, r0
 800ec7e:	fa21 f10e 	lsr.w	r1, r1, lr
 800ec82:	ea40 0201 	orr.w	r2, r0, r1
 800ec86:	ec43 2b10 	vmov	d0, r2, r3
 800ec8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec8c:	42b7      	cmp	r7, r6
 800ec8e:	bf3a      	itte	cc
 800ec90:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ec94:	f1a5 0608 	subcc.w	r6, r5, #8
 800ec98:	2100      	movcs	r1, #0
 800ec9a:	380b      	subs	r0, #11
 800ec9c:	d017      	beq.n	800ecce <__b2d+0x92>
 800ec9e:	f1c0 0c20 	rsb	ip, r0, #32
 800eca2:	fa04 f500 	lsl.w	r5, r4, r0
 800eca6:	42be      	cmp	r6, r7
 800eca8:	fa21 f40c 	lsr.w	r4, r1, ip
 800ecac:	ea45 0504 	orr.w	r5, r5, r4
 800ecb0:	bf8c      	ite	hi
 800ecb2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ecb6:	2400      	movls	r4, #0
 800ecb8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ecbc:	fa01 f000 	lsl.w	r0, r1, r0
 800ecc0:	fa24 f40c 	lsr.w	r4, r4, ip
 800ecc4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ecc8:	ea40 0204 	orr.w	r2, r0, r4
 800eccc:	e7db      	b.n	800ec86 <__b2d+0x4a>
 800ecce:	ea44 030c 	orr.w	r3, r4, ip
 800ecd2:	460a      	mov	r2, r1
 800ecd4:	e7d7      	b.n	800ec86 <__b2d+0x4a>
 800ecd6:	bf00      	nop
 800ecd8:	3ff00000 	.word	0x3ff00000

0800ecdc <__d2b>:
 800ecdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ece0:	4689      	mov	r9, r1
 800ece2:	2101      	movs	r1, #1
 800ece4:	ec57 6b10 	vmov	r6, r7, d0
 800ece8:	4690      	mov	r8, r2
 800ecea:	f7ff fc09 	bl	800e500 <_Balloc>
 800ecee:	4604      	mov	r4, r0
 800ecf0:	b930      	cbnz	r0, 800ed00 <__d2b+0x24>
 800ecf2:	4602      	mov	r2, r0
 800ecf4:	4b25      	ldr	r3, [pc, #148]	; (800ed8c <__d2b+0xb0>)
 800ecf6:	4826      	ldr	r0, [pc, #152]	; (800ed90 <__d2b+0xb4>)
 800ecf8:	f240 310a 	movw	r1, #778	; 0x30a
 800ecfc:	f000 fcfa 	bl	800f6f4 <__assert_func>
 800ed00:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ed04:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ed08:	bb35      	cbnz	r5, 800ed58 <__d2b+0x7c>
 800ed0a:	2e00      	cmp	r6, #0
 800ed0c:	9301      	str	r3, [sp, #4]
 800ed0e:	d028      	beq.n	800ed62 <__d2b+0x86>
 800ed10:	4668      	mov	r0, sp
 800ed12:	9600      	str	r6, [sp, #0]
 800ed14:	f7ff fd06 	bl	800e724 <__lo0bits>
 800ed18:	9900      	ldr	r1, [sp, #0]
 800ed1a:	b300      	cbz	r0, 800ed5e <__d2b+0x82>
 800ed1c:	9a01      	ldr	r2, [sp, #4]
 800ed1e:	f1c0 0320 	rsb	r3, r0, #32
 800ed22:	fa02 f303 	lsl.w	r3, r2, r3
 800ed26:	430b      	orrs	r3, r1
 800ed28:	40c2      	lsrs	r2, r0
 800ed2a:	6163      	str	r3, [r4, #20]
 800ed2c:	9201      	str	r2, [sp, #4]
 800ed2e:	9b01      	ldr	r3, [sp, #4]
 800ed30:	61a3      	str	r3, [r4, #24]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	bf14      	ite	ne
 800ed36:	2202      	movne	r2, #2
 800ed38:	2201      	moveq	r2, #1
 800ed3a:	6122      	str	r2, [r4, #16]
 800ed3c:	b1d5      	cbz	r5, 800ed74 <__d2b+0x98>
 800ed3e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ed42:	4405      	add	r5, r0
 800ed44:	f8c9 5000 	str.w	r5, [r9]
 800ed48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ed4c:	f8c8 0000 	str.w	r0, [r8]
 800ed50:	4620      	mov	r0, r4
 800ed52:	b003      	add	sp, #12
 800ed54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ed5c:	e7d5      	b.n	800ed0a <__d2b+0x2e>
 800ed5e:	6161      	str	r1, [r4, #20]
 800ed60:	e7e5      	b.n	800ed2e <__d2b+0x52>
 800ed62:	a801      	add	r0, sp, #4
 800ed64:	f7ff fcde 	bl	800e724 <__lo0bits>
 800ed68:	9b01      	ldr	r3, [sp, #4]
 800ed6a:	6163      	str	r3, [r4, #20]
 800ed6c:	2201      	movs	r2, #1
 800ed6e:	6122      	str	r2, [r4, #16]
 800ed70:	3020      	adds	r0, #32
 800ed72:	e7e3      	b.n	800ed3c <__d2b+0x60>
 800ed74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ed78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ed7c:	f8c9 0000 	str.w	r0, [r9]
 800ed80:	6918      	ldr	r0, [r3, #16]
 800ed82:	f7ff fcaf 	bl	800e6e4 <__hi0bits>
 800ed86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed8a:	e7df      	b.n	800ed4c <__d2b+0x70>
 800ed8c:	08011040 	.word	0x08011040
 800ed90:	08011130 	.word	0x08011130

0800ed94 <__ratio>:
 800ed94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed98:	4688      	mov	r8, r1
 800ed9a:	4669      	mov	r1, sp
 800ed9c:	4681      	mov	r9, r0
 800ed9e:	f7ff ff4d 	bl	800ec3c <__b2d>
 800eda2:	a901      	add	r1, sp, #4
 800eda4:	4640      	mov	r0, r8
 800eda6:	ec55 4b10 	vmov	r4, r5, d0
 800edaa:	ee10 aa10 	vmov	sl, s0
 800edae:	f7ff ff45 	bl	800ec3c <__b2d>
 800edb2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800edb6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800edba:	1a59      	subs	r1, r3, r1
 800edbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800edc0:	1ad3      	subs	r3, r2, r3
 800edc2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800edc6:	ec57 6b10 	vmov	r6, r7, d0
 800edca:	2b00      	cmp	r3, #0
 800edcc:	bfd6      	itet	le
 800edce:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800edd2:	462a      	movgt	r2, r5
 800edd4:	463a      	movle	r2, r7
 800edd6:	46ab      	mov	fp, r5
 800edd8:	bfd6      	itet	le
 800edda:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800edde:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800ede2:	ee00 3a90 	vmovle	s1, r3
 800ede6:	ec4b ab17 	vmov	d7, sl, fp
 800edea:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800edee:	b003      	add	sp, #12
 800edf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800edf4 <__copybits>:
 800edf4:	3901      	subs	r1, #1
 800edf6:	b570      	push	{r4, r5, r6, lr}
 800edf8:	1149      	asrs	r1, r1, #5
 800edfa:	6914      	ldr	r4, [r2, #16]
 800edfc:	3101      	adds	r1, #1
 800edfe:	f102 0314 	add.w	r3, r2, #20
 800ee02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ee06:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ee0a:	1f05      	subs	r5, r0, #4
 800ee0c:	42a3      	cmp	r3, r4
 800ee0e:	d30c      	bcc.n	800ee2a <__copybits+0x36>
 800ee10:	1aa3      	subs	r3, r4, r2
 800ee12:	3b11      	subs	r3, #17
 800ee14:	f023 0303 	bic.w	r3, r3, #3
 800ee18:	3211      	adds	r2, #17
 800ee1a:	42a2      	cmp	r2, r4
 800ee1c:	bf88      	it	hi
 800ee1e:	2300      	movhi	r3, #0
 800ee20:	4418      	add	r0, r3
 800ee22:	2300      	movs	r3, #0
 800ee24:	4288      	cmp	r0, r1
 800ee26:	d305      	bcc.n	800ee34 <__copybits+0x40>
 800ee28:	bd70      	pop	{r4, r5, r6, pc}
 800ee2a:	f853 6b04 	ldr.w	r6, [r3], #4
 800ee2e:	f845 6f04 	str.w	r6, [r5, #4]!
 800ee32:	e7eb      	b.n	800ee0c <__copybits+0x18>
 800ee34:	f840 3b04 	str.w	r3, [r0], #4
 800ee38:	e7f4      	b.n	800ee24 <__copybits+0x30>

0800ee3a <__any_on>:
 800ee3a:	f100 0214 	add.w	r2, r0, #20
 800ee3e:	6900      	ldr	r0, [r0, #16]
 800ee40:	114b      	asrs	r3, r1, #5
 800ee42:	4298      	cmp	r0, r3
 800ee44:	b510      	push	{r4, lr}
 800ee46:	db11      	blt.n	800ee6c <__any_on+0x32>
 800ee48:	dd0a      	ble.n	800ee60 <__any_on+0x26>
 800ee4a:	f011 011f 	ands.w	r1, r1, #31
 800ee4e:	d007      	beq.n	800ee60 <__any_on+0x26>
 800ee50:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ee54:	fa24 f001 	lsr.w	r0, r4, r1
 800ee58:	fa00 f101 	lsl.w	r1, r0, r1
 800ee5c:	428c      	cmp	r4, r1
 800ee5e:	d10b      	bne.n	800ee78 <__any_on+0x3e>
 800ee60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ee64:	4293      	cmp	r3, r2
 800ee66:	d803      	bhi.n	800ee70 <__any_on+0x36>
 800ee68:	2000      	movs	r0, #0
 800ee6a:	bd10      	pop	{r4, pc}
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	e7f7      	b.n	800ee60 <__any_on+0x26>
 800ee70:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee74:	2900      	cmp	r1, #0
 800ee76:	d0f5      	beq.n	800ee64 <__any_on+0x2a>
 800ee78:	2001      	movs	r0, #1
 800ee7a:	e7f6      	b.n	800ee6a <__any_on+0x30>

0800ee7c <_calloc_r>:
 800ee7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee7e:	fba1 2402 	umull	r2, r4, r1, r2
 800ee82:	b94c      	cbnz	r4, 800ee98 <_calloc_r+0x1c>
 800ee84:	4611      	mov	r1, r2
 800ee86:	9201      	str	r2, [sp, #4]
 800ee88:	f000 f87a 	bl	800ef80 <_malloc_r>
 800ee8c:	9a01      	ldr	r2, [sp, #4]
 800ee8e:	4605      	mov	r5, r0
 800ee90:	b930      	cbnz	r0, 800eea0 <_calloc_r+0x24>
 800ee92:	4628      	mov	r0, r5
 800ee94:	b003      	add	sp, #12
 800ee96:	bd30      	pop	{r4, r5, pc}
 800ee98:	220c      	movs	r2, #12
 800ee9a:	6002      	str	r2, [r0, #0]
 800ee9c:	2500      	movs	r5, #0
 800ee9e:	e7f8      	b.n	800ee92 <_calloc_r+0x16>
 800eea0:	4621      	mov	r1, r4
 800eea2:	f7fc f959 	bl	800b158 <memset>
 800eea6:	e7f4      	b.n	800ee92 <_calloc_r+0x16>

0800eea8 <_free_r>:
 800eea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eeaa:	2900      	cmp	r1, #0
 800eeac:	d044      	beq.n	800ef38 <_free_r+0x90>
 800eeae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eeb2:	9001      	str	r0, [sp, #4]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	f1a1 0404 	sub.w	r4, r1, #4
 800eeba:	bfb8      	it	lt
 800eebc:	18e4      	addlt	r4, r4, r3
 800eebe:	f000 fca7 	bl	800f810 <__malloc_lock>
 800eec2:	4a1e      	ldr	r2, [pc, #120]	; (800ef3c <_free_r+0x94>)
 800eec4:	9801      	ldr	r0, [sp, #4]
 800eec6:	6813      	ldr	r3, [r2, #0]
 800eec8:	b933      	cbnz	r3, 800eed8 <_free_r+0x30>
 800eeca:	6063      	str	r3, [r4, #4]
 800eecc:	6014      	str	r4, [r2, #0]
 800eece:	b003      	add	sp, #12
 800eed0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eed4:	f000 bca2 	b.w	800f81c <__malloc_unlock>
 800eed8:	42a3      	cmp	r3, r4
 800eeda:	d908      	bls.n	800eeee <_free_r+0x46>
 800eedc:	6825      	ldr	r5, [r4, #0]
 800eede:	1961      	adds	r1, r4, r5
 800eee0:	428b      	cmp	r3, r1
 800eee2:	bf01      	itttt	eq
 800eee4:	6819      	ldreq	r1, [r3, #0]
 800eee6:	685b      	ldreq	r3, [r3, #4]
 800eee8:	1949      	addeq	r1, r1, r5
 800eeea:	6021      	streq	r1, [r4, #0]
 800eeec:	e7ed      	b.n	800eeca <_free_r+0x22>
 800eeee:	461a      	mov	r2, r3
 800eef0:	685b      	ldr	r3, [r3, #4]
 800eef2:	b10b      	cbz	r3, 800eef8 <_free_r+0x50>
 800eef4:	42a3      	cmp	r3, r4
 800eef6:	d9fa      	bls.n	800eeee <_free_r+0x46>
 800eef8:	6811      	ldr	r1, [r2, #0]
 800eefa:	1855      	adds	r5, r2, r1
 800eefc:	42a5      	cmp	r5, r4
 800eefe:	d10b      	bne.n	800ef18 <_free_r+0x70>
 800ef00:	6824      	ldr	r4, [r4, #0]
 800ef02:	4421      	add	r1, r4
 800ef04:	1854      	adds	r4, r2, r1
 800ef06:	42a3      	cmp	r3, r4
 800ef08:	6011      	str	r1, [r2, #0]
 800ef0a:	d1e0      	bne.n	800eece <_free_r+0x26>
 800ef0c:	681c      	ldr	r4, [r3, #0]
 800ef0e:	685b      	ldr	r3, [r3, #4]
 800ef10:	6053      	str	r3, [r2, #4]
 800ef12:	4421      	add	r1, r4
 800ef14:	6011      	str	r1, [r2, #0]
 800ef16:	e7da      	b.n	800eece <_free_r+0x26>
 800ef18:	d902      	bls.n	800ef20 <_free_r+0x78>
 800ef1a:	230c      	movs	r3, #12
 800ef1c:	6003      	str	r3, [r0, #0]
 800ef1e:	e7d6      	b.n	800eece <_free_r+0x26>
 800ef20:	6825      	ldr	r5, [r4, #0]
 800ef22:	1961      	adds	r1, r4, r5
 800ef24:	428b      	cmp	r3, r1
 800ef26:	bf04      	itt	eq
 800ef28:	6819      	ldreq	r1, [r3, #0]
 800ef2a:	685b      	ldreq	r3, [r3, #4]
 800ef2c:	6063      	str	r3, [r4, #4]
 800ef2e:	bf04      	itt	eq
 800ef30:	1949      	addeq	r1, r1, r5
 800ef32:	6021      	streq	r1, [r4, #0]
 800ef34:	6054      	str	r4, [r2, #4]
 800ef36:	e7ca      	b.n	800eece <_free_r+0x26>
 800ef38:	b003      	add	sp, #12
 800ef3a:	bd30      	pop	{r4, r5, pc}
 800ef3c:	20000490 	.word	0x20000490

0800ef40 <sbrk_aligned>:
 800ef40:	b570      	push	{r4, r5, r6, lr}
 800ef42:	4e0e      	ldr	r6, [pc, #56]	; (800ef7c <sbrk_aligned+0x3c>)
 800ef44:	460c      	mov	r4, r1
 800ef46:	6831      	ldr	r1, [r6, #0]
 800ef48:	4605      	mov	r5, r0
 800ef4a:	b911      	cbnz	r1, 800ef52 <sbrk_aligned+0x12>
 800ef4c:	f000 fb4c 	bl	800f5e8 <_sbrk_r>
 800ef50:	6030      	str	r0, [r6, #0]
 800ef52:	4621      	mov	r1, r4
 800ef54:	4628      	mov	r0, r5
 800ef56:	f000 fb47 	bl	800f5e8 <_sbrk_r>
 800ef5a:	1c43      	adds	r3, r0, #1
 800ef5c:	d00a      	beq.n	800ef74 <sbrk_aligned+0x34>
 800ef5e:	1cc4      	adds	r4, r0, #3
 800ef60:	f024 0403 	bic.w	r4, r4, #3
 800ef64:	42a0      	cmp	r0, r4
 800ef66:	d007      	beq.n	800ef78 <sbrk_aligned+0x38>
 800ef68:	1a21      	subs	r1, r4, r0
 800ef6a:	4628      	mov	r0, r5
 800ef6c:	f000 fb3c 	bl	800f5e8 <_sbrk_r>
 800ef70:	3001      	adds	r0, #1
 800ef72:	d101      	bne.n	800ef78 <sbrk_aligned+0x38>
 800ef74:	f04f 34ff 	mov.w	r4, #4294967295
 800ef78:	4620      	mov	r0, r4
 800ef7a:	bd70      	pop	{r4, r5, r6, pc}
 800ef7c:	20000494 	.word	0x20000494

0800ef80 <_malloc_r>:
 800ef80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef84:	1ccd      	adds	r5, r1, #3
 800ef86:	f025 0503 	bic.w	r5, r5, #3
 800ef8a:	3508      	adds	r5, #8
 800ef8c:	2d0c      	cmp	r5, #12
 800ef8e:	bf38      	it	cc
 800ef90:	250c      	movcc	r5, #12
 800ef92:	2d00      	cmp	r5, #0
 800ef94:	4607      	mov	r7, r0
 800ef96:	db01      	blt.n	800ef9c <_malloc_r+0x1c>
 800ef98:	42a9      	cmp	r1, r5
 800ef9a:	d905      	bls.n	800efa8 <_malloc_r+0x28>
 800ef9c:	230c      	movs	r3, #12
 800ef9e:	603b      	str	r3, [r7, #0]
 800efa0:	2600      	movs	r6, #0
 800efa2:	4630      	mov	r0, r6
 800efa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efa8:	4e2e      	ldr	r6, [pc, #184]	; (800f064 <_malloc_r+0xe4>)
 800efaa:	f000 fc31 	bl	800f810 <__malloc_lock>
 800efae:	6833      	ldr	r3, [r6, #0]
 800efb0:	461c      	mov	r4, r3
 800efb2:	bb34      	cbnz	r4, 800f002 <_malloc_r+0x82>
 800efb4:	4629      	mov	r1, r5
 800efb6:	4638      	mov	r0, r7
 800efb8:	f7ff ffc2 	bl	800ef40 <sbrk_aligned>
 800efbc:	1c43      	adds	r3, r0, #1
 800efbe:	4604      	mov	r4, r0
 800efc0:	d14d      	bne.n	800f05e <_malloc_r+0xde>
 800efc2:	6834      	ldr	r4, [r6, #0]
 800efc4:	4626      	mov	r6, r4
 800efc6:	2e00      	cmp	r6, #0
 800efc8:	d140      	bne.n	800f04c <_malloc_r+0xcc>
 800efca:	6823      	ldr	r3, [r4, #0]
 800efcc:	4631      	mov	r1, r6
 800efce:	4638      	mov	r0, r7
 800efd0:	eb04 0803 	add.w	r8, r4, r3
 800efd4:	f000 fb08 	bl	800f5e8 <_sbrk_r>
 800efd8:	4580      	cmp	r8, r0
 800efda:	d13a      	bne.n	800f052 <_malloc_r+0xd2>
 800efdc:	6821      	ldr	r1, [r4, #0]
 800efde:	3503      	adds	r5, #3
 800efe0:	1a6d      	subs	r5, r5, r1
 800efe2:	f025 0503 	bic.w	r5, r5, #3
 800efe6:	3508      	adds	r5, #8
 800efe8:	2d0c      	cmp	r5, #12
 800efea:	bf38      	it	cc
 800efec:	250c      	movcc	r5, #12
 800efee:	4629      	mov	r1, r5
 800eff0:	4638      	mov	r0, r7
 800eff2:	f7ff ffa5 	bl	800ef40 <sbrk_aligned>
 800eff6:	3001      	adds	r0, #1
 800eff8:	d02b      	beq.n	800f052 <_malloc_r+0xd2>
 800effa:	6823      	ldr	r3, [r4, #0]
 800effc:	442b      	add	r3, r5
 800effe:	6023      	str	r3, [r4, #0]
 800f000:	e00e      	b.n	800f020 <_malloc_r+0xa0>
 800f002:	6822      	ldr	r2, [r4, #0]
 800f004:	1b52      	subs	r2, r2, r5
 800f006:	d41e      	bmi.n	800f046 <_malloc_r+0xc6>
 800f008:	2a0b      	cmp	r2, #11
 800f00a:	d916      	bls.n	800f03a <_malloc_r+0xba>
 800f00c:	1961      	adds	r1, r4, r5
 800f00e:	42a3      	cmp	r3, r4
 800f010:	6025      	str	r5, [r4, #0]
 800f012:	bf18      	it	ne
 800f014:	6059      	strne	r1, [r3, #4]
 800f016:	6863      	ldr	r3, [r4, #4]
 800f018:	bf08      	it	eq
 800f01a:	6031      	streq	r1, [r6, #0]
 800f01c:	5162      	str	r2, [r4, r5]
 800f01e:	604b      	str	r3, [r1, #4]
 800f020:	4638      	mov	r0, r7
 800f022:	f104 060b 	add.w	r6, r4, #11
 800f026:	f000 fbf9 	bl	800f81c <__malloc_unlock>
 800f02a:	f026 0607 	bic.w	r6, r6, #7
 800f02e:	1d23      	adds	r3, r4, #4
 800f030:	1af2      	subs	r2, r6, r3
 800f032:	d0b6      	beq.n	800efa2 <_malloc_r+0x22>
 800f034:	1b9b      	subs	r3, r3, r6
 800f036:	50a3      	str	r3, [r4, r2]
 800f038:	e7b3      	b.n	800efa2 <_malloc_r+0x22>
 800f03a:	6862      	ldr	r2, [r4, #4]
 800f03c:	42a3      	cmp	r3, r4
 800f03e:	bf0c      	ite	eq
 800f040:	6032      	streq	r2, [r6, #0]
 800f042:	605a      	strne	r2, [r3, #4]
 800f044:	e7ec      	b.n	800f020 <_malloc_r+0xa0>
 800f046:	4623      	mov	r3, r4
 800f048:	6864      	ldr	r4, [r4, #4]
 800f04a:	e7b2      	b.n	800efb2 <_malloc_r+0x32>
 800f04c:	4634      	mov	r4, r6
 800f04e:	6876      	ldr	r6, [r6, #4]
 800f050:	e7b9      	b.n	800efc6 <_malloc_r+0x46>
 800f052:	230c      	movs	r3, #12
 800f054:	603b      	str	r3, [r7, #0]
 800f056:	4638      	mov	r0, r7
 800f058:	f000 fbe0 	bl	800f81c <__malloc_unlock>
 800f05c:	e7a1      	b.n	800efa2 <_malloc_r+0x22>
 800f05e:	6025      	str	r5, [r4, #0]
 800f060:	e7de      	b.n	800f020 <_malloc_r+0xa0>
 800f062:	bf00      	nop
 800f064:	20000490 	.word	0x20000490

0800f068 <__ssputs_r>:
 800f068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f06c:	688e      	ldr	r6, [r1, #8]
 800f06e:	429e      	cmp	r6, r3
 800f070:	4682      	mov	sl, r0
 800f072:	460c      	mov	r4, r1
 800f074:	4690      	mov	r8, r2
 800f076:	461f      	mov	r7, r3
 800f078:	d838      	bhi.n	800f0ec <__ssputs_r+0x84>
 800f07a:	898a      	ldrh	r2, [r1, #12]
 800f07c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f080:	d032      	beq.n	800f0e8 <__ssputs_r+0x80>
 800f082:	6825      	ldr	r5, [r4, #0]
 800f084:	6909      	ldr	r1, [r1, #16]
 800f086:	eba5 0901 	sub.w	r9, r5, r1
 800f08a:	6965      	ldr	r5, [r4, #20]
 800f08c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f090:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f094:	3301      	adds	r3, #1
 800f096:	444b      	add	r3, r9
 800f098:	106d      	asrs	r5, r5, #1
 800f09a:	429d      	cmp	r5, r3
 800f09c:	bf38      	it	cc
 800f09e:	461d      	movcc	r5, r3
 800f0a0:	0553      	lsls	r3, r2, #21
 800f0a2:	d531      	bpl.n	800f108 <__ssputs_r+0xa0>
 800f0a4:	4629      	mov	r1, r5
 800f0a6:	f7ff ff6b 	bl	800ef80 <_malloc_r>
 800f0aa:	4606      	mov	r6, r0
 800f0ac:	b950      	cbnz	r0, 800f0c4 <__ssputs_r+0x5c>
 800f0ae:	230c      	movs	r3, #12
 800f0b0:	f8ca 3000 	str.w	r3, [sl]
 800f0b4:	89a3      	ldrh	r3, [r4, #12]
 800f0b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0ba:	81a3      	strh	r3, [r4, #12]
 800f0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800f0c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0c4:	6921      	ldr	r1, [r4, #16]
 800f0c6:	464a      	mov	r2, r9
 800f0c8:	f7ff fa0c 	bl	800e4e4 <memcpy>
 800f0cc:	89a3      	ldrh	r3, [r4, #12]
 800f0ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f0d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f0d6:	81a3      	strh	r3, [r4, #12]
 800f0d8:	6126      	str	r6, [r4, #16]
 800f0da:	6165      	str	r5, [r4, #20]
 800f0dc:	444e      	add	r6, r9
 800f0de:	eba5 0509 	sub.w	r5, r5, r9
 800f0e2:	6026      	str	r6, [r4, #0]
 800f0e4:	60a5      	str	r5, [r4, #8]
 800f0e6:	463e      	mov	r6, r7
 800f0e8:	42be      	cmp	r6, r7
 800f0ea:	d900      	bls.n	800f0ee <__ssputs_r+0x86>
 800f0ec:	463e      	mov	r6, r7
 800f0ee:	6820      	ldr	r0, [r4, #0]
 800f0f0:	4632      	mov	r2, r6
 800f0f2:	4641      	mov	r1, r8
 800f0f4:	f000 fb72 	bl	800f7dc <memmove>
 800f0f8:	68a3      	ldr	r3, [r4, #8]
 800f0fa:	1b9b      	subs	r3, r3, r6
 800f0fc:	60a3      	str	r3, [r4, #8]
 800f0fe:	6823      	ldr	r3, [r4, #0]
 800f100:	4433      	add	r3, r6
 800f102:	6023      	str	r3, [r4, #0]
 800f104:	2000      	movs	r0, #0
 800f106:	e7db      	b.n	800f0c0 <__ssputs_r+0x58>
 800f108:	462a      	mov	r2, r5
 800f10a:	f000 fb8d 	bl	800f828 <_realloc_r>
 800f10e:	4606      	mov	r6, r0
 800f110:	2800      	cmp	r0, #0
 800f112:	d1e1      	bne.n	800f0d8 <__ssputs_r+0x70>
 800f114:	6921      	ldr	r1, [r4, #16]
 800f116:	4650      	mov	r0, sl
 800f118:	f7ff fec6 	bl	800eea8 <_free_r>
 800f11c:	e7c7      	b.n	800f0ae <__ssputs_r+0x46>
	...

0800f120 <_svfiprintf_r>:
 800f120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f124:	4698      	mov	r8, r3
 800f126:	898b      	ldrh	r3, [r1, #12]
 800f128:	061b      	lsls	r3, r3, #24
 800f12a:	b09d      	sub	sp, #116	; 0x74
 800f12c:	4607      	mov	r7, r0
 800f12e:	460d      	mov	r5, r1
 800f130:	4614      	mov	r4, r2
 800f132:	d50e      	bpl.n	800f152 <_svfiprintf_r+0x32>
 800f134:	690b      	ldr	r3, [r1, #16]
 800f136:	b963      	cbnz	r3, 800f152 <_svfiprintf_r+0x32>
 800f138:	2140      	movs	r1, #64	; 0x40
 800f13a:	f7ff ff21 	bl	800ef80 <_malloc_r>
 800f13e:	6028      	str	r0, [r5, #0]
 800f140:	6128      	str	r0, [r5, #16]
 800f142:	b920      	cbnz	r0, 800f14e <_svfiprintf_r+0x2e>
 800f144:	230c      	movs	r3, #12
 800f146:	603b      	str	r3, [r7, #0]
 800f148:	f04f 30ff 	mov.w	r0, #4294967295
 800f14c:	e0d1      	b.n	800f2f2 <_svfiprintf_r+0x1d2>
 800f14e:	2340      	movs	r3, #64	; 0x40
 800f150:	616b      	str	r3, [r5, #20]
 800f152:	2300      	movs	r3, #0
 800f154:	9309      	str	r3, [sp, #36]	; 0x24
 800f156:	2320      	movs	r3, #32
 800f158:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f15c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f160:	2330      	movs	r3, #48	; 0x30
 800f162:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f30c <_svfiprintf_r+0x1ec>
 800f166:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f16a:	f04f 0901 	mov.w	r9, #1
 800f16e:	4623      	mov	r3, r4
 800f170:	469a      	mov	sl, r3
 800f172:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f176:	b10a      	cbz	r2, 800f17c <_svfiprintf_r+0x5c>
 800f178:	2a25      	cmp	r2, #37	; 0x25
 800f17a:	d1f9      	bne.n	800f170 <_svfiprintf_r+0x50>
 800f17c:	ebba 0b04 	subs.w	fp, sl, r4
 800f180:	d00b      	beq.n	800f19a <_svfiprintf_r+0x7a>
 800f182:	465b      	mov	r3, fp
 800f184:	4622      	mov	r2, r4
 800f186:	4629      	mov	r1, r5
 800f188:	4638      	mov	r0, r7
 800f18a:	f7ff ff6d 	bl	800f068 <__ssputs_r>
 800f18e:	3001      	adds	r0, #1
 800f190:	f000 80aa 	beq.w	800f2e8 <_svfiprintf_r+0x1c8>
 800f194:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f196:	445a      	add	r2, fp
 800f198:	9209      	str	r2, [sp, #36]	; 0x24
 800f19a:	f89a 3000 	ldrb.w	r3, [sl]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	f000 80a2 	beq.w	800f2e8 <_svfiprintf_r+0x1c8>
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	f04f 32ff 	mov.w	r2, #4294967295
 800f1aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1ae:	f10a 0a01 	add.w	sl, sl, #1
 800f1b2:	9304      	str	r3, [sp, #16]
 800f1b4:	9307      	str	r3, [sp, #28]
 800f1b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f1ba:	931a      	str	r3, [sp, #104]	; 0x68
 800f1bc:	4654      	mov	r4, sl
 800f1be:	2205      	movs	r2, #5
 800f1c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1c4:	4851      	ldr	r0, [pc, #324]	; (800f30c <_svfiprintf_r+0x1ec>)
 800f1c6:	f7f1 f893 	bl	80002f0 <memchr>
 800f1ca:	9a04      	ldr	r2, [sp, #16]
 800f1cc:	b9d8      	cbnz	r0, 800f206 <_svfiprintf_r+0xe6>
 800f1ce:	06d0      	lsls	r0, r2, #27
 800f1d0:	bf44      	itt	mi
 800f1d2:	2320      	movmi	r3, #32
 800f1d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1d8:	0711      	lsls	r1, r2, #28
 800f1da:	bf44      	itt	mi
 800f1dc:	232b      	movmi	r3, #43	; 0x2b
 800f1de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1e2:	f89a 3000 	ldrb.w	r3, [sl]
 800f1e6:	2b2a      	cmp	r3, #42	; 0x2a
 800f1e8:	d015      	beq.n	800f216 <_svfiprintf_r+0xf6>
 800f1ea:	9a07      	ldr	r2, [sp, #28]
 800f1ec:	4654      	mov	r4, sl
 800f1ee:	2000      	movs	r0, #0
 800f1f0:	f04f 0c0a 	mov.w	ip, #10
 800f1f4:	4621      	mov	r1, r4
 800f1f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1fa:	3b30      	subs	r3, #48	; 0x30
 800f1fc:	2b09      	cmp	r3, #9
 800f1fe:	d94e      	bls.n	800f29e <_svfiprintf_r+0x17e>
 800f200:	b1b0      	cbz	r0, 800f230 <_svfiprintf_r+0x110>
 800f202:	9207      	str	r2, [sp, #28]
 800f204:	e014      	b.n	800f230 <_svfiprintf_r+0x110>
 800f206:	eba0 0308 	sub.w	r3, r0, r8
 800f20a:	fa09 f303 	lsl.w	r3, r9, r3
 800f20e:	4313      	orrs	r3, r2
 800f210:	9304      	str	r3, [sp, #16]
 800f212:	46a2      	mov	sl, r4
 800f214:	e7d2      	b.n	800f1bc <_svfiprintf_r+0x9c>
 800f216:	9b03      	ldr	r3, [sp, #12]
 800f218:	1d19      	adds	r1, r3, #4
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	9103      	str	r1, [sp, #12]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	bfbb      	ittet	lt
 800f222:	425b      	neglt	r3, r3
 800f224:	f042 0202 	orrlt.w	r2, r2, #2
 800f228:	9307      	strge	r3, [sp, #28]
 800f22a:	9307      	strlt	r3, [sp, #28]
 800f22c:	bfb8      	it	lt
 800f22e:	9204      	strlt	r2, [sp, #16]
 800f230:	7823      	ldrb	r3, [r4, #0]
 800f232:	2b2e      	cmp	r3, #46	; 0x2e
 800f234:	d10c      	bne.n	800f250 <_svfiprintf_r+0x130>
 800f236:	7863      	ldrb	r3, [r4, #1]
 800f238:	2b2a      	cmp	r3, #42	; 0x2a
 800f23a:	d135      	bne.n	800f2a8 <_svfiprintf_r+0x188>
 800f23c:	9b03      	ldr	r3, [sp, #12]
 800f23e:	1d1a      	adds	r2, r3, #4
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	9203      	str	r2, [sp, #12]
 800f244:	2b00      	cmp	r3, #0
 800f246:	bfb8      	it	lt
 800f248:	f04f 33ff 	movlt.w	r3, #4294967295
 800f24c:	3402      	adds	r4, #2
 800f24e:	9305      	str	r3, [sp, #20]
 800f250:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f31c <_svfiprintf_r+0x1fc>
 800f254:	7821      	ldrb	r1, [r4, #0]
 800f256:	2203      	movs	r2, #3
 800f258:	4650      	mov	r0, sl
 800f25a:	f7f1 f849 	bl	80002f0 <memchr>
 800f25e:	b140      	cbz	r0, 800f272 <_svfiprintf_r+0x152>
 800f260:	2340      	movs	r3, #64	; 0x40
 800f262:	eba0 000a 	sub.w	r0, r0, sl
 800f266:	fa03 f000 	lsl.w	r0, r3, r0
 800f26a:	9b04      	ldr	r3, [sp, #16]
 800f26c:	4303      	orrs	r3, r0
 800f26e:	3401      	adds	r4, #1
 800f270:	9304      	str	r3, [sp, #16]
 800f272:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f276:	4826      	ldr	r0, [pc, #152]	; (800f310 <_svfiprintf_r+0x1f0>)
 800f278:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f27c:	2206      	movs	r2, #6
 800f27e:	f7f1 f837 	bl	80002f0 <memchr>
 800f282:	2800      	cmp	r0, #0
 800f284:	d038      	beq.n	800f2f8 <_svfiprintf_r+0x1d8>
 800f286:	4b23      	ldr	r3, [pc, #140]	; (800f314 <_svfiprintf_r+0x1f4>)
 800f288:	bb1b      	cbnz	r3, 800f2d2 <_svfiprintf_r+0x1b2>
 800f28a:	9b03      	ldr	r3, [sp, #12]
 800f28c:	3307      	adds	r3, #7
 800f28e:	f023 0307 	bic.w	r3, r3, #7
 800f292:	3308      	adds	r3, #8
 800f294:	9303      	str	r3, [sp, #12]
 800f296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f298:	4433      	add	r3, r6
 800f29a:	9309      	str	r3, [sp, #36]	; 0x24
 800f29c:	e767      	b.n	800f16e <_svfiprintf_r+0x4e>
 800f29e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2a2:	460c      	mov	r4, r1
 800f2a4:	2001      	movs	r0, #1
 800f2a6:	e7a5      	b.n	800f1f4 <_svfiprintf_r+0xd4>
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	3401      	adds	r4, #1
 800f2ac:	9305      	str	r3, [sp, #20]
 800f2ae:	4619      	mov	r1, r3
 800f2b0:	f04f 0c0a 	mov.w	ip, #10
 800f2b4:	4620      	mov	r0, r4
 800f2b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2ba:	3a30      	subs	r2, #48	; 0x30
 800f2bc:	2a09      	cmp	r2, #9
 800f2be:	d903      	bls.n	800f2c8 <_svfiprintf_r+0x1a8>
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d0c5      	beq.n	800f250 <_svfiprintf_r+0x130>
 800f2c4:	9105      	str	r1, [sp, #20]
 800f2c6:	e7c3      	b.n	800f250 <_svfiprintf_r+0x130>
 800f2c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800f2cc:	4604      	mov	r4, r0
 800f2ce:	2301      	movs	r3, #1
 800f2d0:	e7f0      	b.n	800f2b4 <_svfiprintf_r+0x194>
 800f2d2:	ab03      	add	r3, sp, #12
 800f2d4:	9300      	str	r3, [sp, #0]
 800f2d6:	462a      	mov	r2, r5
 800f2d8:	4b0f      	ldr	r3, [pc, #60]	; (800f318 <_svfiprintf_r+0x1f8>)
 800f2da:	a904      	add	r1, sp, #16
 800f2dc:	4638      	mov	r0, r7
 800f2de:	f7fb ffd3 	bl	800b288 <_printf_float>
 800f2e2:	1c42      	adds	r2, r0, #1
 800f2e4:	4606      	mov	r6, r0
 800f2e6:	d1d6      	bne.n	800f296 <_svfiprintf_r+0x176>
 800f2e8:	89ab      	ldrh	r3, [r5, #12]
 800f2ea:	065b      	lsls	r3, r3, #25
 800f2ec:	f53f af2c 	bmi.w	800f148 <_svfiprintf_r+0x28>
 800f2f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f2f2:	b01d      	add	sp, #116	; 0x74
 800f2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2f8:	ab03      	add	r3, sp, #12
 800f2fa:	9300      	str	r3, [sp, #0]
 800f2fc:	462a      	mov	r2, r5
 800f2fe:	4b06      	ldr	r3, [pc, #24]	; (800f318 <_svfiprintf_r+0x1f8>)
 800f300:	a904      	add	r1, sp, #16
 800f302:	4638      	mov	r0, r7
 800f304:	f7fc fa4c 	bl	800b7a0 <_printf_i>
 800f308:	e7eb      	b.n	800f2e2 <_svfiprintf_r+0x1c2>
 800f30a:	bf00      	nop
 800f30c:	0801128c 	.word	0x0801128c
 800f310:	08011296 	.word	0x08011296
 800f314:	0800b289 	.word	0x0800b289
 800f318:	0800f069 	.word	0x0800f069
 800f31c:	08011292 	.word	0x08011292

0800f320 <__sfputc_r>:
 800f320:	6893      	ldr	r3, [r2, #8]
 800f322:	3b01      	subs	r3, #1
 800f324:	2b00      	cmp	r3, #0
 800f326:	b410      	push	{r4}
 800f328:	6093      	str	r3, [r2, #8]
 800f32a:	da08      	bge.n	800f33e <__sfputc_r+0x1e>
 800f32c:	6994      	ldr	r4, [r2, #24]
 800f32e:	42a3      	cmp	r3, r4
 800f330:	db01      	blt.n	800f336 <__sfputc_r+0x16>
 800f332:	290a      	cmp	r1, #10
 800f334:	d103      	bne.n	800f33e <__sfputc_r+0x1e>
 800f336:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f33a:	f7fd bc6d 	b.w	800cc18 <__swbuf_r>
 800f33e:	6813      	ldr	r3, [r2, #0]
 800f340:	1c58      	adds	r0, r3, #1
 800f342:	6010      	str	r0, [r2, #0]
 800f344:	7019      	strb	r1, [r3, #0]
 800f346:	4608      	mov	r0, r1
 800f348:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f34c:	4770      	bx	lr

0800f34e <__sfputs_r>:
 800f34e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f350:	4606      	mov	r6, r0
 800f352:	460f      	mov	r7, r1
 800f354:	4614      	mov	r4, r2
 800f356:	18d5      	adds	r5, r2, r3
 800f358:	42ac      	cmp	r4, r5
 800f35a:	d101      	bne.n	800f360 <__sfputs_r+0x12>
 800f35c:	2000      	movs	r0, #0
 800f35e:	e007      	b.n	800f370 <__sfputs_r+0x22>
 800f360:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f364:	463a      	mov	r2, r7
 800f366:	4630      	mov	r0, r6
 800f368:	f7ff ffda 	bl	800f320 <__sfputc_r>
 800f36c:	1c43      	adds	r3, r0, #1
 800f36e:	d1f3      	bne.n	800f358 <__sfputs_r+0xa>
 800f370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f374 <_vfiprintf_r>:
 800f374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f378:	460d      	mov	r5, r1
 800f37a:	b09d      	sub	sp, #116	; 0x74
 800f37c:	4614      	mov	r4, r2
 800f37e:	4698      	mov	r8, r3
 800f380:	4606      	mov	r6, r0
 800f382:	b118      	cbz	r0, 800f38c <_vfiprintf_r+0x18>
 800f384:	6983      	ldr	r3, [r0, #24]
 800f386:	b90b      	cbnz	r3, 800f38c <_vfiprintf_r+0x18>
 800f388:	f7fe fc1a 	bl	800dbc0 <__sinit>
 800f38c:	4b89      	ldr	r3, [pc, #548]	; (800f5b4 <_vfiprintf_r+0x240>)
 800f38e:	429d      	cmp	r5, r3
 800f390:	d11b      	bne.n	800f3ca <_vfiprintf_r+0x56>
 800f392:	6875      	ldr	r5, [r6, #4]
 800f394:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f396:	07d9      	lsls	r1, r3, #31
 800f398:	d405      	bmi.n	800f3a6 <_vfiprintf_r+0x32>
 800f39a:	89ab      	ldrh	r3, [r5, #12]
 800f39c:	059a      	lsls	r2, r3, #22
 800f39e:	d402      	bmi.n	800f3a6 <_vfiprintf_r+0x32>
 800f3a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f3a2:	f7ff f81e 	bl	800e3e2 <__retarget_lock_acquire_recursive>
 800f3a6:	89ab      	ldrh	r3, [r5, #12]
 800f3a8:	071b      	lsls	r3, r3, #28
 800f3aa:	d501      	bpl.n	800f3b0 <_vfiprintf_r+0x3c>
 800f3ac:	692b      	ldr	r3, [r5, #16]
 800f3ae:	b9eb      	cbnz	r3, 800f3ec <_vfiprintf_r+0x78>
 800f3b0:	4629      	mov	r1, r5
 800f3b2:	4630      	mov	r0, r6
 800f3b4:	f7fd fc82 	bl	800ccbc <__swsetup_r>
 800f3b8:	b1c0      	cbz	r0, 800f3ec <_vfiprintf_r+0x78>
 800f3ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f3bc:	07dc      	lsls	r4, r3, #31
 800f3be:	d50e      	bpl.n	800f3de <_vfiprintf_r+0x6a>
 800f3c0:	f04f 30ff 	mov.w	r0, #4294967295
 800f3c4:	b01d      	add	sp, #116	; 0x74
 800f3c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3ca:	4b7b      	ldr	r3, [pc, #492]	; (800f5b8 <_vfiprintf_r+0x244>)
 800f3cc:	429d      	cmp	r5, r3
 800f3ce:	d101      	bne.n	800f3d4 <_vfiprintf_r+0x60>
 800f3d0:	68b5      	ldr	r5, [r6, #8]
 800f3d2:	e7df      	b.n	800f394 <_vfiprintf_r+0x20>
 800f3d4:	4b79      	ldr	r3, [pc, #484]	; (800f5bc <_vfiprintf_r+0x248>)
 800f3d6:	429d      	cmp	r5, r3
 800f3d8:	bf08      	it	eq
 800f3da:	68f5      	ldreq	r5, [r6, #12]
 800f3dc:	e7da      	b.n	800f394 <_vfiprintf_r+0x20>
 800f3de:	89ab      	ldrh	r3, [r5, #12]
 800f3e0:	0598      	lsls	r0, r3, #22
 800f3e2:	d4ed      	bmi.n	800f3c0 <_vfiprintf_r+0x4c>
 800f3e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f3e6:	f7fe fffd 	bl	800e3e4 <__retarget_lock_release_recursive>
 800f3ea:	e7e9      	b.n	800f3c0 <_vfiprintf_r+0x4c>
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	9309      	str	r3, [sp, #36]	; 0x24
 800f3f0:	2320      	movs	r3, #32
 800f3f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f3f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800f3fa:	2330      	movs	r3, #48	; 0x30
 800f3fc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f5c0 <_vfiprintf_r+0x24c>
 800f400:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f404:	f04f 0901 	mov.w	r9, #1
 800f408:	4623      	mov	r3, r4
 800f40a:	469a      	mov	sl, r3
 800f40c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f410:	b10a      	cbz	r2, 800f416 <_vfiprintf_r+0xa2>
 800f412:	2a25      	cmp	r2, #37	; 0x25
 800f414:	d1f9      	bne.n	800f40a <_vfiprintf_r+0x96>
 800f416:	ebba 0b04 	subs.w	fp, sl, r4
 800f41a:	d00b      	beq.n	800f434 <_vfiprintf_r+0xc0>
 800f41c:	465b      	mov	r3, fp
 800f41e:	4622      	mov	r2, r4
 800f420:	4629      	mov	r1, r5
 800f422:	4630      	mov	r0, r6
 800f424:	f7ff ff93 	bl	800f34e <__sfputs_r>
 800f428:	3001      	adds	r0, #1
 800f42a:	f000 80aa 	beq.w	800f582 <_vfiprintf_r+0x20e>
 800f42e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f430:	445a      	add	r2, fp
 800f432:	9209      	str	r2, [sp, #36]	; 0x24
 800f434:	f89a 3000 	ldrb.w	r3, [sl]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	f000 80a2 	beq.w	800f582 <_vfiprintf_r+0x20e>
 800f43e:	2300      	movs	r3, #0
 800f440:	f04f 32ff 	mov.w	r2, #4294967295
 800f444:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f448:	f10a 0a01 	add.w	sl, sl, #1
 800f44c:	9304      	str	r3, [sp, #16]
 800f44e:	9307      	str	r3, [sp, #28]
 800f450:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f454:	931a      	str	r3, [sp, #104]	; 0x68
 800f456:	4654      	mov	r4, sl
 800f458:	2205      	movs	r2, #5
 800f45a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f45e:	4858      	ldr	r0, [pc, #352]	; (800f5c0 <_vfiprintf_r+0x24c>)
 800f460:	f7f0 ff46 	bl	80002f0 <memchr>
 800f464:	9a04      	ldr	r2, [sp, #16]
 800f466:	b9d8      	cbnz	r0, 800f4a0 <_vfiprintf_r+0x12c>
 800f468:	06d1      	lsls	r1, r2, #27
 800f46a:	bf44      	itt	mi
 800f46c:	2320      	movmi	r3, #32
 800f46e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f472:	0713      	lsls	r3, r2, #28
 800f474:	bf44      	itt	mi
 800f476:	232b      	movmi	r3, #43	; 0x2b
 800f478:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f47c:	f89a 3000 	ldrb.w	r3, [sl]
 800f480:	2b2a      	cmp	r3, #42	; 0x2a
 800f482:	d015      	beq.n	800f4b0 <_vfiprintf_r+0x13c>
 800f484:	9a07      	ldr	r2, [sp, #28]
 800f486:	4654      	mov	r4, sl
 800f488:	2000      	movs	r0, #0
 800f48a:	f04f 0c0a 	mov.w	ip, #10
 800f48e:	4621      	mov	r1, r4
 800f490:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f494:	3b30      	subs	r3, #48	; 0x30
 800f496:	2b09      	cmp	r3, #9
 800f498:	d94e      	bls.n	800f538 <_vfiprintf_r+0x1c4>
 800f49a:	b1b0      	cbz	r0, 800f4ca <_vfiprintf_r+0x156>
 800f49c:	9207      	str	r2, [sp, #28]
 800f49e:	e014      	b.n	800f4ca <_vfiprintf_r+0x156>
 800f4a0:	eba0 0308 	sub.w	r3, r0, r8
 800f4a4:	fa09 f303 	lsl.w	r3, r9, r3
 800f4a8:	4313      	orrs	r3, r2
 800f4aa:	9304      	str	r3, [sp, #16]
 800f4ac:	46a2      	mov	sl, r4
 800f4ae:	e7d2      	b.n	800f456 <_vfiprintf_r+0xe2>
 800f4b0:	9b03      	ldr	r3, [sp, #12]
 800f4b2:	1d19      	adds	r1, r3, #4
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	9103      	str	r1, [sp, #12]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	bfbb      	ittet	lt
 800f4bc:	425b      	neglt	r3, r3
 800f4be:	f042 0202 	orrlt.w	r2, r2, #2
 800f4c2:	9307      	strge	r3, [sp, #28]
 800f4c4:	9307      	strlt	r3, [sp, #28]
 800f4c6:	bfb8      	it	lt
 800f4c8:	9204      	strlt	r2, [sp, #16]
 800f4ca:	7823      	ldrb	r3, [r4, #0]
 800f4cc:	2b2e      	cmp	r3, #46	; 0x2e
 800f4ce:	d10c      	bne.n	800f4ea <_vfiprintf_r+0x176>
 800f4d0:	7863      	ldrb	r3, [r4, #1]
 800f4d2:	2b2a      	cmp	r3, #42	; 0x2a
 800f4d4:	d135      	bne.n	800f542 <_vfiprintf_r+0x1ce>
 800f4d6:	9b03      	ldr	r3, [sp, #12]
 800f4d8:	1d1a      	adds	r2, r3, #4
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	9203      	str	r2, [sp, #12]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	bfb8      	it	lt
 800f4e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800f4e6:	3402      	adds	r4, #2
 800f4e8:	9305      	str	r3, [sp, #20]
 800f4ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f5d0 <_vfiprintf_r+0x25c>
 800f4ee:	7821      	ldrb	r1, [r4, #0]
 800f4f0:	2203      	movs	r2, #3
 800f4f2:	4650      	mov	r0, sl
 800f4f4:	f7f0 fefc 	bl	80002f0 <memchr>
 800f4f8:	b140      	cbz	r0, 800f50c <_vfiprintf_r+0x198>
 800f4fa:	2340      	movs	r3, #64	; 0x40
 800f4fc:	eba0 000a 	sub.w	r0, r0, sl
 800f500:	fa03 f000 	lsl.w	r0, r3, r0
 800f504:	9b04      	ldr	r3, [sp, #16]
 800f506:	4303      	orrs	r3, r0
 800f508:	3401      	adds	r4, #1
 800f50a:	9304      	str	r3, [sp, #16]
 800f50c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f510:	482c      	ldr	r0, [pc, #176]	; (800f5c4 <_vfiprintf_r+0x250>)
 800f512:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f516:	2206      	movs	r2, #6
 800f518:	f7f0 feea 	bl	80002f0 <memchr>
 800f51c:	2800      	cmp	r0, #0
 800f51e:	d03f      	beq.n	800f5a0 <_vfiprintf_r+0x22c>
 800f520:	4b29      	ldr	r3, [pc, #164]	; (800f5c8 <_vfiprintf_r+0x254>)
 800f522:	bb1b      	cbnz	r3, 800f56c <_vfiprintf_r+0x1f8>
 800f524:	9b03      	ldr	r3, [sp, #12]
 800f526:	3307      	adds	r3, #7
 800f528:	f023 0307 	bic.w	r3, r3, #7
 800f52c:	3308      	adds	r3, #8
 800f52e:	9303      	str	r3, [sp, #12]
 800f530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f532:	443b      	add	r3, r7
 800f534:	9309      	str	r3, [sp, #36]	; 0x24
 800f536:	e767      	b.n	800f408 <_vfiprintf_r+0x94>
 800f538:	fb0c 3202 	mla	r2, ip, r2, r3
 800f53c:	460c      	mov	r4, r1
 800f53e:	2001      	movs	r0, #1
 800f540:	e7a5      	b.n	800f48e <_vfiprintf_r+0x11a>
 800f542:	2300      	movs	r3, #0
 800f544:	3401      	adds	r4, #1
 800f546:	9305      	str	r3, [sp, #20]
 800f548:	4619      	mov	r1, r3
 800f54a:	f04f 0c0a 	mov.w	ip, #10
 800f54e:	4620      	mov	r0, r4
 800f550:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f554:	3a30      	subs	r2, #48	; 0x30
 800f556:	2a09      	cmp	r2, #9
 800f558:	d903      	bls.n	800f562 <_vfiprintf_r+0x1ee>
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d0c5      	beq.n	800f4ea <_vfiprintf_r+0x176>
 800f55e:	9105      	str	r1, [sp, #20]
 800f560:	e7c3      	b.n	800f4ea <_vfiprintf_r+0x176>
 800f562:	fb0c 2101 	mla	r1, ip, r1, r2
 800f566:	4604      	mov	r4, r0
 800f568:	2301      	movs	r3, #1
 800f56a:	e7f0      	b.n	800f54e <_vfiprintf_r+0x1da>
 800f56c:	ab03      	add	r3, sp, #12
 800f56e:	9300      	str	r3, [sp, #0]
 800f570:	462a      	mov	r2, r5
 800f572:	4b16      	ldr	r3, [pc, #88]	; (800f5cc <_vfiprintf_r+0x258>)
 800f574:	a904      	add	r1, sp, #16
 800f576:	4630      	mov	r0, r6
 800f578:	f7fb fe86 	bl	800b288 <_printf_float>
 800f57c:	4607      	mov	r7, r0
 800f57e:	1c78      	adds	r0, r7, #1
 800f580:	d1d6      	bne.n	800f530 <_vfiprintf_r+0x1bc>
 800f582:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f584:	07d9      	lsls	r1, r3, #31
 800f586:	d405      	bmi.n	800f594 <_vfiprintf_r+0x220>
 800f588:	89ab      	ldrh	r3, [r5, #12]
 800f58a:	059a      	lsls	r2, r3, #22
 800f58c:	d402      	bmi.n	800f594 <_vfiprintf_r+0x220>
 800f58e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f590:	f7fe ff28 	bl	800e3e4 <__retarget_lock_release_recursive>
 800f594:	89ab      	ldrh	r3, [r5, #12]
 800f596:	065b      	lsls	r3, r3, #25
 800f598:	f53f af12 	bmi.w	800f3c0 <_vfiprintf_r+0x4c>
 800f59c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f59e:	e711      	b.n	800f3c4 <_vfiprintf_r+0x50>
 800f5a0:	ab03      	add	r3, sp, #12
 800f5a2:	9300      	str	r3, [sp, #0]
 800f5a4:	462a      	mov	r2, r5
 800f5a6:	4b09      	ldr	r3, [pc, #36]	; (800f5cc <_vfiprintf_r+0x258>)
 800f5a8:	a904      	add	r1, sp, #16
 800f5aa:	4630      	mov	r0, r6
 800f5ac:	f7fc f8f8 	bl	800b7a0 <_printf_i>
 800f5b0:	e7e4      	b.n	800f57c <_vfiprintf_r+0x208>
 800f5b2:	bf00      	nop
 800f5b4:	08011074 	.word	0x08011074
 800f5b8:	08011094 	.word	0x08011094
 800f5bc:	08011054 	.word	0x08011054
 800f5c0:	0801128c 	.word	0x0801128c
 800f5c4:	08011296 	.word	0x08011296
 800f5c8:	0800b289 	.word	0x0800b289
 800f5cc:	0800f34f 	.word	0x0800f34f
 800f5d0:	08011292 	.word	0x08011292
 800f5d4:	00000000 	.word	0x00000000

0800f5d8 <nan>:
 800f5d8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f5e0 <nan+0x8>
 800f5dc:	4770      	bx	lr
 800f5de:	bf00      	nop
 800f5e0:	00000000 	.word	0x00000000
 800f5e4:	7ff80000 	.word	0x7ff80000

0800f5e8 <_sbrk_r>:
 800f5e8:	b538      	push	{r3, r4, r5, lr}
 800f5ea:	4d06      	ldr	r5, [pc, #24]	; (800f604 <_sbrk_r+0x1c>)
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	4604      	mov	r4, r0
 800f5f0:	4608      	mov	r0, r1
 800f5f2:	602b      	str	r3, [r5, #0]
 800f5f4:	f7f3 faf4 	bl	8002be0 <_sbrk>
 800f5f8:	1c43      	adds	r3, r0, #1
 800f5fa:	d102      	bne.n	800f602 <_sbrk_r+0x1a>
 800f5fc:	682b      	ldr	r3, [r5, #0]
 800f5fe:	b103      	cbz	r3, 800f602 <_sbrk_r+0x1a>
 800f600:	6023      	str	r3, [r4, #0]
 800f602:	bd38      	pop	{r3, r4, r5, pc}
 800f604:	20000498 	.word	0x20000498

0800f608 <__sread>:
 800f608:	b510      	push	{r4, lr}
 800f60a:	460c      	mov	r4, r1
 800f60c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f610:	f000 f93a 	bl	800f888 <_read_r>
 800f614:	2800      	cmp	r0, #0
 800f616:	bfab      	itete	ge
 800f618:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f61a:	89a3      	ldrhlt	r3, [r4, #12]
 800f61c:	181b      	addge	r3, r3, r0
 800f61e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f622:	bfac      	ite	ge
 800f624:	6563      	strge	r3, [r4, #84]	; 0x54
 800f626:	81a3      	strhlt	r3, [r4, #12]
 800f628:	bd10      	pop	{r4, pc}

0800f62a <__swrite>:
 800f62a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f62e:	461f      	mov	r7, r3
 800f630:	898b      	ldrh	r3, [r1, #12]
 800f632:	05db      	lsls	r3, r3, #23
 800f634:	4605      	mov	r5, r0
 800f636:	460c      	mov	r4, r1
 800f638:	4616      	mov	r6, r2
 800f63a:	d505      	bpl.n	800f648 <__swrite+0x1e>
 800f63c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f640:	2302      	movs	r3, #2
 800f642:	2200      	movs	r2, #0
 800f644:	f000 f8b8 	bl	800f7b8 <_lseek_r>
 800f648:	89a3      	ldrh	r3, [r4, #12]
 800f64a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f64e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f652:	81a3      	strh	r3, [r4, #12]
 800f654:	4632      	mov	r2, r6
 800f656:	463b      	mov	r3, r7
 800f658:	4628      	mov	r0, r5
 800f65a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f65e:	f000 b837 	b.w	800f6d0 <_write_r>

0800f662 <__sseek>:
 800f662:	b510      	push	{r4, lr}
 800f664:	460c      	mov	r4, r1
 800f666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f66a:	f000 f8a5 	bl	800f7b8 <_lseek_r>
 800f66e:	1c43      	adds	r3, r0, #1
 800f670:	89a3      	ldrh	r3, [r4, #12]
 800f672:	bf15      	itete	ne
 800f674:	6560      	strne	r0, [r4, #84]	; 0x54
 800f676:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f67a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f67e:	81a3      	strheq	r3, [r4, #12]
 800f680:	bf18      	it	ne
 800f682:	81a3      	strhne	r3, [r4, #12]
 800f684:	bd10      	pop	{r4, pc}

0800f686 <__sclose>:
 800f686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f68a:	f000 b851 	b.w	800f730 <_close_r>

0800f68e <strncmp>:
 800f68e:	b510      	push	{r4, lr}
 800f690:	b17a      	cbz	r2, 800f6b2 <strncmp+0x24>
 800f692:	4603      	mov	r3, r0
 800f694:	3901      	subs	r1, #1
 800f696:	1884      	adds	r4, r0, r2
 800f698:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f69c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f6a0:	4290      	cmp	r0, r2
 800f6a2:	d101      	bne.n	800f6a8 <strncmp+0x1a>
 800f6a4:	42a3      	cmp	r3, r4
 800f6a6:	d101      	bne.n	800f6ac <strncmp+0x1e>
 800f6a8:	1a80      	subs	r0, r0, r2
 800f6aa:	bd10      	pop	{r4, pc}
 800f6ac:	2800      	cmp	r0, #0
 800f6ae:	d1f3      	bne.n	800f698 <strncmp+0xa>
 800f6b0:	e7fa      	b.n	800f6a8 <strncmp+0x1a>
 800f6b2:	4610      	mov	r0, r2
 800f6b4:	e7f9      	b.n	800f6aa <strncmp+0x1c>

0800f6b6 <__ascii_wctomb>:
 800f6b6:	b149      	cbz	r1, 800f6cc <__ascii_wctomb+0x16>
 800f6b8:	2aff      	cmp	r2, #255	; 0xff
 800f6ba:	bf85      	ittet	hi
 800f6bc:	238a      	movhi	r3, #138	; 0x8a
 800f6be:	6003      	strhi	r3, [r0, #0]
 800f6c0:	700a      	strbls	r2, [r1, #0]
 800f6c2:	f04f 30ff 	movhi.w	r0, #4294967295
 800f6c6:	bf98      	it	ls
 800f6c8:	2001      	movls	r0, #1
 800f6ca:	4770      	bx	lr
 800f6cc:	4608      	mov	r0, r1
 800f6ce:	4770      	bx	lr

0800f6d0 <_write_r>:
 800f6d0:	b538      	push	{r3, r4, r5, lr}
 800f6d2:	4d07      	ldr	r5, [pc, #28]	; (800f6f0 <_write_r+0x20>)
 800f6d4:	4604      	mov	r4, r0
 800f6d6:	4608      	mov	r0, r1
 800f6d8:	4611      	mov	r1, r2
 800f6da:	2200      	movs	r2, #0
 800f6dc:	602a      	str	r2, [r5, #0]
 800f6de:	461a      	mov	r2, r3
 800f6e0:	f7f3 fa2e 	bl	8002b40 <_write>
 800f6e4:	1c43      	adds	r3, r0, #1
 800f6e6:	d102      	bne.n	800f6ee <_write_r+0x1e>
 800f6e8:	682b      	ldr	r3, [r5, #0]
 800f6ea:	b103      	cbz	r3, 800f6ee <_write_r+0x1e>
 800f6ec:	6023      	str	r3, [r4, #0]
 800f6ee:	bd38      	pop	{r3, r4, r5, pc}
 800f6f0:	20000498 	.word	0x20000498

0800f6f4 <__assert_func>:
 800f6f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f6f6:	4614      	mov	r4, r2
 800f6f8:	461a      	mov	r2, r3
 800f6fa:	4b09      	ldr	r3, [pc, #36]	; (800f720 <__assert_func+0x2c>)
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	4605      	mov	r5, r0
 800f700:	68d8      	ldr	r0, [r3, #12]
 800f702:	b14c      	cbz	r4, 800f718 <__assert_func+0x24>
 800f704:	4b07      	ldr	r3, [pc, #28]	; (800f724 <__assert_func+0x30>)
 800f706:	9100      	str	r1, [sp, #0]
 800f708:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f70c:	4906      	ldr	r1, [pc, #24]	; (800f728 <__assert_func+0x34>)
 800f70e:	462b      	mov	r3, r5
 800f710:	f000 f81e 	bl	800f750 <fiprintf>
 800f714:	f000 f8ca 	bl	800f8ac <abort>
 800f718:	4b04      	ldr	r3, [pc, #16]	; (800f72c <__assert_func+0x38>)
 800f71a:	461c      	mov	r4, r3
 800f71c:	e7f3      	b.n	800f706 <__assert_func+0x12>
 800f71e:	bf00      	nop
 800f720:	20000010 	.word	0x20000010
 800f724:	0801129d 	.word	0x0801129d
 800f728:	080112aa 	.word	0x080112aa
 800f72c:	080112d8 	.word	0x080112d8

0800f730 <_close_r>:
 800f730:	b538      	push	{r3, r4, r5, lr}
 800f732:	4d06      	ldr	r5, [pc, #24]	; (800f74c <_close_r+0x1c>)
 800f734:	2300      	movs	r3, #0
 800f736:	4604      	mov	r4, r0
 800f738:	4608      	mov	r0, r1
 800f73a:	602b      	str	r3, [r5, #0]
 800f73c:	f7f3 fa1c 	bl	8002b78 <_close>
 800f740:	1c43      	adds	r3, r0, #1
 800f742:	d102      	bne.n	800f74a <_close_r+0x1a>
 800f744:	682b      	ldr	r3, [r5, #0]
 800f746:	b103      	cbz	r3, 800f74a <_close_r+0x1a>
 800f748:	6023      	str	r3, [r4, #0]
 800f74a:	bd38      	pop	{r3, r4, r5, pc}
 800f74c:	20000498 	.word	0x20000498

0800f750 <fiprintf>:
 800f750:	b40e      	push	{r1, r2, r3}
 800f752:	b503      	push	{r0, r1, lr}
 800f754:	4601      	mov	r1, r0
 800f756:	ab03      	add	r3, sp, #12
 800f758:	4805      	ldr	r0, [pc, #20]	; (800f770 <fiprintf+0x20>)
 800f75a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f75e:	6800      	ldr	r0, [r0, #0]
 800f760:	9301      	str	r3, [sp, #4]
 800f762:	f7ff fe07 	bl	800f374 <_vfiprintf_r>
 800f766:	b002      	add	sp, #8
 800f768:	f85d eb04 	ldr.w	lr, [sp], #4
 800f76c:	b003      	add	sp, #12
 800f76e:	4770      	bx	lr
 800f770:	20000010 	.word	0x20000010

0800f774 <_fstat_r>:
 800f774:	b538      	push	{r3, r4, r5, lr}
 800f776:	4d07      	ldr	r5, [pc, #28]	; (800f794 <_fstat_r+0x20>)
 800f778:	2300      	movs	r3, #0
 800f77a:	4604      	mov	r4, r0
 800f77c:	4608      	mov	r0, r1
 800f77e:	4611      	mov	r1, r2
 800f780:	602b      	str	r3, [r5, #0]
 800f782:	f7f3 fa05 	bl	8002b90 <_fstat>
 800f786:	1c43      	adds	r3, r0, #1
 800f788:	d102      	bne.n	800f790 <_fstat_r+0x1c>
 800f78a:	682b      	ldr	r3, [r5, #0]
 800f78c:	b103      	cbz	r3, 800f790 <_fstat_r+0x1c>
 800f78e:	6023      	str	r3, [r4, #0]
 800f790:	bd38      	pop	{r3, r4, r5, pc}
 800f792:	bf00      	nop
 800f794:	20000498 	.word	0x20000498

0800f798 <_isatty_r>:
 800f798:	b538      	push	{r3, r4, r5, lr}
 800f79a:	4d06      	ldr	r5, [pc, #24]	; (800f7b4 <_isatty_r+0x1c>)
 800f79c:	2300      	movs	r3, #0
 800f79e:	4604      	mov	r4, r0
 800f7a0:	4608      	mov	r0, r1
 800f7a2:	602b      	str	r3, [r5, #0]
 800f7a4:	f7f3 fa04 	bl	8002bb0 <_isatty>
 800f7a8:	1c43      	adds	r3, r0, #1
 800f7aa:	d102      	bne.n	800f7b2 <_isatty_r+0x1a>
 800f7ac:	682b      	ldr	r3, [r5, #0]
 800f7ae:	b103      	cbz	r3, 800f7b2 <_isatty_r+0x1a>
 800f7b0:	6023      	str	r3, [r4, #0]
 800f7b2:	bd38      	pop	{r3, r4, r5, pc}
 800f7b4:	20000498 	.word	0x20000498

0800f7b8 <_lseek_r>:
 800f7b8:	b538      	push	{r3, r4, r5, lr}
 800f7ba:	4d07      	ldr	r5, [pc, #28]	; (800f7d8 <_lseek_r+0x20>)
 800f7bc:	4604      	mov	r4, r0
 800f7be:	4608      	mov	r0, r1
 800f7c0:	4611      	mov	r1, r2
 800f7c2:	2200      	movs	r2, #0
 800f7c4:	602a      	str	r2, [r5, #0]
 800f7c6:	461a      	mov	r2, r3
 800f7c8:	f7f3 f9fd 	bl	8002bc6 <_lseek>
 800f7cc:	1c43      	adds	r3, r0, #1
 800f7ce:	d102      	bne.n	800f7d6 <_lseek_r+0x1e>
 800f7d0:	682b      	ldr	r3, [r5, #0]
 800f7d2:	b103      	cbz	r3, 800f7d6 <_lseek_r+0x1e>
 800f7d4:	6023      	str	r3, [r4, #0]
 800f7d6:	bd38      	pop	{r3, r4, r5, pc}
 800f7d8:	20000498 	.word	0x20000498

0800f7dc <memmove>:
 800f7dc:	4288      	cmp	r0, r1
 800f7de:	b510      	push	{r4, lr}
 800f7e0:	eb01 0402 	add.w	r4, r1, r2
 800f7e4:	d902      	bls.n	800f7ec <memmove+0x10>
 800f7e6:	4284      	cmp	r4, r0
 800f7e8:	4623      	mov	r3, r4
 800f7ea:	d807      	bhi.n	800f7fc <memmove+0x20>
 800f7ec:	1e43      	subs	r3, r0, #1
 800f7ee:	42a1      	cmp	r1, r4
 800f7f0:	d008      	beq.n	800f804 <memmove+0x28>
 800f7f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f7f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f7fa:	e7f8      	b.n	800f7ee <memmove+0x12>
 800f7fc:	4402      	add	r2, r0
 800f7fe:	4601      	mov	r1, r0
 800f800:	428a      	cmp	r2, r1
 800f802:	d100      	bne.n	800f806 <memmove+0x2a>
 800f804:	bd10      	pop	{r4, pc}
 800f806:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f80a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f80e:	e7f7      	b.n	800f800 <memmove+0x24>

0800f810 <__malloc_lock>:
 800f810:	4801      	ldr	r0, [pc, #4]	; (800f818 <__malloc_lock+0x8>)
 800f812:	f7fe bde6 	b.w	800e3e2 <__retarget_lock_acquire_recursive>
 800f816:	bf00      	nop
 800f818:	2000048c 	.word	0x2000048c

0800f81c <__malloc_unlock>:
 800f81c:	4801      	ldr	r0, [pc, #4]	; (800f824 <__malloc_unlock+0x8>)
 800f81e:	f7fe bde1 	b.w	800e3e4 <__retarget_lock_release_recursive>
 800f822:	bf00      	nop
 800f824:	2000048c 	.word	0x2000048c

0800f828 <_realloc_r>:
 800f828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f82c:	4680      	mov	r8, r0
 800f82e:	4614      	mov	r4, r2
 800f830:	460e      	mov	r6, r1
 800f832:	b921      	cbnz	r1, 800f83e <_realloc_r+0x16>
 800f834:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f838:	4611      	mov	r1, r2
 800f83a:	f7ff bba1 	b.w	800ef80 <_malloc_r>
 800f83e:	b92a      	cbnz	r2, 800f84c <_realloc_r+0x24>
 800f840:	f7ff fb32 	bl	800eea8 <_free_r>
 800f844:	4625      	mov	r5, r4
 800f846:	4628      	mov	r0, r5
 800f848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f84c:	f000 f835 	bl	800f8ba <_malloc_usable_size_r>
 800f850:	4284      	cmp	r4, r0
 800f852:	4607      	mov	r7, r0
 800f854:	d802      	bhi.n	800f85c <_realloc_r+0x34>
 800f856:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f85a:	d812      	bhi.n	800f882 <_realloc_r+0x5a>
 800f85c:	4621      	mov	r1, r4
 800f85e:	4640      	mov	r0, r8
 800f860:	f7ff fb8e 	bl	800ef80 <_malloc_r>
 800f864:	4605      	mov	r5, r0
 800f866:	2800      	cmp	r0, #0
 800f868:	d0ed      	beq.n	800f846 <_realloc_r+0x1e>
 800f86a:	42bc      	cmp	r4, r7
 800f86c:	4622      	mov	r2, r4
 800f86e:	4631      	mov	r1, r6
 800f870:	bf28      	it	cs
 800f872:	463a      	movcs	r2, r7
 800f874:	f7fe fe36 	bl	800e4e4 <memcpy>
 800f878:	4631      	mov	r1, r6
 800f87a:	4640      	mov	r0, r8
 800f87c:	f7ff fb14 	bl	800eea8 <_free_r>
 800f880:	e7e1      	b.n	800f846 <_realloc_r+0x1e>
 800f882:	4635      	mov	r5, r6
 800f884:	e7df      	b.n	800f846 <_realloc_r+0x1e>
	...

0800f888 <_read_r>:
 800f888:	b538      	push	{r3, r4, r5, lr}
 800f88a:	4d07      	ldr	r5, [pc, #28]	; (800f8a8 <_read_r+0x20>)
 800f88c:	4604      	mov	r4, r0
 800f88e:	4608      	mov	r0, r1
 800f890:	4611      	mov	r1, r2
 800f892:	2200      	movs	r2, #0
 800f894:	602a      	str	r2, [r5, #0]
 800f896:	461a      	mov	r2, r3
 800f898:	f7f3 f935 	bl	8002b06 <_read>
 800f89c:	1c43      	adds	r3, r0, #1
 800f89e:	d102      	bne.n	800f8a6 <_read_r+0x1e>
 800f8a0:	682b      	ldr	r3, [r5, #0]
 800f8a2:	b103      	cbz	r3, 800f8a6 <_read_r+0x1e>
 800f8a4:	6023      	str	r3, [r4, #0]
 800f8a6:	bd38      	pop	{r3, r4, r5, pc}
 800f8a8:	20000498 	.word	0x20000498

0800f8ac <abort>:
 800f8ac:	b508      	push	{r3, lr}
 800f8ae:	2006      	movs	r0, #6
 800f8b0:	f000 f834 	bl	800f91c <raise>
 800f8b4:	2001      	movs	r0, #1
 800f8b6:	f7f3 f91c 	bl	8002af2 <_exit>

0800f8ba <_malloc_usable_size_r>:
 800f8ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f8be:	1f18      	subs	r0, r3, #4
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	bfbc      	itt	lt
 800f8c4:	580b      	ldrlt	r3, [r1, r0]
 800f8c6:	18c0      	addlt	r0, r0, r3
 800f8c8:	4770      	bx	lr

0800f8ca <_raise_r>:
 800f8ca:	291f      	cmp	r1, #31
 800f8cc:	b538      	push	{r3, r4, r5, lr}
 800f8ce:	4604      	mov	r4, r0
 800f8d0:	460d      	mov	r5, r1
 800f8d2:	d904      	bls.n	800f8de <_raise_r+0x14>
 800f8d4:	2316      	movs	r3, #22
 800f8d6:	6003      	str	r3, [r0, #0]
 800f8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800f8dc:	bd38      	pop	{r3, r4, r5, pc}
 800f8de:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f8e0:	b112      	cbz	r2, 800f8e8 <_raise_r+0x1e>
 800f8e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f8e6:	b94b      	cbnz	r3, 800f8fc <_raise_r+0x32>
 800f8e8:	4620      	mov	r0, r4
 800f8ea:	f000 f831 	bl	800f950 <_getpid_r>
 800f8ee:	462a      	mov	r2, r5
 800f8f0:	4601      	mov	r1, r0
 800f8f2:	4620      	mov	r0, r4
 800f8f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f8f8:	f000 b818 	b.w	800f92c <_kill_r>
 800f8fc:	2b01      	cmp	r3, #1
 800f8fe:	d00a      	beq.n	800f916 <_raise_r+0x4c>
 800f900:	1c59      	adds	r1, r3, #1
 800f902:	d103      	bne.n	800f90c <_raise_r+0x42>
 800f904:	2316      	movs	r3, #22
 800f906:	6003      	str	r3, [r0, #0]
 800f908:	2001      	movs	r0, #1
 800f90a:	e7e7      	b.n	800f8dc <_raise_r+0x12>
 800f90c:	2400      	movs	r4, #0
 800f90e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f912:	4628      	mov	r0, r5
 800f914:	4798      	blx	r3
 800f916:	2000      	movs	r0, #0
 800f918:	e7e0      	b.n	800f8dc <_raise_r+0x12>
	...

0800f91c <raise>:
 800f91c:	4b02      	ldr	r3, [pc, #8]	; (800f928 <raise+0xc>)
 800f91e:	4601      	mov	r1, r0
 800f920:	6818      	ldr	r0, [r3, #0]
 800f922:	f7ff bfd2 	b.w	800f8ca <_raise_r>
 800f926:	bf00      	nop
 800f928:	20000010 	.word	0x20000010

0800f92c <_kill_r>:
 800f92c:	b538      	push	{r3, r4, r5, lr}
 800f92e:	4d07      	ldr	r5, [pc, #28]	; (800f94c <_kill_r+0x20>)
 800f930:	2300      	movs	r3, #0
 800f932:	4604      	mov	r4, r0
 800f934:	4608      	mov	r0, r1
 800f936:	4611      	mov	r1, r2
 800f938:	602b      	str	r3, [r5, #0]
 800f93a:	f7f3 f8ca 	bl	8002ad2 <_kill>
 800f93e:	1c43      	adds	r3, r0, #1
 800f940:	d102      	bne.n	800f948 <_kill_r+0x1c>
 800f942:	682b      	ldr	r3, [r5, #0]
 800f944:	b103      	cbz	r3, 800f948 <_kill_r+0x1c>
 800f946:	6023      	str	r3, [r4, #0]
 800f948:	bd38      	pop	{r3, r4, r5, pc}
 800f94a:	bf00      	nop
 800f94c:	20000498 	.word	0x20000498

0800f950 <_getpid_r>:
 800f950:	f7f3 b8b7 	b.w	8002ac2 <_getpid>

0800f954 <_init>:
 800f954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f956:	bf00      	nop
 800f958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f95a:	bc08      	pop	{r3}
 800f95c:	469e      	mov	lr, r3
 800f95e:	4770      	bx	lr

0800f960 <_fini>:
 800f960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f962:	bf00      	nop
 800f964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f966:	bc08      	pop	{r3}
 800f968:	469e      	mov	lr, r3
 800f96a:	4770      	bx	lr
