<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    		<meta name="keywords" content="User:Arch dude/Workspace,Intel,IA-64,2006,2007,65 nanometer,AMD,Advanced Micro Devices,Alpha,Altix,Ashlee Vance" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (English)" />
		<link rel="copyright" href="../../../COPYING.html" />
    <title>User:Arch dude/Workspace - Wikipedia, the free encyclopedia</title>
    <style type="text/css">/*<![CDATA[*/ @import "../../../skins/htmldump/main.css"; /*]]>*/</style>
    <link rel="stylesheet" type="text/css" media="print" href="../../../skins/common/commonPrint.css" />
    <!--[if lt IE 5.5000]><style type="text/css">@import "../../../skins/monobook/IE50Fixes.css";</style><![endif]-->
    <!--[if IE 5.5000]><style type="text/css">@import "../../../skins/monobook/IE55Fixes.css";</style><![endif]-->
    <!--[if IE 6]><style type="text/css">@import "../../../skins/monobook/IE60Fixes.css";</style><![endif]-->
    <!--[if IE]><script type="text/javascript" src="../../../skins/common/IEFixes.js"></script>
    <meta http-equiv="imagetoolbar" content="no" /><![endif]-->
    <script type="text/javascript" src="../../../skins/common/wikibits.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/md5.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/utf8.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/lookup.js"></script>
    <script type="text/javascript" src="../../../raw/gen.js"></script>        <style type="text/css">/*<![CDATA[*/
@import "../../../raw/MediaWiki%7ECommon.css";
@import "../../../raw/MediaWiki%7EMonobook.css";
@import "../../../raw/gen.css";
/*]]>*/</style>          </head>
  <body
    class="ns-2">
    <div id="globalWrapper">
      <div id="column-content">
	<div id="content">
	  <a name="top" id="contentTop"></a>
	        <h1 class="firstHeading">User:Arch dude/Workspace</h1>
	  <div id="bodyContent">
	    <h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
	    <div id="contentSub"><span class="subpages">&lt; <a href="../../../a/r/c/User%7EArch_dude_3aef.html" title="User:Arch dude">User:Arch dude</a></span></div>
	    	    <div class="usermessage">You have <a href="../../../1/2/7/User_talk%7E127.0.0.1.html" title="User talk:127.0.0.1">new messages</a> (<a href="../../../1/2/7/User_talk%7E127.0.0.1.html" title="User talk:127.0.0.1">last change</a>).</div>	    <!-- start content -->
	    <table class="infobox" style="width: 250px;">
<tr>
<td style="background-color: #CCF; text-align: center; font-size: larger; padding: 1px 3px;" colspan="2"><b>Itanium 2</b><br />
<span style="font-size: x-small;"><i><a href="../../../c/e/n/Central_processing_unit.html" title="Central processing unit">Central processing unit</a></i></span></td>
</tr>
<tr>
<td colspan="2" style="text-align: center; background-color: #fff;"><a href="../../../d/c/_/Image%7EDc_proc_lg.jpg_31b9.html" class="image" title=""><img src="../../../upload/thumb/2/22/Dc_proc_lg.jpg/200px-Dc_proc_lg.jpg" alt="" width="200" height="200" longdesc="../../../d/c/_/Image%7EDc_proc_lg.jpg_31b9.html" /></a><br />
<small style="line-height: 13px;">Itanium 2 processor</small></td>
</tr>
<tr>
<td><b>Produced:</b></td>
<td>From mid 2002 to present</td>
</tr>
<tr>
<td><b>Manufacturer:</b></td>
<td><a href="../../../i/n/t/Intel.html" title="Intel">Intel</a></td>
</tr>
<tr>
<td><b><a href="../../../c/e/n/Central_processing_unit.html" title="Central processing unit">CPU</a> Speeds:</b></td>
<td>200 <a href="../../../m/h/z/MHz_37ee.html" title="MHz">MHz</a> to 1.6 <a href="../../../g/h/z/GHz_dd1c.html" title="GHz">GHz</a></td>
</tr>
<tr>
<td><b><a href="../../../f/r/o/Front_side_bus.html" title="Front side bus">FSB</a> Speeds:</b></td>
<td>200 <a href="../../../m/h/z/MHz_37ee.html" title="MHz">MHz</a> to 533 <a href="../../../m/h/z/MHz_37ee.html" title="MHz">MHz</a></td>
</tr>
<tr>
<td><b><a href="../../../i/n/s/Instruction_Set_8c6f.html" title="Instruction Set">Instruction Set</a>:</b></td>
<td><a href="../../../i/a/-/IA-64_e36e.html" title="IA-64">IA-64</a></td>
</tr>
<tr>
<td colspan="2"><b>Cores:</b>
<ul style="margin: 0px; margin-left: 1.2em;">
<li>McKinley</li>
<li>Madison</li>
<li>Hondo</li>
<li>Deerfield</li>
</ul>
</td>
</tr>
</table>
<div class="thumb tright">
<div class="thumbinner" style="width:106px;"><a href="../../../l/o/g/Image%7ELogo_Itanium2Inside_100_3.0.gif_c917.html" class="internal" title="Itanium 2 logo"><img src="../../../upload/9/9d/Logo_Itanium2Inside_100_3.0.gif" alt="Itanium 2 logo" width="104" height="123" longdesc="../../../l/o/g/Image%7ELogo_Itanium2Inside_100_3.0.gif_c917.html" class="thumbimage" /></a>
<div class="thumbcaption">Itanium 2 logo</div>
</div>
</div>
<p><b>Itanium</b> is the brand name for 64-bit <a href="../../../i/n/t/Intel.html" title="Intel">Intel</a> <a href="../../../m/i/c/Microprocessor.html" title="Microprocessor">Microprocessors</a> that implement the <b>Intel Itanium architecture</b>. Intel has released two processor families using the brand: <b>Itanium</b> and <b>Itanium 2</b>. The processors are marketed for use in enterprise-class multiprocessor computer systems. After a long development process, the first Itanium was released in 2001, and progressively more powerful Itanium processors have been released periodically since then. Most Itanium-based systems are produced by <a href="../../../h/e/w/Hewlett-Packard_9234.html" title="Hewlett-Packard">Hewlett-Packard</a> (HP), the originator of the architecture, but several other manufacturers have developed systems based on Itanium. As of 2007 Itanium is the fourth-most deployed microprocessor architecture for enterprise-class systems, behind <a href="../../../x/8/6/X86-64.html" title="X86-64">x86-64</a>, <a href="../../../p/o/w/Power.html" title="Power">Power</a>, and <a href="../../../s/p/a/Sparc.html" title="Sparc">Sparc</a>. Deployments have increased steadily since its introduction. Intel released its newest Itanium 2, called <a href="../../../m/o/n/Montecito.html" title="Montecito">Montecito</a>, in July 2006.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1"><a href="#Intel_Itanium_Architecture"><span class="tocnumber">2</span> <span class="toctext">Intel Itanium Architecture</span></a>
<ul>
<li class="toclevel-2"><a href="#Registers"><span class="tocnumber">2.1</span> <span class="toctext">Registers</span></a></li>
<li class="toclevel-2"><a href="#Instruction_execution"><span class="tocnumber">2.2</span> <span class="toctext">Instruction execution</span></a></li>
<li class="toclevel-2"><a href="#Memory_Architecture"><span class="tocnumber">2.3</span> <span class="toctext">Memory Architecture</span></a></li>
<li class="toclevel-2"><a href="#IA-32_Support"><span class="tocnumber">2.4</span> <span class="toctext">IA-32 Support</span></a></li>
<li class="toclevel-2"><a href="#Architectural_changes"><span class="tocnumber">2.5</span> <span class="toctext">Architectural changes</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Hardware_support"><span class="tocnumber">3</span> <span class="toctext">Hardware support</span></a>
<ul>
<li class="toclevel-2"><a href="#Chipsets"><span class="tocnumber">3.1</span> <span class="toctext">Chipsets</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Software_support"><span class="tocnumber">4</span> <span class="toctext">Software support</span></a></li>
<li class="toclevel-1"><a href="#Competition"><span class="tocnumber">5</span> <span class="toctext">Competition</span></a></li>
<li class="toclevel-1"><a href="#Supercomputers"><span class="tocnumber">6</span> <span class="toctext">Supercomputers</span></a></li>
<li class="toclevel-1"><a href="#Processors"><span class="tocnumber">7</span> <span class="toctext">Processors</span></a>
<ul>
<li class="toclevel-2"><a href="#Released_processors"><span class="tocnumber">7.1</span> <span class="toctext">Released processors</span></a></li>
<li class="toclevel-2"><a href="#Future_processors"><span class="tocnumber">7.2</span> <span class="toctext">Future processors</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Timeline"><span class="tocnumber">8</span> <span class="toctext">Timeline</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">10</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script><a name="History" id="History"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: History">edit</a>]</span> <span class="mw-headline">History</span></h2>
<p>By 1989, HP had determined that <a href="../../../r/i/s/RISC_0a73.html" title="RISC">RISC</a> architectures were approaching a processing limit at one <a href="../../../m/a/c/Machine_code.html" title="Machine code">instruction</a> per clock cycle. HP researchers investigated a new architecture called EPIC (<a href="../../../e/x/p/Explicitly_Parallel_Instruction_Computing_cf87.html" title="Explicitly Parallel Instruction Computing">Explicitly Parallel Instruction Computing</a>) that allows the processor to execute multiple instructions in one clock cycle. EPIC implements a form of <a href="../../../v/l/i/VLIW_c875.html" title="VLIW">VLIW</a>, where one instruction word contains multiple instructions. With EPIC, the <a href="../../../c/o/m/Compiler.html" title="Compiler">compiler</a> determines in advance which instructions can be executed at the same time, so the microprocessor simply executes the instructions and does not need elaborate mechanisms to determine which instructions to execute in parallel.<sup id="_ref-HP_Labs_0" class="reference"><a href="#_note-HP_Labs" title="">[1]</a></sup></p>
<p>HP decided that it was no longer cost-effective for individual enterprise systems companies such as itself to develop proprietary microprocessors, so HP partnered with Intel in 1994 to develop the IA-64 architecture, which derived from EPIC. Intel was willing to undertake a very large development effort on IA-64 in the expectation that the resulting microprocessor would be used by the majority of the enterprise systems manufacturers. A three-year development effort was undertaken. By 1997, most enterprise systems manufacturers (with the exception of <a href="../../../s/u/n/Sun_Microsystems_c3ed.html" title="Sun Microsystems">Sun</a>) were designing systems based on the Intels's projected IA-64 processor, and Intel, HP<sup id="_ref-anand_0" class="reference"><a href="#_note-anand" title="">[2]</a></sup>, and industry analysts were predicting that IA-64 would dominate in servers, workstations, and high-end desktops, and eventually supplant RISC and CISC for all general-purpose applications. Several groups began to develop operating systems for the architecture, including a <a href="../../../l/i/n/Linux.html" title="Linux">Linux</a> variant and several <a href="../../../u/n/i/UNIX_1539.html" title="UNIX">UNIX</a> variants.</p>
<p>By 1997, it was apparent that the IA-64 architecture and the compiler were much more difficult to implement than originally thought, and the delivery date began slipping quarter by quarter.<sup id="_ref-geek1_0" class="reference"><a href="#_note-geek1" title="">[3]</a></sup>.</p>
<p>Intel announced the name of the processor, <i>Itanium</i>, in October of 1999.<sup id="_ref-0" class="reference"><a href="#_note-0" title="">[4]</a></sup> The schedule slips led some observers to begin using the term <b>Itanic</b> to refer to the processor immediately thereafter. The term refers to <a href="../../../r/m/s/RMS_Titanic_9d7a.html" title="RMS Titanic"><i>Titanic</i></a>, the infamous <a href="../../../o/c/e/Ocean_liner.html" title="Ocean liner">ocean liner</a> which sank in 1912. It was coined in a <a href="../../../u/s/e/USENET_f12a.html" title="USENET">USENET</a> post<sup id="_ref-1" class="reference"><a href="#_note-1" title="">[5]</a></sup> and has often been used since then by <i><a href="../../../t/h/e/The_Register_1954.html" title="The Register">The Register</a></i>,<sup id="_ref-2" class="reference"><a href="#_note-2" title="">[6]</a></sup> <a href="../../../s/c/o/Scott_McNealy_cc4b.html" title="Scott McNealy">Scott McNealy</a>,<sup id="_ref-3" class="reference"><a href="#_note-3" title="">[7]</a></sup> and others.<sup id="_ref-4" class="reference"><a href="#_note-4" title="">[8]</a></sup> It alludes to the perception that Itanium is a <a href="../../../w/h/i/White_elephant.html" title="White elephant">white elephant</a> which cost Intel and partner <a href="../../../h/e/w/Hewlett-Packard_9234.html" title="Hewlett-Packard">Hewlett-Packard</a> many billions of dollars while failing to achieve expected performance and sales in the originally projected timeframe.</p>
<p>Meanwhile, RISC and <a href="../../../c/i/s/CISC_d907.html" title="CISC">CISC</a> architects were making steady improvements in <a href="../../../s/u/p/Superscalar.html" title="Superscalar">superscalar</a> implementations, allowing them to break the one-instruction-per-clock barrier without using EPIC. By the time Itanium was released in 2001, it was no longer superior to contemporaneous RISC and CISC processors. In 2001, Itanium competed at the low-end (primarily 4-CPU and smaller systems) with servers based on Intel <a href="../../../i/a/-/IA-32_c9a0.html" title="IA-32">IA-32</a>, and at the high end with <a href="../../../i/n/t/International_Business_Machines_94e5.html" title="International Business Machines">IBM</a>'s <a href="../../../i/b/m/IBM_POWER_746e.html" title="IBM POWER">POWER</a> architecture and <a href="../../../s/u/n/Sun_Microsystems_c3ed.html" title="Sun Microsystems">Sun Microsystems</a>' <a href="../../../s/p/a/SPARC_a940.html" title="SPARC">SPARC</a> architecture. Intel repositioned Itanium to break into high-end business and technical computing, in the hopes of duplicating x86's successful "horizontal" (i.e., single architecture, multiple systems vendors) market. Its success was limited to a replacement for <a href="../../../p/a/-/PA-RISC_ae29.html" title="PA-RISC">PA-RISC</a> and <a href="../../../a/l/p/Alpha.html" title="Alpha">Alpha</a> in HP's "vertical" systems and <a href="../../../m/i/p/MIPS_16c8.html" title="MIPS">MIPS</a> in SGI's <a href="../../../h/i/g/High-performance_computing.html" title="High-performance computing">HPC</a> focused servers. Adding to its failure to unseat POWER and SPARC was another complication: the 32-bit x86 architecture's growth into the enterprise space. Given its existing economies of scale fueled by its enormous installed base, x86 was the preeminent "horizontal" architecture in enterprise computing. HP and Intel recognized that Itanium was not competitive and replaced it with Itanium 2 a year later, as they had planned. Only a few thousand of the original Itaniums were sold, due to limited availability caused by poor yields, relatively poor performance, and high cost. However, these machines were useful for software development for the Itanium 2 processors that followed. The Itanium 2 was released in 2002, and was marketed for enterprise servers rather than for the whole gamut of high-end computing.</p>
<p>The biggest change in the competitive landscape has been the emergence of the <a href="../../../x/8/6/X86-64.html" title="X86-64">x86-64</a> 64-bit architecture, created by <a href="../../../a/d/v/Advanced_Micro_Devices_95d7.html" title="Advanced Micro Devices">AMD</a> and first implemented in the <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a> in 2003. Opteron gained rapid acceptance in the enterprise server space because it provided an easy upgrade from <a href="../../../i/a/-/IA-32_c9a0.html" title="IA-32">IA-32</a>. Intel responded by implementing <a href="../../../x/8/6/X86-64.html" title="X86-64">x86-64</a> in its <a href="../../../x/e/o/Xeon.html" title="Xeon">Xeon</a> microprocessors in 2004.<sup id="_ref-5" class="reference"><a href="#_note-5" title="">[9]</a></sup></p>
<p>In March, 2005, Intel announced that it was working on a new Itanium device, codenamed <a href="../../../t/u/k/Tukwila.html" title="Tukwila">Tukwila</a>, to be released in 2007. Tukwila would have four processors, and would replace the Itanium bus with a new <a href="../../../c/o/m/Common_System_Interface_3c84.html" title="Common System Interface">Common System Interface</a>, which would also be used by a new Xeon.<sup id="_ref-CSI_0" class="reference"><a href="#_note-CSI" title="">[10]</a></sup> Intel later said that Tukwila would be delivered in late 2008.</p>
<p>As of March 2007, Intel has released seven additional versions of the Itanium 2, and another is expected in late 2007.</p>
<p><a name="Intel_Itanium_Architecture" id="Intel_Itanium_Architecture"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Intel Itanium Architecture">edit</a>]</span> <span class="mw-headline">Intel Itanium Architecture</span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:182px;"><a href="../../../i/t/a/Image%7EItanium_arch.png_c1a0.html" class="internal" title="The Intel Itanium architecture."><img src="../../../upload/shared/thumb/7/7c/Itanium_arch.png/180px-Itanium_arch.png" alt="The Intel Itanium architecture." width="180" height="135" longdesc="../../../i/t/a/Image%7EItanium_arch.png_c1a0.html" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a href="../../../i/t/a/Image%7EItanium_arch.png_c1a0.html" class="internal" title="Enlarge"><img src="../../../skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
The Intel Itanium architecture.</div>
</div>
</div>
<p>Intel has extensively documented the architecture.<sup id="_ref-6" class="reference"><a href="#_note-6" title="">[11]</a></sup> The Architecture has been renamed several times during its history. HP called it <i>EPIC</i> and renamed it to <i>PA-Wide-word</i>. Intel later called it <b>IA-64</b>, before settling on <i>Intel Itanium Architecture</i>, but it is still widely referred to as <i>IA-64</i>. It is a 64-bit register-rich explicitly-parallel architecture. The base data word is 64 bits, byte-addressable. The logical address space is 2<sup>64</sup> bytes. The architecture implements <a href="../../../b/r/a/Branch_predication.html" title="Branch predication">predication</a>, <a href="../../../s/p/e/Speculative_execution.html" title="Speculative execution">speculation</a>, and <a href="../../../b/r/a/Branch_prediction.html" title="Branch prediction">branch prediction</a>. It uses a hardware <a href="../../../r/e/g/Register_renaming.html" title="Register renaming">register renaming</a> mechanism rather than simple register windowing for parameter passing. The same mechanism is also used to permit parallel execution of loops.</p>
<p>Speculation, prediction, predication, and renaming are under control of the compiler: each instruction word includes extra bits for this. This approach is the distinguishing characteristic of the architecture.</p>
<p><a name="Registers" id="Registers"></a></p>
<h3><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Registers">edit</a>]</span> <span class="mw-headline">Registers</span></h3>
<p>The architecture implements 128 Integer <a href="../../../p/r/o/Processor_register.html" title="Processor register">registers</a>, 128 <a href="../../../f/l/o/Floating_point.html" title="Floating point">Floating point</a> registers, 64 1-bit predicates, and eight branch registers. The floating point registers are 82 bits long to preserve precision for intermediate results.</p>
<p><a name="Instruction_execution" id="Instruction_execution"></a></p>
<h3><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Instruction execution">edit</a>]</span> <span class="mw-headline">Instruction execution</span></h3>
<p>Each instruction word contains three instructions, and the fetch mechanism can read up to two instruction words per clock into the pipeline. When the compiler can take maximum advantage of this, the processor can execute six instructions per clock cycle. The processor has thirty functional execution units in eleven groups. Each unit can execute a particular subset of the instruction set, and each unit executes its instruction in one cycle unless it stalls waiting for data. While not all units in a group execute identical subsets of the instruction set, common instructions can be executed in multiple units. The groups are:</p>
<ul>
<li>Six general-purpose ALUs, two integer units, one Shift unit</li>
<li>Four data cache units</li>
<li>Six multimedia units, two parallel shift units, one parallel multiply, one population count</li>
<li>two FMACs, two FMISCs</li>
<li>three branch units</li>
</ul>
<p>Thus, the compiler can often group instructions into sets of six that can execute at the same time. Since the floating-point units implement a multiply/accumulate, a single floating point instruction can perform the work of two instructions when the application requires a multiply followed by an add: this is very common in scientific processing. When it occurs, the processor can execute four <a href="../../../f/l/o/FLOP_456b.html" title="FLOP">FLOPs</a> per cycle.</p>
<p><a name="Memory_Architecture" id="Memory_Architecture"></a></p>
<h3><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Memory Architecture">edit</a>]</span> <span class="mw-headline">Memory Architecture</span></h3>
<p>From 2002 to 2006, Itanium 2 processors shared a common cache hierarchy. They had 16 KiB of Level 1 instruction cache and 16 KiB of Level 1 data cache. The L2 cache was unified (both instruction and data) and is 256 KiB. The Level 3 cache was also unified and varied in size from 1.5 MiB to 24 MiB. The 256Kib L2 cache contains sufficient logic to handle semaphore operations without disturbing the main ALU.</p>
<p>Main memory is accessed through a <a href="../../../c/o/m/Computer_bus.html" title="Computer bus">bus</a> to an off-chip <a href="../../../c/h/i/Chipset.html" title="Chipset">chipset</a>. The Itanium 2 bus was initally called the McKinley bus, but is now usually referred to by Intel's official name: the Scalability Port. The speed of the bus has increased steadily with new processor releases.</p>
<p><a name="IA-32_Support" id="IA-32_Support"></a></p>
<h3><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: IA-32 Support">edit</a>]</span> <span class="mw-headline">IA-32 Support</span></h3>
<p>Itaniums released prior to 2006 had hardware support for the IA-32 architecture to permit support for legacy server applications. Performance was disappointing. In 2005 Intel developed a software emulator that provided better performance. With Montecito, Intel removed IA-32 support from the hardware.</p>
<p><a name="Architectural_changes" id="Architectural_changes"></a></p>
<h3><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Architectural changes">edit</a>]</span> <span class="mw-headline">Architectural changes</span></h3>
<p>With <a href="../../../m/o/n/Montecito.html" title="Montecito">Montecito</a>, Intel made enhancements to the architecture in July 2006.<sup id="_ref-7" class="reference"><a href="#_note-7" title="">[12]</a></sup></p>
<p>The architecture now includes Hardware multithreading: each processor maintains context for two threads of execution. When one thread stalls due to a memory access the other thread gains control. Intel calls this "coarse multithreading" to distinguish it from "hyperthreading technology" that was used in some <a href="../../../x/8/6/X86.html" title="X86">x86</a> and <a href="../../../x/8/6/X86-64.html" title="X86-64">x86-64</a> microprocessors. Coarse multithreading is well matched to the <i>Intel Itanium Architecture</i> and results in an appreciable performance gain.</p>
<p>Intel has also added hardware support for <a href="../../../v/i/r/Virtualization.html" title="Virtualization">Virtualization</a>. Virtualization allows a software "hypervisor" to run multiple operating system instances on the processor concurrently.</p>
<p>Montecito also features a split L2 cache, adding a dedicated 1MiB L2 cache for instructions and converting the original 256 KiB L2 cache to a dedicated data cache.</p>
<p><a name="Hardware_support" id="Hardware_support"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Hardware support">edit</a>]</span> <span class="mw-headline">Hardware support</span></h2>
<p>As of 2007, several manufacturers offer Itanium 2 based systems, including <a href="../../../h/p/_/HP_e6fc.html" title="HP">HP</a>, <a href="../../../s/i/l/Silicon_Graphics_dada.html" title="Silicon Graphics">SGI</a>, <a href="../../../n/e/c/NEC_7e70.html" title="NEC">NEC</a>, <a href="../../../f/u/j/Fujitsu.html" title="Fujitsu">Fujitsu</a>, <a href="../../../u/n/i/Unisys.html" title="Unisys">Unisys</a>, <a href="../../../h/i/t/Hitachi%2C_Ltd._0160.html" title="Hitachi, Ltd.">Hitachi</a>, and <a href="../../../g/r/o/Groupe_Bull_6ad8.html" title="Groupe Bull">Groupe Bull</a>. HP, the only one of the industry's top four server manufacturers to offer Itanium-based systems today, sells 90 percent of all Itanium 2 systems shipped. HP sold 7200 systems in the first quarter of 2006.<sup id="_ref-8" class="reference"><a href="#_note-8" title="">[13]</a></sup> The bulk of the sales are of <a href="../../../e/n/t/Enterprise_server.html" title="Enterprise server">enterprise servers</a> and machines for large-scale technical computing, with an average selling price per system in excess of $200,000 USD. A typical system uses tens to hundreds of Itanium processors.</p>
<p>Many of these vendors joined with Intel and a number of software vendors to form the Itanium Solutions Alliance <sup id="_ref-ISA_0" class="reference"><a href="#_note-ISA" title="">[14]</a></sup>, with the goal of promoting the architecture and collaborating to accelerate software porting. The Alliance announced that its members have committed to invest $10 Billion in Itanium solutions by the end of the decade.<sup id="_ref-9" class="reference"><a href="#_note-9" title="">[15]</a></sup></p>
<p><a name="Chipsets" id="Chipsets"></a></p>
<h3><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Chipsets">edit</a>]</span> <span class="mw-headline">Chipsets</span></h3>
<p>The Itanium bus interfaces to the rest fo the system via a <a href="../../../c/h/i/Chipset.html" title="Chipset">chipset</a>. Enterprise server manufacturers differentiate their systems by designing and developing chipsets that interface the processor to memory, interconnections, and peripheral controllers. The chipset is the heart of the system-level architecture for each system design. Development of a chipset costs tens of millions of dollars and represents a major commitment to the use of the Itanium. Currently, modern chipsets are manufactured by HP, Fujitsu, SGI, NEC, Hitachi, and Unisys. IBM created a chipset in 2003, and Intel in 2002, but neither of them has developed chipsets to support newer technologies such as <a href="../../../d/d/r/DDR2_SDRAM_8aa5.html" title="DDR2 SDRAM">DDR2</a> or <a href="../../../p/c/i/PCI_Express_438f.html" title="PCI Express">PCI Express</a>.<sup id="_ref-zdnet_uk_0" class="reference"><a href="#_note-zdnet_uk" title="">[16]</a></sup></p>
<p><a name="Software_support" id="Software_support"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Software support">edit</a>]</span> <span class="mw-headline">Software support</span></h2>
<p>In order to allow more software to run on the Itanium, Intel supported the development of effective compilers for its platform, especially its own suite of compilers. <sup id="_ref-10" class="reference"><a href="#_note-10" title="">[17]</a></sup><sup id="_ref-11" class="reference"><a href="#_note-11" title="">[18]</a></sup> <a href="../../../g/n/u/GNU_Compiler_Collection_cfca.html" title="GNU Compiler Collection">GCC</a> is also able to produce machine code for Itanium. <sup id="_ref-12" class="reference"><a href="#_note-12" title="">[19]</a></sup><sup id="_ref-13" class="reference"><a href="#_note-13" title="">[20]</a></sup> As of early 2007, Itanium is supported by <a href="../../../w/i/n/Windows_Server_2003_6f0c.html" title="Windows Server 2003">Windows Server 2003</a>, multiple distributions of <a href="../../../l/i/n/Linux.html" title="Linux">Linux</a> (including <a href="../../../r/e/d/Red_hat.html" title="Red hat">RedHat</a> and Novell <a href="../../../s/u/s/SuSE_14d0.html" title="SuSE">SuSE</a>,) and <a href="../../../h/p/-/HP-UX_b1fd.html" title="HP-UX">HP-UX</a> and <a href="../../../o/p/e/OpenVMS_0d6e.html" title="OpenVMS">OpenVMS</a> from HP, all natively. It also supports mainframe environment <a href="../../../g/e/n/General_Comprehensive_Operating_System_c4a5.html" title="General Comprehensive Operating System">GCOS</a> from Groupe Bull and several <a href="../../../i/a/-/IA-32_c9a0.html" title="IA-32">IA-32</a> operating systems via <a href="../../../i/n/s/Instruction_Set_Simulator_b000.html" title="Instruction Set Simulator">Instruction Set Simulators</a>. According to the Itanium Solutions Alliance, as of early 2007 over 10,000 applications are available for Itanium based systems.<sup id="_ref-14" class="reference"><a href="#_note-14" title="">[21]</a></sup> The ISA also supports Gelato, an Open source community that ports and supports software for Itanium.<sup id="_ref-15" class="reference"><a href="#_note-15" title="">[22]</a></sup></p>
<p><a name="Competition" id="Competition"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Competition">edit</a>]</span> <span class="mw-headline">Competition</span></h2>
<p>The Itanium 2 competes in the <a href="../../../e/n/t/Enterprise_server.html" title="Enterprise server">enterprise server</a> market. Itanium's major competitors include <a href="../../../s/u/n/Sun_Microsystems_c3ed.html" title="Sun Microsystems">Sun Microsystems</a>' <a href="../../../u/l/t/UltraSPARC_T1_c53f.html" title="UltraSPARC T1">UltraSPARC T1</a> and <a href="../../../u/l/t/UltraSPARC_IV%2B_286c.html" title="UltraSPARC IV+">UltraSPARC IV+</a>, <a href="../../../i/b/m/IBM_cbf4.html" title="IBM">IBM</a>'s <a href="../../../p/o/w/POWER5_eb0c.html" title="POWER5">Power 5+</a>, <a href="../../../a/m/d/AMD_48af.html" title="AMD">AMD</a>'s <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a>, and Intel's own <a href="../../../x/e/o/Xeon.html" title="Xeon">Xeon</a> servers. In general, Itanium competes against Sun, IBM systems, and Opterons for running enterprise-class workloads on large, multi-processor servers in the back-end of corporate datacenters. It competes against Opteron and Xeon-based servers in smaller configurations and in cluster configurations.</p>
<p>Throughout its history, Itanium has had the best floating point performance relative to fixed-point performance of any general-purpose microprocessor. This capability is useful in <a href="../../../h/p/c/HPC_2f56.html" title="HPC">HPC</a> systems but is not needed for most enterprise server workloads. Sun's latest server-class microprocessor, the <a href="../../../u/l/t/UltraSPARC_T1_c53f.html" title="UltraSPARC T1">UltraSPARC T1</a> acknowledges this explicitly, with performance dramatically skewed toward the improvement of integer processing at the expense of floating point performance (eight integer cores share a single FPU). Thus Itanium and Sun appear to be addressing separate subsets of the market. By contrast, IBM's <a href="../../../c/e/l/Cell_microprocessor.html" title="Cell microprocessor">Cell microprocessor</a>, with a single general-purpose <a href="../../../p/o/w/POWER_c9c9.html" title="POWER">POWER</a> core controlling eight simpler cores optimized for floating point, may eventually compete against Itanium for floating-point workloads.</p>
<p><a name="Supercomputers" id="Supercomputers"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Supercomputers">edit</a>]</span> <span class="mw-headline">Supercomputers</span></h2>
<p>Two computers based on Itanium 2 appeared in the top 10 of the November 2006 list<sup id="_ref-16" class="reference"><a href="#_note-16" title="">[23]</a></sup> of the <a href="../../../t/o/p/TOP500_f88e.html" title="TOP500">TOP500</a> <a href="../../../s/u/p/Supercomputers.html" title="Supercomputers">supercomputers</a>:</p>
<ul>
<li>#7 Tera-10, Commissariat a l'Energie Atomique (CEA), France. Machine: Bull SMP Cluster, NovaScale 5160. CPU: 8,704 Itanium 2 (1.6 GHz). Connection: Quadrics <a href="../../../q/s/n/QsNet_II_d47f.html" title="QsNet II">QsNet II</a>. Main Memory: 26112 GB. Rmax: 52.9 Teraflops.<sup id="_ref-tera10_0" class="reference"><a href="#_note-tera10" title="">[24]</a></sup></li>
<li>#8 Columbia, NASA Ames Research Center United States <a href="../../../s/i/l/Silicon_Graphics_dada.html" title="Silicon Graphics">SGI</a> <a href="../../../a/l/t/Altix.html" title="Altix">Altix</a> 3700, CPU: 10160 Itanium 2 (1.5 GHz). Connection: Voltaire Infiniband Rmax: 51.8 Teraflops.<sup id="_ref-Columbia_0" class="reference"><a href="#_note-Columbia" title="">[25]</a></sup></li>
</ul>
<p>The best position ever achieved by an Itanium 2 based system in the list was #2, achieved in June 2004 when Thunder (LLNL) entered the list with an Rmax of 19.94 Teraflops. In November 2004 Columbia entered the list at #2 with 51.8 Teraflops.</p>
<p>The peak number of Itanium-based machines on the list occurred on the November 2004 list at 16.8%. In November 2006 the number is 7.0%</p>
<p><a name="Processors" id="Processors"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Processors">edit</a>]</span> <span class="mw-headline">Processors</span></h2>
<p><a name="Released_processors" id="Released_processors"></a></p>
<h3><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Released processors">edit</a>]</span> <span class="mw-headline">Released processors</span></h3>
<p>The Itanium processors show a steady progression in capability. Merced was a proof of concept. McKinley dramatically improved the memory hierarchy and allowed Itanium to become reasonably competitive. Madison, with the shift to a 130nm process, allowed for enough cache space to overcome the major performance bottlenecks. Montecito, with a 90nm process, allowed for a dual-core implemenation and a major improvment in performance per watt.</p>
<table class="wikitable">
<tr>
<th>Codename</th>
<th>process</th>
<th>released</th>
<th>Clock</th>
<th>L2 Cache</th>
<th>L3 Cache</th>
<th><a href="../../../f/r/o/Front_Side_Bus_5c67.html" title="Front Side Bus">Front Side<br />
Bus</a></th>
<th>dies/<br />
device</th>
<th>cores/<br />
die</th>
<th>watts/<br />
device</th>
<th>comments</th>
</tr>
<tr>
<td colspan="11"><b>Itanium</b></td>
</tr>
<tr>
<td rowspan="2" valign="top">Merced</td>
<td>180nm</td>
<td>June, 2001</td>
<td>733MHz</td>
<td>96KiB</td>
<td>3MiB*</td>
<td>133Mhz</td>
<td>1</td>
<td>1</td>
<td>?</td>
<td rowspan="2" valign="top">off-die L3 cache</td>
</tr>
<tr>
<td>180nm</td>
<td>June, 2001</td>
<td>900MHz</td>
<td>96KiB</td>
<td>4MiB*</td>
<td>133Mhz</td>
<td>1</td>
<td>1</td>
<td>?</td>
</tr>
<tr>
<td colspan="11"><b>Itanium 2</b></td>
</tr>
<tr>
<td rowspan="2" valign="top">McKinley</td>
<td>180nm</td>
<td>July 8, 2002</td>
<td>900MHz</td>
<td>256KiB</td>
<td>1.5MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td rowspan="2" valign="top">first HW support for branchlong</td>
</tr>
<tr>
<td>180nm</td>
<td>July 8, 2002</td>
<td>1GHz</td>
<td>256KiB</td>
<td>3MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
</tr>
<tr>
<td rowspan="6" valign="top">Madison</td>
<td>130nm</td>
<td>June 30, 2003</td>
<td>1.3GHz</td>
<td>256KiB</td>
<td>3MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>130nm</td>
<td>June 30, 2003</td>
<td>1.4GHz</td>
<td>256KiB</td>
<td>4MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>130nm</td>
<td>June 30, 2003</td>
<td>1.5GHz</td>
<td>256KiB</td>
<td>6MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>130nm</td>
<td>September 8, 2003</td>
<td>1.4GHz</td>
<td>256KiB</td>
<td>1.5MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>130nm</td>
<td>April, 2004</td>
<td>1.4GHz</td>
<td>256KiB</td>
<td>3MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>130nm</td>
<td>April, 2004</td>
<td>1.6GHz</td>
<td>256KiB</td>
<td>3MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>Deerfield</td>
<td>130nm</td>
<td>September 8,2003</td>
<td>1.0GHz</td>
<td>256KiB</td>
<td>1.5MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>62</td>
<td>Low voltage</td>
</tr>
<tr>
<td>Hondo</td>
<td>130nm</td>
<td>early 2004</td>
<td>1.1GHz</td>
<td>256KiBx2</td>
<td>4MiBx2</td>
<td>200Mhz</td>
<td>2</td>
<td>1</td>
<td>260</td>
<td>32Mib L4</td>
</tr>
<tr>
<td rowspan="2" valign="top">Fanwood</td>
<td>130nm</td>
<td>November 8, 2004</td>
<td>1.6GHz</td>
<td>256KiB</td>
<td>3MiB</td>
<td>266Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>130nm</td>
<td>November 8, 2004</td>
<td>1.3GHz</td>
<td>256KiB</td>
<td>3MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>62?</td>
<td>Low voltage</td>
</tr>
<tr>
<td rowspan="3" valign="top">Madison 9M</td>
<td>130nm</td>
<td>November 8, 2004</td>
<td>1.6GHz</td>
<td>256KiB</td>
<td>9MiB</td>
<td>200Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>130nm</td>
<td>July 18, 2005</td>
<td>1.67GHz</td>
<td>256KiB</td>
<td>6MiB</td>
<td>333Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td>130nm</td>
<td>July 18, 2005</td>
<td>1.67GHz</td>
<td>256KiB</td>
<td>9MiB</td>
<td>333Mhz</td>
<td>1</td>
<td>1</td>
<td>130</td>
<td></td>
</tr>
<tr>
<td rowspan="2" valign="top">Montecito</td>
<td>90nm</td>
<td>July 18, 2006</td>
<td>1.4GHz</td>
<td>256KiB+1MiB</td>
<td>12MiBx2</td>
<td>400Mhz</td>
<td>1</td>
<td>2</td>
<td>104</td>
<td rowspan="2" valign="top">Virtualization,<br />
Multithread</td>
</tr>
<tr>
<td>90nm</td>
<td>July 18, 2006</td>
<td>1.6GHz</td>
<td>256KiB+1MiB</td>
<td>12MiBx2</td>
<td>533Mhz</td>
<td>1</td>
<td>2</td>
<td>104</td>
</tr>
</table>
<p><a name="Future_processors" id="Future_processors"></a></p>
<h3><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Future processors">edit</a>]</span> <span class="mw-headline">Future processors</span></h3>
<table class="messagebox current">
<tr>
<td><a href="../../../c/u/r/Image%7ECurrent_event_marker.svg_4b62.html" class="image" title="Current event marker"><img src="../../../upload/shared/thumb/5/59/Current_event_marker.svg/60px-Current_event_marker.svg.png" alt="Current event marker" width="60" height="42" longdesc="../../../c/u/r/Image%7ECurrent_event_marker.svg_4b62.html" /></a></td>
<td><b>This article contains information about a scheduled or expected <a href="../../../f/u/t/Category%7EFuture_products_e7eb.html" title="Category:Future products">future product</a>.</b><br />
It may contain preliminary or speculative information, and may not reflect the final version of the product.</td>
</tr>
</table>
<p>The future of the Itanium family apparently lies in multi-core chips, based on available information about coming generations. the final products will most likely bear the <b>Itanium</b> brand, possibly as <i>Itanium 3</i> or perhaps just <i>Itanium 2</i>. As of March 2007, some information is known for the following:</p>
<ul>
<li><a href="../../../m/o/n/Montvale_%28processor%29.html" title="Montvale (processor)">Montvale</a> will be a revision of Montecito bringing higher clock speeds, larger caches, and a faster FSB. Release is expected in late 2007.<sup id="_ref-17" class="reference"><a href="#_note-17" title="">[26]</a></sup></li>
<li><a href="../../../t/u/k/Tukwila_%28processor%29.html" title="Tukwila (processor)">Tukwila</a>, the first <a href="../../../6/5/_/65_nanometer.html" title="65 nanometer">65 nanometer</a> design, is due in late 2008<sup id="_ref-18" class="reference"><a href="#_note-18" title="">[27]</a></sup>. Tukwila will have 4 cores, with each core being multithreaded. It will feature a new bus called <a href="../../../c/o/m/Common_System_Interface_3c84.html" title="Common System Interface">Common System Interface</a> and an on-die memory controller.</li>
<li>For <a href="../../../p/o/u/Poulson_%28processor%29.html" title="Poulson (processor)">Poulson</a>, few details are known other than the existence of the codename.</li>
</ul>
<p><a name="Timeline" id="Timeline"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: Timeline">edit</a>]</span> <span class="mw-headline">Timeline</span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:402px;"><a href="../../../i/t/a/Image%7EItanium_Sales_Forecasts.png_fc26.html" class="internal" title="Itanium Server Sales forecast history."><img src="../../../upload/shared/thumb/1/1c/Itanium_Sales_Forecasts.png/400px-Itanium_Sales_Forecasts.png" alt="Itanium Server Sales forecast history." width="400" height="222" longdesc="../../../i/t/a/Image%7EItanium_Sales_Forecasts.png_fc26.html" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a href="../../../i/t/a/Image%7EItanium_Sales_Forecasts.png_fc26.html" class="internal" title="Enlarge"><img src="../../../skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Itanium Server Sales forecast history.</div>
</div>
</div>
<ul>
<li><b>1989:</b>
<ul>
<li>HP begins investigating EPIC<sup id="_ref-HP_Labs_1" class="reference"><a href="#_note-HP_Labs" title="">[1]</a></sup></li>
</ul>
</li>
<li><b>1994:</b>
<ul>
<li>HP and Intel annouce partnership</li>
</ul>
</li>
<li><b>1997</b>
<ul>
<li>June: <a href="../../../i/n/t/International_Data_Corporation_adfa.html" title="International Data Corporation">IDC</a> predicts IA-64 systems sales will reach $38BN/yr by 2001<sup id="_ref-IDC_chart_0" class="reference"><a href="#_note-IDC_chart" title="">[28]</a></sup></li>
<li>October: <a href="../../../d/e/l/Dell.html" title="Dell">Dell</a> announces it will use IA-64<sup id="_ref-19" class="reference"><a href="#_note-19" title="">[29]</a></sup></li>
</ul>
</li>
<li><b>1998</b>
<ul>
<li>June: IDC predicts IA-64 systems sales will reach $30Bn/yr by 2001<sup id="_ref-IDC_chart_1" class="reference"><a href="#_note-IDC_chart" title="">[28]</a></sup></li>
<li>IBM announces it will build IA-64 machines<sup id="_ref-20" class="reference"><a href="#_note-20" title="">[30]</a></sup></li>
<li>October: <a href="../../../p/r/o/Project_Monterey_8084.html" title="Project Monterey">Project Monterey</a> is formed to create a common <a href="../../../u/n/i/UNIX_1539.html" title="UNIX">UNIX</a> for IA-64</li>
</ul>
</li>
<li><b>1999:</b>
<ul>
<li>February: <a href="../../../p/r/o/Project_Trillian_9b7e.html" title="Project Trillian">Project Trillian</a> is formed to create port <a href="../../../l/i/n/Linux.html" title="Linux">Linux</a> to IA-64</li>
<li>August: IDC predicts IA-64 systems sales will reach $25Bn/yr by 2002<sup id="_ref-IDC_chart_2" class="reference"><a href="#_note-IDC_chart" title="">[28]</a></sup></li>
<li>October: Intel Announces the <i>Itanium</i> name.</li>
<li>October: the term <i>Itanic</i> is first used</li>
</ul>
</li>
<li><b>2000:</b>
<ul>
<li>February: <a href="../../../p/r/o/Project_Trillian_9b7e.html" title="Project Trillian">Project Trillian</a> delivers source code</li>
<li>June: IDC predicts Itanium systems sales will reach $25Bn/yr by 2003<sup id="_ref-IDC_chart_3" class="reference"><a href="#_note-IDC_chart" title="">[28]</a></sup></li>
</ul>
</li>
<li><b>2001:</b>
<ul>
<li>June: IDC predicts Itanium systems sales will reach $15Bn/yr by 2004<sup id="_ref-IDC_chart_4" class="reference"><a href="#_note-IDC_chart" title="">[28]</a></sup></li>
<li>June: <a href="../../../p/r/o/Project_Monterey_8084.html" title="Project Monterey">Project Monterey</a> dies</li>
<li>July: Itanium is released</li>
<li>October: IDC predicts Itanium systems sales will reach $12Bn/yr by the end of 2004<sup id="_ref-IDC_chart_5" class="reference"><a href="#_note-IDC_chart" title="">[28]</a></sup></li>
<li>November: IBM's 320-processor Titan NOW Cluster at <a href="../../../n/a/t/National_Center_for_Supercomputing_Applications_e057.html" title="National Center for Supercomputing Applications">National Center for Supercomputing Applicationsis</a> listed on the <a href="../../../t/o/p/TOP500_f88e.html" title="TOP500">TOP500</a> list at position #34.<sup id="_ref-21" class="reference"><a href="#_note-21" title="">[31]</a></sup></li>
</ul>
</li>
<li><b>2002:</b>
<ul>
<li>March: IDC predicts Itanium systems sales will reach $5Bn/yr by end 2004<sup id="_ref-IDC_chart_6" class="reference"><a href="#_note-IDC_chart" title="">[28]</a></sup></li>
<li>June:Itanium 2 is released</li>
</ul>
</li>
<li><b>2003:</b>
<ul>
<li>April: IDC predicts Itanium systems sales will reach $9Bn/yr by end 2007<sup id="_ref-IDC_chart_7" class="reference"><a href="#_note-IDC_chart" title="">[28]</a></sup></li>
<li>April: AMD releases <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a>, a competing 64-bit microprocessor</li>
<li>June: Intel releases the "Madison" Itanium 2</li>
</ul>
</li>
<li><b>2004:</b>
<ul>
<li>June: Intel releases a 64-bit <a href="../../../x/e/o/Xeon.html" title="Xeon">Xeon</a></li>
<li>June: <i>Thunder</i>, a system at <a href="../../../l/a/w/Lawrence_Livermore_National_Laboratory_d3fb.html" title="Lawrence Livermore National Laboratory">LLNL</a> with 4096 Itanium 2 processors, is listed on on the <a href="../../../t/o/p/TOP500_f88e.html" title="TOP500">TOP500</a> list at position #2.<sup id="_ref-22" class="reference"><a href="#_note-22" title="">[32]</a></sup></li>
<li>November: <i><a href="../../../c/o/l/Columbia_%28supercomputer%29.html" title="Columbia (supercomputer)">Columbia</a></i>, an <a href="../../../s/i/l/Silicon_Graphics_dada.html" title="Silicon Graphics">SGI</a> <a href="../../../a/l/t/Altix.html" title="Altix">Altix</a> 3700 with 10160 Itanium 2 processors at NASA Ames Research Center, is listed on the <a href="../../../t/o/p/TOP500_f88e.html" title="TOP500">TOP500</a> list at position #2.<sup id="_ref-Columbia_1" class="reference"><a href="#_note-Columbia" title="">[25]</a></sup></li>
<li>December: Itanium system sales for 2004 reach $1.4Bn</li>
</ul>
</li>
<li><b>2005:</b>
<ul>
<li>January:HP ports <a href="../../../o/p/e/OpenVMS_0d6e.html" title="OpenVMS">OpenVMS</a> to Itanium<sup id="_ref-23" class="reference"><a href="#_note-23" title="">[33]</a></sup></li>
<li>February: IBM server design drops Itanium support<sup id="_ref-24" class="reference"><a href="#_note-24" title="">[34]</a></sup><sup id="_ref-zdnet_uk_1" class="reference"><a href="#_note-zdnet_uk" title="">[16]</a></sup></li>
<li>June: An Itanium 2 sets a record <a href="../../../s/p/e/SPECfp_048d.html" title="SPECfp">SPECfp</a>2000 result of 2,801<sup id="_ref-25" class="reference"><a href="#_note-25" title="">[35]</a></sup> in a <a href="../../../h/i/t/Hitachi%2C_Ltd._0160.html" title="Hitachi, Ltd.">Hitachi, Ltd.</a> <a href="../../../c/o/m/Computing_blade.html" title="Computing blade">Computing blade</a>.</li>
<li>September:Itanium Solutions Alliance is formed<sup id="_ref-26" class="reference"><a href="#_note-26" title="">[36]</a></sup></li>
<li>September: Dell exits the Itanium business<sup id="_ref-27" class="reference"><a href="#_note-27" title="">[37]</a></sup></li>
<li>October: Itanium server sales reach $619M/quarter in the third quarter.</li>
<li>October: Intel announces one-year delays for Montecito, Montvale, and Tukwila<sup id="_ref-28" class="reference"><a href="#_note-28" title="">[38]</a></sup></li>
</ul>
</li>
<li><b>2006:</b>
<ul>
<li>January: Itanium Solutions Alliance announces a $10Bn collective investment in Itanium by 2010</li>
<li>February: IDC predicts Itanium systems sales will reach $6.6Bn/yr by 2009<sup id="_ref-29" class="reference"><a href="#_note-29" title="">[39]</a></sup><sup id="_ref-30" class="reference"><a href="#_note-30" title="">[40]</a></sup><sup id="_ref-31" class="reference"><a href="#_note-31" title="">[41]</a></sup></li>
<li>June: Intel releases the dual-core "Montecito" Itanium 2<sup id="_ref-32" class="reference"><a href="#_note-32" title="">[42]</a></sup></li>
</ul>
</li>
</ul>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small" style="-moz-column-count:2; column-count:2};">
<ol class="references">
<li id="_note-HP_Labs">^ <a href="#_ref-HP_Labs_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-HP_Labs_1" title=""><sup><i><b>b</b></i></sup></a> <a href="http://www.hpl.hp.com/news/2001/apr-jun/itanium.html" class="external text" title="http://www.hpl.hp.com/news/2001/apr-jun/itanium.html" rel="nofollow">Inventing Itanium: How HP Labs Helped Create the Next-Generation Chip Architecture</a>. <i>HP Labs</i> (June 2001). Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_23.html" title="March 23">03-23</a>.</li>
<li id="_note-anand"><b><a href="#_ref-anand_0" title="">^</a></b> De Gelas, Johan (November 9th, 2005). <a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2598" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2598" rel="nofollow">Itanium-Is there light at the end of the tunnel?</a>. <i>AnandTech</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_23.html" title="March 23">03-23</a>.</li>
<li id="_note-geek1"><b><a href="#_ref-geek1_0" title="">^</a></b> Hodgin, Rick (6/4-8/2001). <a href="http://www.geek.com/procspec/features/itanium/" class="external text" title="http://www.geek.com/procspec/features/itanium/" rel="nofollow">Intel's Itanium</a>. <i>geek.com</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_24.html" title="March 24">03-24</a>.</li>
<li id="_note-0"><b><a href="#_ref-0" title="">^</a></b> <a href="http://www.domain-b.com/companies/companies_i/intel/19991006itanium.html" class="external text" title="http://www.domain-b.com/companies/companies_i/intel/19991006itanium.html" rel="nofollow">Intel announces Itanium</a>. <i>domain-b.com</i> (6 October 1999). Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_28.html" title="March 28">03-28</a>.</li>
<li id="_note-1"><b><a href="#_ref-1" title="">^</a></b> <a href="http://groups.google.com/group/comp.sys.mac.advocacy/browse_thread/thread/52238e697177fa52/1d3f87d07be3797f#1d3f87d07be3797f" class="external text" title="http://groups.google.com/group/comp.sys.mac.advocacy/browse_thread/thread/52238e697177fa52/1d3f87d07be3797f#1d3f87d07be3797f" rel="nofollow">archived USNET post</a></li>
<li id="_note-2"><b><a href="#_ref-2" title="">^</a></b> Magee, Mike (29th October 1999). <a href="http://www.theregister.com/1999/10/29/intel_execs_outline_y2k_chip" class="external text" title="http://www.theregister.com/1999/10/29/intel_execs_outline_y2k_chip" rel="nofollow">Intel execs outline Y2K chip futures</a>. <i>The Register</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_24.html" title="March 24">03-24</a>.</li>
<li id="_note-3"><b><a href="#_ref-3" title="">^</a></b> Berlind, David (November 30, 2001). <a href="http://techupdate.zdnet.com/techupdate/stories/main/0,14179,2828684,00.html" class="external text" title="http://techupdate.zdnet.com/techupdate/stories/main/0,14179,2828684,00.html" rel="nofollow">Interpreting McNealy's lexicon</a>. <i>ZDNet Tech Update</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-4"><b><a href="#_ref-4" title="">^</a></b> Demerjian, Charlie (18 July 2006). <a href="http://www.theinquirer.net/default.aspx?article=33115" class="external text" title="http://www.theinquirer.net/default.aspx?article=33115" rel="nofollow">Itanic shell game continues</a>. <i><a href="../../../t/h/e/The_Inquirer_aea9.html" title="The Inquirer">The Inquirer</a></i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-5"><b><a href="#_ref-5" title="">^</a></b> Shankland, Stephen (December 7, 2005). <a href="http://news.zdnet.com/2100-9584_22-5984747.html" class="external text" title="http://news.zdnet.com/2100-9584_22-5984747.html" rel="nofollow">Itanium: A cautionary tale</a>. <i>ZDNet News</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_17.html" title="March 17">03-17</a>.</li>
<li id="_note-CSI"><b><a href="#_ref-CSI_0" title="">^</a></b> Merritt, Rick (Mar. 02, 2005). <a href="http://www.techbuilder.org/news/60404730" class="external text" title="http://www.techbuilder.org/news/60404730" rel="nofollow">Intel preps HyperTransport competitor for Xeon, Itanium CPUs</a>. <i>techbuilder.org</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_31.html" title="March 31">03-31</a>.</li>
<li id="_note-6"><b><a href="#_ref-6" title="">^</a></b> <a href="http://developer.intel.com/design/itanium/manuals.htm" class="external text" title="http://developer.intel.com/design/itanium/manuals.htm" rel="nofollow">Intel Itanium Developer Manuals</a></li>
<li id="_note-7"><b><a href="#_ref-7" title="">^</a></b> <a href="http://www.intel.com/products/processor/itanium2/index.htm" class="external text" title="http://www.intel.com/products/processor/itanium2/index.htm" rel="nofollow">Intel product announcement</a></li>
<li id="_note-8"><b><a href="#_ref-8" title="">^</a></b> <a href="../../../a/s/h/Ashlee_Vance_18b3.html" title="Ashlee Vance">Vance, Ashlee</a> (June 1, 2006). <a href="http://www.theregister.co.uk/2006/06/01/itanic_q1_gartner/" class="external text" title="http://www.theregister.co.uk/2006/06/01/itanic_q1_gartner/" rel="nofollow">HP grabs 90 per cent of 'industry standard' Itanic market</a>. <i><a href="../../../t/h/e/The_Register_1954.html" title="The Register">The Register</a></i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../j/a/n/January_28.html" title="January 28">01-28</a>.</li>
<li id="_note-ISA"><b><a href="#_ref-ISA_0" title="">^</a></b> <a href="http://www.itaniumsolutionsalliance.org" class="external text" title="http://www.itaniumsolutionsalliance.org" rel="nofollow">Itanium Solutions Alliance</a></li>
<li id="_note-9"><b><a href="#_ref-9" title="">^</a></b> <a href="https://www.itaniumsolutionsalliance.org/news/pr/view?item_key=e30f62bc7770a22d9d95e4d267ed1a63a1a803b5" class="external text" title="https://www.itaniumsolutionsalliance.org/news/pr/view?item_key=e30f62bc7770a22d9d95e4d267ed1a63a1a803b5" rel="nofollow">ISA press release</a></li>
<li id="_note-zdnet_uk">^ <a href="#_ref-zdnet_uk_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-zdnet_uk_1" title=""><sup><i><b>b</b></i></sup></a> Shankland, Stephen (28 Feb 2005). <a href="http://news.zdnet.co.uk/hardware/0,1000000091,39189451,00.htm" class="external text" title="http://news.zdnet.co.uk/hardware/0,1000000091,39189451,00.htm" rel="nofollow">Itanium dealt another blow</a>. <i>ZDNet.co.uk</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_24.html" title="March 24">03-24</a>.</li>
<li id="_note-10"><b><a href="#_ref-10" title="">^</a></b> <a href="http://www.gamasutra.com/newswire/bit_blasts/20001108/index4.htm" class="external text" title="http://www.gamasutra.com/newswire/bit_blasts/20001108/index4.htm" rel="nofollow">Intel Compiler press release</a></li>
<li id="_note-11"><b><a href="#_ref-11" title="">^</a></b> <a href="http://www.intel.com/cd/software/products/asmo-na/eng/compilers/284132.htm" class="external text" title="http://www.intel.com/cd/software/products/asmo-na/eng/compilers/284132.htm" rel="nofollow">Intel Compilers</a></li>
<li id="_note-12"><b><a href="#_ref-12" title="">^</a></b> <a href="http://gcc.gelato.org/" class="external text" title="http://gcc.gelato.org/" rel="nofollow">Gelato GCC Wiki</a></li>
<li id="_note-13"><b><a href="#_ref-13" title="">^</a></b> <a href="http://gcc.gnu.org/install/specific.html#ia64-x-linux" class="external text" title="http://gcc.gnu.org/install/specific.html#ia64-x-linux" rel="nofollow">Documentation at GNU.org</a></li>
<li id="_note-14"><b><a href="#_ref-14" title="">^</a></b> <a href="http://www.itaniumsolutionsalliance.org/news/pr/view?item_key=552ec8a61793dfe35eb530ce4d598fd9946e4b87" class="external text" title="http://www.itaniumsolutionsalliance.org/news/pr/view?item_key=552ec8a61793dfe35eb530ce4d598fd9946e4b87" rel="nofollow">ISA press release</a></li>
<li id="_note-15"><b><a href="#_ref-15" title="">^</a></b> <a href="http://www.gelato.org/" class="external text" title="http://www.gelato.org/" rel="nofollow">Gelato Developing for Linux on Itanium</a></li>
<li id="_note-16"><b><a href="#_ref-16" title="">^</a></b> <a href="http://www.top500.org/lists/2006/11" class="external text" title="http://www.top500.org/lists/2006/11" rel="nofollow">November 2006 Top500 list</a></li>
<li id="_note-tera10"><b><a href="#_ref-tera10_0" title="">^</a></b> <a href="http://www.top500.org/system/ranking/8237" class="external text" title="http://www.top500.org/system/ranking/8237" rel="nofollow">Tera-10 at TOP500</a></li>
<li id="_note-Columbia">^ <a href="#_ref-Columbia_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-Columbia_1" title=""><sup><i><b>b</b></i></sup></a> <a href="http://www.top500.org/system/ranking/7288" class="external text" title="http://www.top500.org/system/ranking/7288" rel="nofollow">Columbia at TOP500</a></li>
<li id="_note-17"><b><a href="#_ref-17" title="">^</a></b> <a href="http://www.theinquirer.org/default.aspx?article=35730" class="external text" title="http://www.theinquirer.org/default.aspx?article=35730" rel="nofollow">Intel Montvale slated for Q4 2007</a> (<a href="../../../n/o/v/November_14.html" title="November 14">November 14</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a>).</li>
<li id="_note-18"><b><a href="#_ref-18" title="">^</a></b> Goodwins, Rupert (26 Feb 2007). <a href="http://news.zdnet.co.uk/emergingtech/0,1000000183,39286049-1,00.htm?r=2" class="external text" title="http://news.zdnet.co.uk/emergingtech/0,1000000183,39286049-1,00.htm?r=2" rel="nofollow">The Big Interview: Pat Gelsinger</a>. <i>ZDNet UK</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-IDC_chart">^ <a href="#_ref-IDC_chart_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-IDC_chart_1" title=""><sup><i><b>b</b></i></sup></a> <a href="#_ref-IDC_chart_2" title=""><sup><i><b>c</b></i></sup></a> <a href="#_ref-IDC_chart_3" title=""><sup><i><b>d</b></i></sup></a> <a href="#_ref-IDC_chart_4" title=""><sup><i><b>e</b></i></sup></a> <a href="#_ref-IDC_chart_5" title=""><sup><i><b>f</b></i></sup></a> <a href="#_ref-IDC_chart_6" title=""><sup><i><b>g</b></i></sup></a> <a href="#_ref-IDC_chart_7" title=""><sup><i><b>h</b></i></sup></a> <a href="http://news.com.com/2300-1006_3-5873647-1.html" class="external text" title="http://news.com.com/2300-1006_3-5873647-1.html" rel="nofollow">Mining Itanium</a>. <i>CNet News</i> (December 7, 2005). Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-19"><b><a href="#_ref-19" title="">^</a></b> <a href="http://www.hpcwire.com/hpc-bin/artread.pl?direction=Current&amp;articlenumber=12123" class="external text" title="http://www.hpcwire.com/hpc-bin/artread.pl?direction=Current&amp;articlenumber=12123" rel="nofollow">Dell to Integrate Merced</a>. <i>HPCWire</i> (October 17, 1997). Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-20"><b><a href="#_ref-20" title="">^</a></b> <a href="http://www-03.ibm.com/press/us/en/pressrelease/2478.wss" class="external text" title="http://www-03.ibm.com/press/us/en/pressrelease/2478.wss" rel="nofollow">IBM Previews Technology Blueprint For Netfinity Server Line</a>. <i>IBM</i> (09 Sep 1998). Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-21"><b><a href="#_ref-21" title="">^</a></b> <a href="http://www.top500.org/system/ranking/5597" class="external text" title="http://www.top500.org/system/ranking/5597" rel="nofollow">Titan NOW at TOP500</a></li>
<li id="_note-22"><b><a href="#_ref-22" title="">^</a></b> <a href="http://www.top500.org/system/ranking/6762" class="external text" title="http://www.top500.org/system/ranking/6762" rel="nofollow">Thunder at TOP500</a></li>
<li id="_note-23"><b><a href="#_ref-23" title="">^</a></b> Morgan, Timothy (July 6, 2005). <a href="http://www.itjungle.com/breaking/bn070605-story01.html" class="external text" title="http://www.itjungle.com/breaking/bn070605-story01.html" rel="nofollow">HP Ramps Up OpenVMS on Integrity Servers</a>. <i>ITJungle.com</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_29.html" title="March 29">03-29</a>.</li>
<li id="_note-24"><b><a href="#_ref-24" title="">^</a></b> <a href="http://articles.techrepublic.com.com/5100-1035_11-5590270.html" class="external text" title="http://articles.techrepublic.com.com/5100-1035_11-5590270.html" rel="nofollow">IBM server design drops Itanium support</a>. <i>Techrepublic.com</i> (February 25, 2005). Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-25"><b><a href="#_ref-25" title="">^</a></b> <a href="http://www.spec.org/cpu2000/results/res2005q3/cpu2000-20050628-04342.html" class="external text" title="http://www.spec.org/cpu2000/results/res2005q3/cpu2000-20050628-04342.html" rel="nofollow">Result submitted to SPEC on June 13, 2005 by Hitachi</a></li>
<li id="_note-26"><b><a href="#_ref-26" title="">^</a></b> <a href="http://www.byteandswitch.com/document.asp?doc_id=81342" class="external text" title="http://www.byteandswitch.com/document.asp?doc_id=81342" rel="nofollow">Itanium Solutions Alliance Formed</a>. <i>Byte and Switch</i> (September 26, 2005). Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_24.html" title="March 24">03-24</a>.</li>
<li id="_note-27"><b><a href="#_ref-27" title="">^</a></b> Shankland, Stephen (September 15, 2005). <a href="http://news.com.com/Dell+shuttering+Itanium+server+business/2100-1006_3-5867239.html" class="external text" title="http://news.com.com/Dell+shuttering+Itanium+server+business/2100-1006_3-5867239.html" rel="nofollow">Dell shuttering Itanium server business</a>. <i>CNET News.com</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-28"><b><a href="#_ref-28" title="">^</a></b> Shankland, Stephen (October 24, 2005). <a href="http://news.zdnet.com/2100-9584_22-5911316.html?tag=nl" class="external text" title="http://news.zdnet.com/2100-9584_22-5911316.html?tag=nl" rel="nofollow">Intel pushes back Itanium chips, revamps Xeon</a>. <i>ZDNet News</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_17.html" title="March 17">03-17</a>.</li>
<li id="_note-29"><b><a href="#_ref-29" title="">^</a></b> Bailey, Michelle, et.al. (February 2006). <a href="http://www.itaniumsolutionsalliance.org/news/whitepapers_brochures/34842.pdf" class="external text" title="http://www.itaniumsolutionsalliance.org/news/whitepapers_brochures/34842.pdf" rel="nofollow">Customer Perceptions of the Future of Itanium</a>. <i>IDC</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_22.html" title="March 22">03-22</a>.</li>
<li id="_note-30"><b><a href="#_ref-30" title="">^</a></b> Johnston, Stuart (February 23, 2006). <a href="http://entmag.com/news/article.asp?EditorialsID=7200" class="external text" title="http://entmag.com/news/article.asp?EditorialsID=7200" rel="nofollow">IDC: Itanium 2 Poised for Takeoff</a>. <i>ENT News</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_21.html" title="March 21">03-21</a>.</li>
<li id="_note-31"><b><a href="#_ref-31" title="">^</a></b> Shankland, Stephen (February 14, 2006). <a href="http://news.com.com/Analyst+firm+offers+rosy+view+of+Itanium/2100-1006_3-6038932.html" class="external text" title="http://news.com.com/Analyst+firm+offers+rosy+view+of+Itanium/2100-1006_3-6038932.html" rel="nofollow">Analyst firm offers rosy view of Itanium</a>. <i>CNet News</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_20.html" title="March 20">03-20</a>.</li>
<li id="_note-32"><b><a href="#_ref-32" title="">^</a></b> Preimesberger, Chris (July 19, 2006). <a href="http://www.eweek.com/article2/0,1759,1990766,00.asp" class="external text" title="http://www.eweek.com/article2/0,1759,1990766,00.asp" rel="nofollow">Is 'Montecito' Intel's Second Chance for Itanium?</a>. <i><a href="../../../e/w/e/EWeek_cf1d.html" title="EWeek">eWeek</a></i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_23.html" title="March 23">03-23</a>.</li>
</ol>
</div>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.cpu-collection.de/?l0=i&amp;i=2179&amp;n=1&amp;sd=1" class="external text" title="http://www.cpu-collection.de/?l0=i&amp;i=2179&amp;n=1&amp;sd=1" rel="nofollow">Intel Itanium opened cartridge processor images at cpu-collection.de</a></li>
<li><a href="http://balusc.xs4all.nl/srv/har-cpu-int-ita.php" class="external text" title="http://balusc.xs4all.nl/srv/har-cpu-int-ita.php" rel="nofollow">Intel Itanium technical specifications (out of date, but interesting)</a></li>
<li><a href="http://www.gelato.unsw.edu.au/IA64wiki/ItaniumInternals" class="external text" title="http://www.gelato.unsw.edu.au/IA64wiki/ItaniumInternals" rel="nofollow">Some undocumented Itanium 2 microarchitectural information</a></li>
<li><a href="http://cern.ch/sverre/IA64_1.pdf" class="external text" title="http://cern.ch/sverre/IA64_1.pdf" rel="nofollow">IA-64 tutorial, including code examples</a></li>
</ul>
<p><br clear="all" /></p>
<center>
<table class="wikitable">
<tr>
<td align="center"><b>Intel processors</b> (<i>italics</i> indicate non-<a href="../../../x/8/6/X86_architecture.html" title="X86 architecture">x86</a> processors)
<p><i><a href="../../../i/n/t/Intel_4004.html" title="Intel 4004">4004</a></i> | <i><a href="../../../i/n/t/Intel_4040.html" title="Intel 4040">4040</a></i> | <i><a href="../../../i/n/t/Intel_8008.html" title="Intel 8008">8008</a></i> | <i><a href="../../../i/n/t/Intel_8080.html" title="Intel 8080">8080</a></i> | <i><a href="../../../i/n/t/Intel_8085.html" title="Intel 8085">8085</a></i> | <a href="../../../i/n/t/Intel_8086.html" title="Intel 8086">8086</a> | <a href="../../../i/n/t/Intel_8088.html" title="Intel 8088">8088</a> | <i><a href="../../../i/n/t/Intel_iAPX_432_7e69.html" title="Intel iAPX 432">iAPX 432</a></i> | <a href="../../../i/n/t/Intel_80186.html" title="Intel 80186">80186</a> | <a href="../../../i/n/t/Intel_80188.html" title="Intel 80188">80188</a> | <a href="../../../i/n/t/Intel_80286.html" title="Intel 80286">80286</a> | <a href="../../../i/n/t/Intel_80386.html" title="Intel 80386">80386</a> | <a href="../../../i/n/t/Intel_80486.html" title="Intel 80486">80486</a> | <i><a href="../../../i/n/t/Intel_i860.html" title="Intel i860">i860</a></i> | <i><a href="../../../i/n/t/Intel_i960.html" title="Intel i960">i960</a></i> | <a href="../../../p/e/n/Pentium.html" title="Pentium">Pentium</a> | <a href="../../../p/e/n/Pentium_Pro_4069.html" title="Pentium Pro">Pentium Pro</a> | <a href="../../../p/e/n/Pentium_II_de8e.html" title="Pentium II">Pentium II</a> | <a href="../../../c/e/l/Celeron.html" title="Celeron">Celeron</a> | <a href="../../../p/e/n/Pentium_III_cb74.html" title="Pentium III">Pentium III</a> | <i><a href="../../../i/n/t/Intel_XScale_eda0.html" title="Intel XScale">XScale</a></i> | <a href="../../../p/e/n/Pentium_4.html" title="Pentium 4">Pentium 4</a> | <a href="../../../p/e/n/Pentium_M_00ee.html" title="Pentium M">Pentium M</a> | <a href="../../../p/e/n/Pentium_D_f9d6.html" title="Pentium D">Pentium D</a> | <a href="../../../p/e/n/Pentium_Extreme_Edition_f63a.html" title="Pentium Extreme Edition">Pentium Extreme Edition</a> | <a href="../../../i/n/t/Intel_Pentium_Dual_Core_ec75.html" title="Intel Pentium Dual Core">Pentium Dual Core</a> | <a href="../../../p/e/n/Pentium_E_423e.html" title="Pentium E">Pentium E</a> | <a href="../../../x/e/o/Xeon.html" title="Xeon">Xeon</a> | <a href="../../../i/n/t/Intel_Core_aecf.html" title="Intel Core">Core</a> | <a href="../../../i/n/t/Intel_Core_2_9be8.html" title="Intel Core 2">Core 2</a> | <i><a href="../../../i/t/a/Itanium.html" title="Itanium">Itanium</a></i> | <i><a href="../../../i/t/a/Itanium_2.html" title="Itanium 2">Itanium 2</a></i></p>
<p><a href="../../../l/i/s/List_of_Intel_microprocessors_aca1.html" title="List of Intel microprocessors">List of Intel microprocessors</a> | <a href="../../../l/i/s/List_of_CPU_sockets_3ab6.html#List_of_sockets_with_Intel_CPUs" title="List of CPU sockets">List of Intel CPU slots and sockets</a></p>
</td>
</tr>
</table>
</center>
<p><br />
[[Category:Intel]] [[Category:Microprocessors]] [[Category:Instruction processing]] [[Category:Upcoming_chips]]</p>

<!-- 
Pre-expand include size: 101976 bytes
Post-expand include size: 26466 bytes
Template argument size: 24885 bytes
Maximum: 2048000 bytes
-->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org../../../a/r/c/User%7EArch_dude_Workspace_b01d.html">http://en.wikipedia.org../../../a/r/c/User%7EArch_dude_Workspace_b01d.html</a>"</div>
	    <div id="catlinks"><p class='catlinks'><a href="../../../c/a/t/Special%7ECategories_101d.html" title="Special:Categories">Category</a>: <span dir='ltr'><a href="../../../f/u/t/Category%7EFuture_products_e7eb.html" title="Category:Future products">Future products</a></span></p></div>	    <!-- end content -->
	    <div class="visualClear"></div>
	  </div>
	</div>
      </div>
      <div id="column-one">
	<div id="p-cactions" class="portlet">
	  <h5>Views</h5>
	  <ul>
	    <li id="ca-nstab-user"
	       class="selected"	       ><a href="../../../a/r/c/User%7EArch_dude_Workspace_b01d.html">User page</a></li><li id="ca-talk"
	       	       ><a href="../../../a/r/c/User_talk%7EArch_dude_Workspace_ba37.html">Discussion</a></li><li id="ca-current"
	       	       ><a href="http://en.wikipedia.org/wiki/User:Arch_dude/Workspace">Current revision</a></li>	  </ul>
	</div>
	<div class="portlet" id="p-logo">
	  <a style="background-image: url(../../../images/wiki-en.png);"
	    href="../../../index.html"
	    title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
	  <h5>Navigation</h5>
	  <div class='pBody'>
	    <ul>
	    	      <li id="n-Main-page"><a href="../../../index.html">Main page</a></li>
	     	      <li id="n-Contents"><a href="../../../c/o/n/Wikipedia%7EContents_3181.html">Contents</a></li>
	     	      <li id="n-Featured-content"><a href="../../../f/e/a/Wikipedia%7EFeatured_content_24ba.html">Featured content</a></li>
	     	      <li id="n-currentevents"><a href="../../../c/u/r/Portal%7ECurrent_events_bb60.html">Current events</a></li>
	     	    </ul>
	  </div>
	</div>
		<div class='portlet' id='p-interaction'>
	  <h5>interaction</h5>
	  <div class='pBody'>
	    <ul>
	    	      <li id="n-About-Wikipedia"><a href="../../../a/b/o/Wikipedia%7EAbout_8d82.html">About Wikipedia</a></li>
	     	      <li id="n-portal"><a href="../../../c/o/m/Wikipedia%7ECommunity_Portal_6a3c.html">Community portal</a></li>
	     	      <li id="n-contact"><a href="../../../c/o/n/Wikipedia%7EContact_us_afd6.html">Contact us</a></li>
	     	      <li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Fundraising">Make a donation</a></li>
	     	      <li id="n-help"><a href="../../../c/o/n/Help%7EContents_22de.html">Help</a></li>
	     	    </ul>
	  </div>
	</div>
		<div id="p-search" class="portlet">
	  <h5><label for="searchInput">Search</label></h5>
	  <div id="searchBody" class="pBody">
	    <form action="javascript:goToStatic(3)" id="searchform"><div>
	      <input id="searchInput" name="search" type="text"
	        accesskey="f" value="" />
	      <input type='submit' name="go" class="searchButton" id="searchGoButton"
	        value="Go" />
	    </div></form>
	  </div>
	</div>
	      </div><!-- end of the left (by default at least) column -->
      <div class="visualClear"></div>
      <div id="footer">
    <div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="../../../skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>	<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="../../../images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>	<ul id="f-list">
	  	  	  <li id="f-credits">This page was last modified 01:05, 1 April 2007 by Wikipedia user <a href="../../../a/r/c/User%7EArch_dude_3aef.html" title="User:Arch dude">Arch dude</a>. Based on work by Wikipedia user(s) <a href="../../../s/c/h/User%7ESchmuckyTheCat_0da1.html" title="User:SchmuckyTheCat">SchmuckyTheCat</a> and Anonymous user(s) of Wikipedia.</li>	  <li id="f-copyright">All text is available under the terms of the <a class='internal' href="../../../t/e/x/Wikipedia%7EText_of_the_GNU_Free_Documentation_License_702a.html" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="../../../c/o/p/Wikipedia%7ECopyrights_92c4.html" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc</a>., a US-registered <a class='internal' href="../../../5/0/1/501%28c%29.html#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="../../../n/o/n/Non-profit_organization.html" title="Non-profit organization">nonprofit</a> <a href="../../../c/h/a/Charitable_organization.html" title="Charitable organization">charity</a>.<br /></li>	  <li id="f-about"><a href="../../../a/b/o/Wikipedia%7EAbout_8d82.html" title="Wikipedia:About">About Wikipedia</a></li>	  <li id="f-disclaimer"><a href="../../../g/e/n/Wikipedia%7EGeneral_disclaimer_3e44.html" title="Wikipedia:General disclaimer">Disclaimers</a></li>	  	</ul>
      </div>
    </div>
  </body>
</html>
