\hypertarget{group__RCCEx__USART2__Clock__Source}{}\doxysection{USART2 Clock Source}
\label{group__RCCEx__USART2__Clock__Source}\index{USART2 Clock Source@{USART2 Clock Source}}
Collaboration diagram for USART2 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__USART2__Clock__Source_gab289cffbef2f41c7df1866d7da23e8ec}\label{group__RCCEx__USART2__Clock__Source_gab289cffbef2f41c7df1866d7da23e8ec}} 
\#define {\bfseries RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__USART2__Clock__Source_gab06c008b4b6015e3a13fbbdbfe8d0121}\label{group__RCCEx__USART2__Clock__Source_gab06c008b4b6015e3a13fbbdbfe8d0121}} 
\#define {\bfseries RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1490e1fbe2652068968465672856e2a}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__USART2__Clock__Source_gae2ca7c150d24aa19b3cdfff9859872fc}\label{group__RCCEx__USART2__Clock__Source_gae2ca7c150d24aa19b3cdfff9859872fc}} 
\#define {\bfseries RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac25b3af6ced5f74059e46853bb0394ad}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__USART2__Clock__Source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}\label{group__RCCEx__USART2__Clock__Source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}} 
\#define {\bfseries RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1490e1fbe2652068968465672856e2a}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac25b3af6ced5f74059e46853bb0394ad}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
