# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TopDE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Registers.v 
# -- Compiling module Registers
# 
# Top level modules:
# 	Registers
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ramI.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ramI.v 
# -- Compiling module ramI
# 
# Top level modules:
# 	ramI
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ramD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ramD.v 
# -- Compiling module ramD
# 
# Top level modules:
# 	ramD
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Parametros.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Parametros.v 
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_EX_MEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_EX_MEM.v 
# -- Compiling module reg_EX_MEM_fixed
# 
# Top level modules:
# 	reg_EX_MEM_fixed
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/TopDE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/TopDE.v 
# -- Compiling module TopDE
# 
# Top level modules:
# 	TopDE
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_MEM_WB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_MEM_WB.v 
# -- Compiling module reg_MEM_WB
# 
# Top level modules:
# 	reg_MEM_WB
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_IF_id.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_IF_id.v 
# -- Compiling module reg_IF_ID
# 
# Top level modules:
# 	reg_IF_ID
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_ID_EX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/reg_ID_EX.v 
# -- Compiling module reg_ID_EX_fixed
# 
# Top level modules:
# 	reg_ID_EX_fixed
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Pipeline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/Pipeline.v 
# -- Compiling module Pipeline
# 
# Top level modules:
# 	Pipeline
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ImmGen.v 
# -- Compiling module ImmGen
# 
# Top level modules:
# 	ImmGen
# End time: 20:56:14 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/HazardUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:14 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/HazardUnit.v 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 20:56:15 on Dec 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:15 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ControlPipeline.v 
# -- Compiling module ControlPipeline
# 
# Top level modules:
# 	ControlPipeline
# End time: 20:56:15 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:15 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ALUControl.v 
# -- Compiling module ALUControl
# 
# Top level modules:
# 	ALUControl
# End time: 20:56:15 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4 {C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:15 on Dec 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4" C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:56:15 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
# Load canceled
