{
  "module_name": "rsi_boot_params.h",
  "hash_id": "61072db9c3ae1a9e2579f12dd31f84e15db1cfc62a26df53fd811697371379ec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/rsi/rsi_boot_params.h",
  "human_readable_source": " \n\n#ifndef __RSI_BOOTPARAMS_HEADER_H__\n#define __RSI_BOOTPARAMS_HEADER_H__\n\n#define CRYSTAL_GOOD_TIME                BIT(0)\n#define BOOTUP_MODE_INFO                 BIT(1)\n#define WIFI_TAPLL_CONFIGS               BIT(5)\n#define WIFI_PLL960_CONFIGS              BIT(6)\n#define WIFI_AFEPLL_CONFIGS              BIT(7)\n#define WIFI_SWITCH_CLK_CONFIGS          BIT(8)\n\n#define TA_PLL_M_VAL_20                  9\n#define TA_PLL_N_VAL_20                  0\n#define TA_PLL_P_VAL_20                  4\n\n#define PLL960_M_VAL_20                  0x14\n#define PLL960_N_VAL_20                  0\n#define PLL960_P_VAL_20                  5\n\n#define UMAC_CLK_40MHZ                   80\n\n#define TA_PLL_M_VAL_40                  9\n#define TA_PLL_N_VAL_40                  0\n#define TA_PLL_P_VAL_40                  4\n\n#define PLL960_M_VAL_40                  0x14\n#define PLL960_N_VAL_40                  0\n#define PLL960_P_VAL_40                  5\n\n#define UMAC_CLK_20BW \\\n\t(((TA_PLL_M_VAL_20 + 1) * 40) / \\\n\t ((TA_PLL_N_VAL_20 + 1) * (TA_PLL_P_VAL_20 + 1)))\n#define VALID_20 \\\n\t(WIFI_TAPLL_CONFIGS | WIFI_PLL960_CONFIGS | WIFI_AFEPLL_CONFIGS | \\\n\t WIFI_SWITCH_CLK_CONFIGS | BOOTUP_MODE_INFO | CRYSTAL_GOOD_TIME)\n#define UMAC_CLK_40BW   \\\n\t(((TA_PLL_M_VAL_40 + 1) * 40) / \\\n\t ((TA_PLL_N_VAL_40 + 1) * (TA_PLL_P_VAL_40 + 1)))\n#define VALID_40 \\\n\t(WIFI_PLL960_CONFIGS | WIFI_AFEPLL_CONFIGS | WIFI_SWITCH_CLK_CONFIGS | \\\n\t WIFI_TAPLL_CONFIGS | CRYSTAL_GOOD_TIME | BOOTUP_MODE_INFO)\n\n \nstruct tapll_info {\n\t__le16 pll_reg_1;\n\t__le16 pll_reg_2;\n} __packed;\n\n \nstruct pll960_info {\n\t__le16 pll_reg_1;\n\t__le16 pll_reg_2;\n\t__le16 pll_reg_3;\n} __packed;\n\n \nstruct afepll_info {\n\t__le16 pll_reg;\n} __packed;\n\n \nstruct pll_config {\n\tstruct tapll_info tapll_info_g;\n\tstruct pll960_info pll960_info_g;\n\tstruct afepll_info afepll_info_g;\n} __packed;\n\nstruct pll_config_9116 {\n\t__le16 pll_ctrl_set_reg;\n\t__le16 pll_ctrl_clr_reg;\n\t__le16 pll_modem_conig_reg;\n\t__le16 soc_clk_config_reg;\n\t__le16 adc_dac_strm1_config_reg;\n\t__le16 adc_dac_strm2_config_reg;\n} __packed;\n\n \nstruct switch_clk {\n\t__le16 switch_clk_info;\n\t \n\t__le16 bbp_lmac_clk_reg_val;\n\t \n\t__le16 umac_clock_reg_config;\n\t \n\t__le16 qspi_uart_clock_reg_config;\n} __packed;\n\n#define RSI_SWITCH_TASS_CLK\t\t\tBIT(0)\n#define RSI_SWITCH_QSPI_CLK\t\t\tBIT(1)\n#define RSI_SWITCH_SLP_CLK_2_32\t\t\tBIT(2)\n#define RSI_SWITCH_WLAN_BBP_LMAC_CLK_REG\tBIT(3)\n#define RSI_SWITCH_ZBBT_BBP_LMAC_CLK_REG\tBIT(4)\n#define RSI_SWITCH_BBP_LMAC_CLK_REG\t\tBIT(5)\n#define RSI_MODEM_CLK_160MHZ\t\t\tBIT(6)\n\nstruct switch_clk_9116 {\n\t__le32 switch_clk_info;\n\t__le32 tass_clock_reg;\n\t__le32 wlan_bbp_lmac_clk_reg_val;\n\t__le32 zbbt_bbp_lmac_clk_reg_val;\n\t__le32 bbp_lmac_clk_en_val;\n} __packed;\n\nstruct device_clk_info {\n\tstruct pll_config pll_config_g;\n\tstruct switch_clk switch_clk_g;\n} __packed;\n\nstruct device_clk_info_9116 {\n\tstruct pll_config_9116 pll_config_9116_g;\n\tstruct switch_clk_9116 switch_clk_9116_g;\n} __packed;\n\nstruct bootup_params {\n\t__le16 magic_number;\n\t__le16 crystal_good_time;\n\t__le32 valid;\n\t__le32 reserved_for_valids;\n\t__le16 bootup_mode_info;\n\t \n\t__le16 digital_loop_back_params;\n\t__le16 rtls_timestamp_en;\n\t__le16 host_spi_intr_cfg;\n\tstruct device_clk_info device_clk_info[3];\n\t \n\t__le32 buckboost_wakeup_cnt;\n\t \n\t__le16 pmu_wakeup_wait;\n\tu8 shutdown_wait_time;\n\t \n\tu8 pmu_slp_clkout_sel;\n\t \n\t__le32 wdt_prog_value;\n\t \n\t__le32 wdt_soc_rst_delay;\n\t \n\t__le32 dcdc_operation_mode;\n\t__le32 soc_reset_wait_cnt;\n\t__le32 waiting_time_at_fresh_sleep;\n\t__le32 max_threshold_to_avoid_sleep;\n\tu8 beacon_resedue_alg_en;\n} __packed;\n\nstruct bootup_params_9116 {\n\t__le16 magic_number;\n#define LOADED_TOKEN  0x5AA5    \n#define ROM_TOKEN     0x55AA    \n\t__le16 crystal_good_time;\n\t__le32 valid;\n\t__le32 reserved_for_valids;\n\t__le16 bootup_mode_info;\n#define BT_COEXIST\t\tBIT(0)\n#define BOOTUP_MODE\t\t(BIT(2) | BIT(1))\n#define CUR_DEV_MODE_9116\t(bootup_params_9116.bootup_mode_info >> 1)\n\t__le16 digital_loop_back_params;\n\t__le16 rtls_timestamp_en;\n\t__le16 host_spi_intr_cfg;\n\tstruct device_clk_info_9116 device_clk_info_9116[1];\n\t__le32 buckboost_wakeup_cnt;\n\t__le16 pmu_wakeup_wait;\n\tu8 shutdown_wait_time;\n\tu8 pmu_slp_clkout_sel;\n\t__le32 wdt_prog_value;\n\t__le32 wdt_soc_rst_delay;\n\t__le32 dcdc_operation_mode;\n\t__le32 soc_reset_wait_cnt;\n\t__le32 waiting_time_at_fresh_sleep;\n\t__le32 max_threshold_to_avoid_sleep;\n\tu8 beacon_resedue_alg_en;\n} __packed;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}