// Seed: 1853512000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.id_8 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri1 id_9
);
  logic id_11 = id_2;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  logic id_12, id_13 = -1;
endmodule
