<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4_Ex5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FA.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="FA.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="FA_drc.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder2b.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adder2b.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder2b.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder2b.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adder2b.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="adder2b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder2b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder2b.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder2b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adder2b.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder2b.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adder2b.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adder2b.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adder2b.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder2b.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adder2b.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder2b.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder2b.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adder2b.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adder2b.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adder2b.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder2b.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="adder2b.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adder2b.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder2b.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adder2b_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder2b_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder2b_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder2b_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adder2b_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder2b_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder2b_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adder2b_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adder2b_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder2b_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder2b_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adder2b_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adder2b_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder2b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1537750882" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1537750882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537750885" xil_pn:in_ck="8674500854701666547" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3833508799096695437" xil_pn:start_ts="1537750882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA.vf"/>
      <outfile xil_pn:name="adder2b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1537750885" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2784822336451197206" xil_pn:start_ts="1537750885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537750885" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1537750885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537750885" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1100874784220394379" xil_pn:start_ts="1537750885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537750885" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1537750885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537750885" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6659160425305940768" xil_pn:start_ts="1537750885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537750892" xil_pn:in_ck="-2173737969624461393" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1341805202061775031" xil_pn:start_ts="1537750885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adder2b.jhd"/>
      <outfile xil_pn:name="adder2b.lso"/>
      <outfile xil_pn:name="adder2b.ngc"/>
      <outfile xil_pn:name="adder2b.ngr"/>
      <outfile xil_pn:name="adder2b.prj"/>
      <outfile xil_pn:name="adder2b.stx"/>
      <outfile xil_pn:name="adder2b.syr"/>
      <outfile xil_pn:name="adder2b.xst"/>
      <outfile xil_pn:name="adder2b_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1537751465" xil_pn:in_ck="153349404637533888" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981259253413302" xil_pn:start_ts="1537751465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537751471" xil_pn:in_ck="6798251842708762618" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7087018591713697145" xil_pn:start_ts="1537751465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adder2b.bld"/>
      <outfile xil_pn:name="adder2b.ngd"/>
      <outfile xil_pn:name="adder2b_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1537751475" xil_pn:in_ck="6848793949222489435" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1537751471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adder2b.pcf"/>
      <outfile xil_pn:name="adder2b_map.map"/>
      <outfile xil_pn:name="adder2b_map.mrp"/>
      <outfile xil_pn:name="adder2b_map.ncd"/>
      <outfile xil_pn:name="adder2b_map.ngm"/>
      <outfile xil_pn:name="adder2b_map.xrpt"/>
      <outfile xil_pn:name="adder2b_summary.xml"/>
      <outfile xil_pn:name="adder2b_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1537751482" xil_pn:in_ck="-144810884066652972" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1537751475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adder2b.ncd"/>
      <outfile xil_pn:name="adder2b.pad"/>
      <outfile xil_pn:name="adder2b.par"/>
      <outfile xil_pn:name="adder2b.ptwx"/>
      <outfile xil_pn:name="adder2b.unroutes"/>
      <outfile xil_pn:name="adder2b.xpi"/>
      <outfile xil_pn:name="adder2b_pad.csv"/>
      <outfile xil_pn:name="adder2b_pad.txt"/>
      <outfile xil_pn:name="adder2b_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1537751488" xil_pn:in_ck="153349404637526263" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1537751482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adder2b.bgn"/>
      <outfile xil_pn:name="adder2b.bit"/>
      <outfile xil_pn:name="adder2b.drc"/>
      <outfile xil_pn:name="adder2b.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1537751498" xil_pn:in_ck="153349404637513409" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1537751488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537751482" xil_pn:in_ck="177235889410549591" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1537751479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adder2b.twr"/>
      <outfile xil_pn:name="adder2b.twx"/>
    </transform>
  </transforms>

</generated_project>
