<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v80R_xml-00alp3_rc3-->
  <register_group name="GIC">
    <gui_name language="en">GIC</gui_name>
    <description language="en">GIC</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ap0rn.html" name="ICC_AP0R0" size="4">
      <gui_name language="en">Interrupt Controller Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ap0rn.html" name="ICC_AP0R1" size="4">
      <gui_name language="en">Interrupt Controller Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ap0rn.html" name="ICC_AP0R2" size="4">
      <gui_name language="en">Interrupt Controller Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ap0rn.html" name="ICC_AP0R3" size="4">
      <gui_name language="en">Interrupt Controller Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ap1rn.html" name="ICC_AP1R0" size="4">
      <gui_name language="en">Interrupt Controller Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ap1rn.html" name="ICC_AP1R1" size="4">
      <gui_name language="en">Interrupt Controller Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ap1rn.html" name="ICC_AP1R2" size="4">
      <gui_name language="en">Interrupt Controller Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ap1rn.html" name="ICC_AP1R3" size="4">
      <gui_name language="en">Interrupt Controller Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_asgi1r.html" name="ICC_ASGI1R" size="8">
      <gui_name language="en">Interrupt Controller Alias Software Generated Interrupt Group 1 Register</gui_name>
      <description language="en">Generates Group 1 SGIs for the Security state that is not the current Security state.</description>
      <bitField conditional="false" name="Aff3">
        <gui_name language="en">Aff3</gui_name>
        <description language="en">The affinity 3 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_ASGI1R_IRM" name="IRM">
        <gui_name language="en">IRM</gui_name>
        <description language="en">Interrupt Routing Mode. Determines how the generated interrupts are distributed to PEs.</description>
        <definition>[40]</definition>
      </bitField>
      <bitField conditional="false" name="Aff2">
        <gui_name language="en">Aff2</gui_name>
        <description language="en">The affinity 2 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[39:32]</definition>
      </bitField>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the SGI.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField conditional="false" name="Aff1">
        <gui_name language="en">Aff1</gui_name>
        <description language="en">The affinity 1 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="TargetList">
        <gui_name language="en">TargetList</gui_name>
        <description language="en">Target List. The set of PEs for which SGI interrupts will be generated. Each bit corresponds to the PE within a cluster with an Affinity 0 value equal to the bit number.</description>
        <definition>[15:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_bpr0.html" name="ICC_BPR0" size="4">
      <gui_name language="en">Interrupt Controller Binary Point Register 0</gui_name>
      <description language="en">Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 0 interrupt preemption.</description>
      <bitField conditional="false" name="BinaryPoint">
        <gui_name language="en">BinaryPoint</gui_name>
        <description language="en">The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.</description>
        <definition>[2:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_bpr1.html" name="ICC_BPR1" size="4">
      <gui_name language="en">Interrupt Controller Binary Point Register 1</gui_name>
      <description language="en">Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption.</description>
      <bitField conditional="false" name="BinaryPoint">
        <gui_name language="en">BinaryPoint</gui_name>
        <description language="en">If the GIC is configured to use separate binary point fields for Group 0 and Group 1 interrupts, the value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. For more information about priorities, see .</description>
        <definition>[2:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_ctlr.html" name="ICC_CTLR" size="4">
      <gui_name language="en">Interrupt Controller Control Register</gui_name>
      <description language="en">Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.</description>
      <bitField conditional="false" enumerationId="ICC_CTLR_A3V" name="A3V">
        <gui_name language="en">A3V</gui_name>
        <description language="en">Affinity 3 Valid. Read-only and writes are ignored.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_CTLR_SEIS" name="SEIS">
        <gui_name language="en">SEIS</gui_name>
        <description language="en">SEI Support. Read-only and writes are ignored.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_CTLR_IDbits" name="IDbits">
        <gui_name language="en">IDbits</gui_name>
        <description language="en">Identifier bits. Read-only and writes are ignored.</description>
        <definition>[13:11]</definition>
      </bitField>
      <bitField conditional="false" name="PRIbits">
        <gui_name language="en">PRIbits</gui_name>
        <description language="en">Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</description>
        <definition>[10:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_CTLR_PMHE" name="PMHE">
        <gui_name language="en">PMHE</gui_name>
        <description language="en">Priority Mask Hint Enable.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_CTLR_EOImode" name="EOImode">
        <gui_name language="en">EOImode</gui_name>
        <description language="en">EOI mode for the current Security state.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_CTLR_CBPR" name="CBPR">
        <gui_name language="en">CBPR</gui_name>
        <description language="en">Common Binary Point Register.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_dir.html" name="ICC_DIR" size="4">
      <gui_name language="en">Interrupt Controller Deactivate Interrupt Register</gui_name>
      <description language="en">When interrupt priority drop is separated from interrupt deactivation, a write to this register deactivates the specified interrupt.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the interrupt to be deactivated.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_eoir0.html" name="ICC_EOIR0" size="4">
      <gui_name language="en">Interrupt Controller End Of Interrupt Register 0</gui_name>
      <description language="en">A PE writes to this register to inform the CPU interface that it has completed the processing of the specified Group 0 interrupt.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID from the corresponding ICC_IAR0 access.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_eoir1.html" name="ICC_EOIR1" size="4">
      <gui_name language="en">Interrupt Controller End Of Interrupt Register 1</gui_name>
      <description language="en">A PE writes to this register to inform the CPU interface that it has completed the processing of the specified Group 1 interrupt.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID from the corresponding ICC_IAR1 access.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_hppir0.html" name="ICC_HPPIR0" size="4">
      <gui_name language="en">Interrupt Controller Highest Priority Pending Interrupt Register 0</gui_name>
      <description language="en">Indicates the highest priority pending Group 0 interrupt on the CPU interface.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the highest priority pending interrupt, if that interrupt is observable at the current Security state and Exception level.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_hppir1.html" name="ICC_HPPIR1" size="4">
      <gui_name language="en">Interrupt Controller Highest Priority Pending Interrupt Register 1</gui_name>
      <description language="en">Indicates the highest priority pending Group 1 interrupt on the CPU interface.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the highest priority pending interrupt, if that interrupt is observable at the current Security state and Exception level.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_hsre.html" name="ICC_HSRE" size="4">
      <gui_name language="en">Interrupt Controller Hyp System Register Enable register</gui_name>
      <description language="en">Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL2.</description>
      <bitField conditional="false" enumerationId="ICC_HSRE_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enable. Enables lower Exception level access to ICC_SRE.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_HSRE_DIB" name="DIB">
        <gui_name language="en">DIB</gui_name>
        <description language="en">Disable IRQ bypass.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_HSRE_DFB" name="DFB">
        <gui_name language="en">DFB</gui_name>
        <description language="en">Disable FIQ bypass.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_HSRE_SRE" name="SRE">
        <gui_name language="en">SRE</gui_name>
        <description language="en">System Register Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_igrpen0.html" name="ICC_IGRPEN0" size="4">
      <gui_name language="en">Interrupt Controller Interrupt Group 0 Enable register</gui_name>
      <description language="en">Controls whether Group 0 interrupts are enabled or not.</description>
      <bitField conditional="false" enumerationId="ICC_IGRPEN0_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enables Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_igrpen1.html" name="ICC_IGRPEN1" size="4">
      <gui_name language="en">Interrupt Controller Interrupt Group 1 Enable register</gui_name>
      <description language="en">Controls whether Group 1 interrupts are enabled for the current Security state.</description>
      <bitField conditional="false" enumerationId="ICC_IGRPEN1_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enables Group 1 interrupts for the current Security state.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_pmr.html" name="ICC_PMR" size="4">
      <gui_name language="en">Interrupt Controller Interrupt Priority Mask Register</gui_name>
      <description language="en">Provides an interrupt priority filter. Only interrupts with a higher priority than the value in this register are signaled to the PE.</description>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority mask level for the CPU interface. If the priority of an interrupt is higher than the value indicated by this field, the interface signals the interrupt to the PE.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_rpr.html" name="ICC_RPR" size="4">
      <gui_name language="en">Interrupt Controller Running Priority Register</gui_name>
      <description language="en">Indicates the Running priority of the CPU interface.</description>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The current running priority on the CPU interface. This is the group priority of the current active interrupt.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_sgi0r.html" name="ICC_SGI0R" size="8">
      <gui_name language="en">Interrupt Controller Software Generated Interrupt Group 0 Register</gui_name>
      <description language="en">Generates Secure Group 0 SGIs.</description>
      <bitField conditional="false" name="Aff3">
        <gui_name language="en">Aff3</gui_name>
        <description language="en">The affinity 3 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_SGI0R_IRM" name="IRM">
        <gui_name language="en">IRM</gui_name>
        <description language="en">Interrupt Routing Mode. Determines how the generated interrupts are distributed to PEs.</description>
        <definition>[40]</definition>
      </bitField>
      <bitField conditional="false" name="Aff2">
        <gui_name language="en">Aff2</gui_name>
        <description language="en">The affinity 2 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[39:32]</definition>
      </bitField>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the SGI.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField conditional="false" name="Aff1">
        <gui_name language="en">Aff1</gui_name>
        <description language="en">The affinity 1 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="TargetList">
        <gui_name language="en">TargetList</gui_name>
        <description language="en">Target List. The set of PEs for which SGI interrupts will be generated. Each bit corresponds to the PE within a cluster with an Affinity 0 value equal to the bit number.</description>
        <definition>[15:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_sgi1r.html" name="ICC_SGI1R" size="8">
      <gui_name language="en">Interrupt Controller Software Generated Interrupt Group 1 Register</gui_name>
      <description language="en">Generates Group 1 SGIs for the current Security state.</description>
      <bitField conditional="false" name="Aff3">
        <gui_name language="en">Aff3</gui_name>
        <description language="en">The affinity 3 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_SGI1R_IRM" name="IRM">
        <gui_name language="en">IRM</gui_name>
        <description language="en">Interrupt Routing Mode. Determines how the generated interrupts are distributed to PEs.</description>
        <definition>[40]</definition>
      </bitField>
      <bitField conditional="false" name="Aff2">
        <gui_name language="en">Aff2</gui_name>
        <description language="en">The affinity 2 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[39:32]</definition>
      </bitField>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the SGI.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField conditional="false" name="Aff1">
        <gui_name language="en">Aff1</gui_name>
        <description language="en">The affinity 1 value of the affinity path of the cluster for which SGI interrupts will be generated.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="TargetList">
        <gui_name language="en">TargetList</gui_name>
        <description language="en">Target List. The set of PEs for which SGI interrupts will be generated. Each bit corresponds to the PE within a cluster with an Affinity 0 value equal to the bit number.</description>
        <definition>[15:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icc_sre.html" name="ICC_SRE" size="4">
      <gui_name language="en">Interrupt Controller System Register Enable register</gui_name>
      <description language="en">Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL0 and EL1.</description>
      <bitField conditional="false" enumerationId="ICC_SRE_DIB" name="DIB">
        <gui_name language="en">DIB</gui_name>
        <description language="en">Disable IRQ bypass.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_SRE_DFB" name="DFB">
        <gui_name language="en">DFB</gui_name>
        <description language="en">Disable FIQ bypass.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_SRE_SRE" name="SRE">
        <gui_name language="en">SRE</gui_name>
        <description language="en">System Register Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_ap0rn.html" name="ICH_AP0R0" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_ap0rn.html" name="ICH_AP0R1" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_ap0rn.html" name="ICH_AP0R2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_ap0rn.html" name="ICH_AP0R3" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_ap1rn.html" name="ICH_AP1R0" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_ap1rn.html" name="ICH_AP1R1" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_ap1rn.html" name="ICH_AP1R2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_ap1rn.html" name="ICH_AP1R3" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_eisr.html" name="ICH_EISR" size="4">
      <gui_name language="en">Interrupt Controller End of Interrupt Status Register</gui_name>
      <description language="en">Indicates which List registers have outstanding EOI maintenance interrupts.</description>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status15">
        <gui_name language="en">Status15</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status14">
        <gui_name language="en">Status14</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status13">
        <gui_name language="en">Status13</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status12">
        <gui_name language="en">Status12</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status11">
        <gui_name language="en">Status11</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status10">
        <gui_name language="en">Status10</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status9">
        <gui_name language="en">Status9</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status8">
        <gui_name language="en">Status8</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status7">
        <gui_name language="en">Status7</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status6">
        <gui_name language="en">Status6</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status5">
        <gui_name language="en">Status5</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status4">
        <gui_name language="en">Status4</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status3">
        <gui_name language="en">Status3</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status2">
        <gui_name language="en">Status2</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status1">
        <gui_name language="en">Status1</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status0">
        <gui_name language="en">Status0</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_elrsr.html" name="ICH_ELRSR" size="4">
      <gui_name language="en">Interrupt Controller Empty List Register Status Register</gui_name>
      <description language="en">Indicates which List registers contain valid interrupts.</description>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status15">
        <gui_name language="en">Status15</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status14">
        <gui_name language="en">Status14</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status13">
        <gui_name language="en">Status13</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status12">
        <gui_name language="en">Status12</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status11">
        <gui_name language="en">Status11</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status10">
        <gui_name language="en">Status10</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status9">
        <gui_name language="en">Status9</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status8">
        <gui_name language="en">Status8</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status7">
        <gui_name language="en">Status7</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status6">
        <gui_name language="en">Status6</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status5">
        <gui_name language="en">Status5</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status4">
        <gui_name language="en">Status4</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status3">
        <gui_name language="en">Status3</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status2">
        <gui_name language="en">Status2</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status1">
        <gui_name language="en">Status1</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status0">
        <gui_name language="en">Status0</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_hcr.html" name="ICH_HCR" size="4">
      <gui_name language="en">Interrupt Controller Hyp Control Register</gui_name>
      <description language="en">Controls the environment for VMs.</description>
      <bitField conditional="false" name="EOIcount">
        <gui_name language="en">EOIcount</gui_name>
        <description language="en">This field is incremented whenever a successful write to a virtual EOIR or DIR register would have resulted in a virtual interrupt deactivation.</description>
        <definition>[31:27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TDIR" name="TDIR">
        <gui_name language="en">TDIR</gui_name>
        <description language="en">Trap Non-secure EL1 writes to ICC_DIR and ICV_DIR.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TSEI" name="TSEI">
        <gui_name language="en">TSEI</gui_name>
        <description language="en">Trap all locally generated SEIs. This bit allows the hypervisor to intercept locally generated SEIs that would otherwise be taken at Non-secure EL1.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TALL1" name="TALL1">
        <gui_name language="en">TALL1</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 1 interrupts to EL2.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TALL0" name="TALL0">
        <gui_name language="en">TALL0</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 0 interrupts to EL2.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TC" name="TC">
        <gui_name language="en">TC</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to System registers that are common to Group 0 and Group 1 to EL2.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_VGrp1DIE" name="VGrp1DIE">
        <gui_name language="en">VGrp1DIE</gui_name>
        <description language="en">VM Group 1 Disabled Interrupt Enable.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_VGrp1EIE" name="VGrp1EIE">
        <gui_name language="en">VGrp1EIE</gui_name>
        <description language="en">VM Group 1 Enabled Interrupt Enable.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_VGrp0DIE" name="VGrp0DIE">
        <gui_name language="en">VGrp0DIE</gui_name>
        <description language="en">VM Group 0 Disabled Interrupt Enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_VGrp0EIE" name="VGrp0EIE">
        <gui_name language="en">VGrp0EIE</gui_name>
        <description language="en">VM Group 0 Enabled Interrupt Enable.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_NPIE" name="NPIE">
        <gui_name language="en">NPIE</gui_name>
        <description language="en">No Pending Interrupt Enable.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_LRENPIE" name="LRENPIE">
        <gui_name language="en">LRENPIE</gui_name>
        <description language="en">List Register Entry Not Present Interrupt Enable.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_UIE" name="UIE">
        <gui_name language="en">UIE</gui_name>
        <description language="en">Underflow Interrupt Enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_En" name="En">
        <gui_name language="en">En</gui_name>
        <description language="en">Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR0" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR1" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR2" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR3" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR4" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR5" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR6" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR7" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR8" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR9" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR10" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR11" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR12" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR13" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR14" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrn.html" name="ICH_LR15" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC0" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC1" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC2" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC3" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC4" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC5" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC6" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC7" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC8" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC9" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC10" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC11" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC12" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC13" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC14" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC15" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_misr.html" name="ICH_MISR" size="4">
      <gui_name language="en">Interrupt Controller Maintenance Interrupt State Register</gui_name>
      <description language="en">Indicates which maintenance interrupts are asserted.</description>
      <bitField conditional="false" enumerationId="ICH_MISR_VGrp1D" name="VGrp1D">
        <gui_name language="en">VGrp1D</gui_name>
        <description language="en">vPE Group 1 Disabled.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_VGrp1E" name="VGrp1E">
        <gui_name language="en">VGrp1E</gui_name>
        <description language="en">vPE Group 1 Enabled.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_VGrp0D" name="VGrp0D">
        <gui_name language="en">VGrp0D</gui_name>
        <description language="en">vPE Group 0 Disabled.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_VGrp0E" name="VGrp0E">
        <gui_name language="en">VGrp0E</gui_name>
        <description language="en">vPE Group 0 Enabled.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_NP" name="NP">
        <gui_name language="en">NP</gui_name>
        <description language="en">No Pending.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_LRENP" name="LRENP">
        <gui_name language="en">LRENP</gui_name>
        <description language="en">List Register Entry Not Present.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">Underflow.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_EOI" name="EOI">
        <gui_name language="en">EOI</gui_name>
        <description language="en">End Of Interrupt.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_vmcr.html" name="ICH_VMCR" size="4">
      <gui_name language="en">Interrupt Controller Virtual Machine Control Register</gui_name>
      <description language="en">Enables the hypervisor to save and restore the virtual machine view of the GIC state.</description>
      <bitField conditional="false" name="VPMR">
        <gui_name language="en">VPMR</gui_name>
        <description language="en">Virtual Priority Mask. The priority mask level for the virtual CPU interface. If the priority of a pending virtual interrupt is higher than the value indicated by this field, the interface signals the virtual interrupt to the PE.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="VBPR0">
        <gui_name language="en">VBPR0</gui_name>
        <description language="en">Virtual Binary Point Register, Group 0. Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 0 interrupt preemption, and also determines Group 1 interrupt preemption if ICH_VMCR.VCBPR == 1.</description>
        <definition>[23:21]</definition>
      </bitField>
      <bitField conditional="false" name="VBPR1">
        <gui_name language="en">VBPR1</gui_name>
        <description language="en">Virtual Binary Point Register, Group 1. Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption if ICH_VMCR.VCBPR == 0.</description>
        <definition>[20:18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VEOIM" name="VEOIM">
        <gui_name language="en">VEOIM</gui_name>
        <description language="en">Virtual EOI mode.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VCBPR" name="VCBPR">
        <gui_name language="en">VCBPR</gui_name>
        <description language="en">Virtual Common Binary Point Register.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VFIQEn" name="VFIQEn">
        <gui_name language="en">VFIQEn</gui_name>
        <description language="en">Virtual FIQ enable.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VAckCtl" name="VAckCtl">
        <gui_name language="en">VAckCtl</gui_name>
        <description language="en">Virtual AckCtl.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VENG1" name="VENG1">
        <gui_name language="en">VENG1</gui_name>
        <description language="en">Virtual Group 1 interrupt enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VENG0" name="VENG0">
        <gui_name language="en">VENG0</gui_name>
        <description language="en">Virtual Group 0 interrupt enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-ich_vtr.html" name="ICH_VTR" size="4">
      <gui_name language="en">Interrupt Controller VGIC Type Register</gui_name>
      <description language="en">Reports supported GIC virtualisartion features.</description>
      <bitField conditional="false" name="PRIbits">
        <gui_name language="en">PRIbits</gui_name>
        <description language="en">Priority bits. The number of virtual priority bits implemented, minus one.</description>
        <definition>[31:29]</definition>
      </bitField>
      <bitField conditional="false" name="PREbits">
        <gui_name language="en">PREbits</gui_name>
        <description language="en">The number of virtual preemption bits implemented, minus one.</description>
        <definition>[28:26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_IDbits" name="IDbits">
        <gui_name language="en">IDbits</gui_name>
        <description language="en">The number of virtual interrupt identifier bits supported:</description>
        <definition>[25:23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_SEIS" name="SEIS">
        <gui_name language="en">SEIS</gui_name>
        <description language="en">SEI Support.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_A3V" name="A3V">
        <gui_name language="en">A3V</gui_name>
        <description language="en">Affinity 3 Valid.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_nV4" name="nV4">
        <gui_name language="en">nV4</gui_name>
        <description language="en">Direct injection of virtual interrupts not supported.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_TDS" name="TDS">
        <gui_name language="en">TDS</gui_name>
        <description language="en">Separate trapping of Non-secure EL1 writes to ICV_DIR supported.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" name="ListRegs">
        <gui_name language="en">ListRegs</gui_name>
        <description language="en">The number of implemented List registers, minus one. For example, a value of 0b01111 indicates that the maximum of 16 List registers are implemented.</description>
        <definition>[4:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ap0rn.html" name="ICV_AP0R0" size="4">
      <gui_name language="en">Interrupt Controller Virtual Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about virtual Group 0 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ap0rn.html" name="ICV_AP0R1" size="4">
      <gui_name language="en">Interrupt Controller Virtual Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about virtual Group 0 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ap0rn.html" name="ICV_AP0R2" size="4">
      <gui_name language="en">Interrupt Controller Virtual Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about virtual Group 0 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ap0rn.html" name="ICV_AP0R3" size="4">
      <gui_name language="en">Interrupt Controller Virtual Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about virtual Group 0 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ap1rn.html" name="ICV_AP1R0" size="4">
      <gui_name language="en">Interrupt Controller Virtual Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about virtual Group 1 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ap1rn.html" name="ICV_AP1R1" size="4">
      <gui_name language="en">Interrupt Controller Virtual Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about virtual Group 1 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ap1rn.html" name="ICV_AP1R2" size="4">
      <gui_name language="en">Interrupt Controller Virtual Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about virtual Group 1 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ap1rn.html" name="ICV_AP1R3" size="4">
      <gui_name language="en">Interrupt Controller Virtual Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about virtual Group 1 active priorities.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_bpr0.html" name="ICV_BPR0" size="4">
      <gui_name language="en">Interrupt Controller Virtual Binary Point Register 0</gui_name>
      <description language="en">Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines virtual Group 0 interrupt preemption.</description>
      <bitField conditional="false" name="BinaryPoint">
        <gui_name language="en">BinaryPoint</gui_name>
        <description language="en">The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.</description>
        <definition>[2:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_bpr1.html" name="ICV_BPR1" size="4">
      <gui_name language="en">Interrupt Controller Virtual Binary Point Register 1</gui_name>
      <description language="en">Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines virtual Group 1 interrupt preemption.</description>
      <bitField conditional="false" name="BinaryPoint">
        <gui_name language="en">BinaryPoint</gui_name>
        <description language="en">If the GIC is configured to use separate binary point fields for virtual Group 0 and virtual Group 1 interrupts, the value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.</description>
        <definition>[2:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_ctlr.html" name="ICV_CTLR" size="4">
      <gui_name language="en">Interrupt Controller Virtual Control Register</gui_name>
      <description language="en">Controls aspects of the behavior of the GIC virtual CPU interface and provides information about the features implemented.</description>
      <bitField conditional="false" enumerationId="ICV_CTLR_A3V" name="A3V">
        <gui_name language="en">A3V</gui_name>
        <description language="en">Affinity 3 Valid. Read-only and writes are ignored.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICV_CTLR_SEIS" name="SEIS">
        <gui_name language="en">SEIS</gui_name>
        <description language="en">SEI Support. Read-only and writes are ignored.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICV_CTLR_IDbits" name="IDbits">
        <gui_name language="en">IDbits</gui_name>
        <description language="en">Identifier bits. Read-only and writes are ignored.</description>
        <definition>[13:11]</definition>
      </bitField>
      <bitField conditional="false" name="PRIbits">
        <gui_name language="en">PRIbits</gui_name>
        <description language="en">Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</description>
        <definition>[10:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICV_CTLR_EOImode" name="EOImode">
        <gui_name language="en">EOImode</gui_name>
        <description language="en">Virtual EOI mode.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICV_CTLR_CBPR" name="CBPR">
        <gui_name language="en">CBPR</gui_name>
        <description language="en">Common Binary Point Register.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_dir.html" name="ICV_DIR" size="4">
      <gui_name language="en">Interrupt Controller Deactivate Virtual Interrupt Register</gui_name>
      <description language="en">When interrupt priority drop is separated from interrupt deactivation, a write to this register deactivates the specified virtual interrupt.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the virtual interrupt to be deactivated.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_eoir0.html" name="ICV_EOIR0" size="4">
      <gui_name language="en">Interrupt Controller Virtual End Of Interrupt Register 0</gui_name>
      <description language="en">A PE writes to this register to inform the CPU interface that it has completed the processing of the specified virtual Group 0 interrupt.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID from the corresponding ICV_IAR0 access.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_eoir1.html" name="ICV_EOIR1" size="4">
      <gui_name language="en">Interrupt Controller Virtual End Of Interrupt Register 1</gui_name>
      <description language="en">A PE writes to this register to inform the CPU interface that it has completed the processing of the specified virtual Group 1 interrupt.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID from the corresponding ICV_IAR1 access.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_hppir0.html" name="ICV_HPPIR0" size="4">
      <gui_name language="en">Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</gui_name>
      <description language="en">Indicates the highest priority pending virtual Group 0 interrupt on the virtual CPU interface.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the highest priority pending virtual interrupt.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_hppir1.html" name="ICV_HPPIR1" size="4">
      <gui_name language="en">Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</gui_name>
      <description language="en">Indicates the highest priority pending virtual Group 1 interrupt on the virtual CPU interface.</description>
      <bitField conditional="false" name="INTID">
        <gui_name language="en">INTID</gui_name>
        <description language="en">The INTID of the highest priority pending virtual interrupt.</description>
        <definition>[23:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_igrpen0.html" name="ICV_IGRPEN0" size="4">
      <gui_name language="en">Interrupt Controller Virtual Interrupt Group 0 Enable register</gui_name>
      <description language="en">Controls whether virtual Group 0 interrupts are enabled or not.</description>
      <bitField conditional="false" enumerationId="ICV_IGRPEN0_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enables virtual Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_igrpen1.html" name="ICV_IGRPEN1" size="4">
      <gui_name language="en">Interrupt Controller Virtual Interrupt Group 1 Enable register</gui_name>
      <description language="en">Controls whether virtual Group 1 interrupts are enabled for the current Security state.</description>
      <bitField conditional="false" enumerationId="ICV_IGRPEN1_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enables virtual Group 1 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_pmr.html" name="ICV_PMR" size="4">
      <gui_name language="en">Interrupt Controller Virtual Interrupt Priority Mask Register</gui_name>
      <description language="en">Provides a virtual interrupt priority filter. Only virtual interrupts with a higher priority than the value in this register are signaled to the PE.</description>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority mask level for the virtual CPU interface. If the priority of a virtual interrupt is higher than the value indicated by this field, the interface signals the virtual interrupt to the PE.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-icv_rpr.html" name="ICV_RPR" size="4">
      <gui_name language="en">Interrupt Controller Virtual Running Priority Register</gui_name>
      <description language="en">Indicates the Running priority of the virtual CPU interface.</description>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The current running priority on the virtual CPU interface. This is the group priority of the current active virtual interrupt.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="ICC_ASGI1R_IRM">
    <tcf:enumItem description="Interrupts routed to the PEs specified by Aff3.Aff2.Aff1.&lt;target list&gt;." name="Interrupts_routed_to_the_PEs_specified_by_Aff3" number="0"/>
    <tcf:enumItem description="Interrupts routed to all PEs in the system, excluding &quot;self&quot;." name="Interrupts_routed_to_all_PEs_in_the_system_excluding_self" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_A3V">
    <tcf:enumItem description="The CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers." name="The_CPU_interface_logic_only_supports_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="0"/>
    <tcf:enumItem description="The CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers." name="The_CPU_interface_logic_supports_non_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_SEIS">
    <tcf:enumItem description="The CPU interface logic does not support local generation of SEIs." name="The_CPU_interface_logic_does_not_support_local_generation_of_SEIs" number="0"/>
    <tcf:enumItem description="The CPU interface logic supports local generation of SEIs." name="The_CPU_interface_logic_supports_local_generation_of_SEIs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_IDbits">
    <tcf:enumItem description="16 bits." name="_16_bits" number="0"/>
    <tcf:enumItem description="24 bits." name="_24_bits" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_PMHE">
    <tcf:enumItem description="Disables use of ICC_PMR as a hint for interrupt distribution." name="Disables_use_of_ICC_PMR_as_a_hint_for_interrupt_distribution" number="0"/>
    <tcf:enumItem description="Enables use of ICC_PMR as a hint for interrupt distribution." name="Enables_use_of_ICC_PMR_as_a_hint_for_interrupt_distribution" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_EOImode">
    <tcf:enumItem description="ICC_EOIR0 and ICC_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR are UNPREDICTABLE." name="ICC_EOIR0_and_ICC_EOIR1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICC_EOIR0 and ICC_EOIR1 provide priority drop functionality only. ICC_DIR provides interrupt deactivation functionality." name="ICC_EOIR0_and_ICC_EOIR1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_CTLR_CBPR">
    <tcf:enumItem description="ICC_BPR0 determines the preemption group for Group 0 interrupts only..." name="ICC_BPR0_determines_the_preemption_group_for_Group_0_interrupts_only" number="0"/>
    <tcf:enumItem description="ICC_BPR0 determines the preemption group for both Group 0 and Group 1 interrupts." name="ICC_BPR0_determines_the_preemption_group_for_both_Group_0_and_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_HSRE_Enable">
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_SRE trap to EL2." name="Non_secure_EL1_accesses_to_ICC_SRE_trap_to_EL2" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_SRE do not trap to EL2." name="Non_secure_EL1_accesses_to_ICC_SRE_do_not_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_HSRE_DIB">
    <tcf:enumItem description="IRQ bypass enabled." name="IRQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="IRQ bypass disabled." name="IRQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_HSRE_DFB">
    <tcf:enumItem description="FIQ bypass enabled." name="FIQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="FIQ bypass disabled." name="FIQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_HSRE_SRE">
    <tcf:enumItem description="The memory-mapped interface must be used. Accesses at EL2 or below to any ICH_* System register, or any EL1 or EL2 ICC_* register other than ICC_SRE or ICC_HSRE, are UNDEFINED." name="The_memory_mapped_interface_must_be_used" number="0"/>
    <tcf:enumItem description="The System register interface to the ICH_* registers and the EL1 and EL2 ICC_* registers is enabled for EL2." name="The_System_register_interface_to_the_ICH_registers_and_the_EL1_and_EL2_ICC_registers_is_enabled_for_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_IGRPEN0_Enable">
    <tcf:enumItem description="Group 0 interrupts are disabled." name="Group_0_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Group 0 interrupts are enabled." name="Group_0_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_IGRPEN1_Enable">
    <tcf:enumItem description="Group 1 interrupts are disabled for the current Security state." name="Group_1_interrupts_are_disabled_for_the_current_Security_state" number="0"/>
    <tcf:enumItem description="Group 1 interrupts are enabled for the current Security state." name="Group_1_interrupts_are_enabled_for_the_current_Security_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SGI0R_IRM">
    <tcf:enumItem description="Interrupts routed to the PEs specified by Aff3.Aff2.Aff1.&lt;target list&gt;." name="Interrupts_routed_to_the_PEs_specified_by_Aff3" number="0"/>
    <tcf:enumItem description="Interrupts routed to all PEs in the system, excluding &quot;self&quot;." name="Interrupts_routed_to_all_PEs_in_the_system_excluding_self" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SGI1R_IRM">
    <tcf:enumItem description="Interrupts routed to the PEs specified by Aff3.Aff2.Aff1.&lt;target list&gt;." name="Interrupts_routed_to_the_PEs_specified_by_Aff3" number="0"/>
    <tcf:enumItem description="Interrupts routed to all PEs in the system, excluding &quot;self&quot;." name="Interrupts_routed_to_all_PEs_in_the_system_excluding_self" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_DIB">
    <tcf:enumItem description="IRQ bypass enabled." name="IRQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="IRQ bypass disabled." name="IRQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_DFB">
    <tcf:enumItem description="FIQ bypass enabled." name="FIQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="FIQ bypass disabled." name="FIQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_SRE">
    <tcf:enumItem description="The memory-mapped interface must be used. Accesses at EL1 to any ICC_* System register other than ICC_SRE are UNDEFINED." name="The_memory_mapped_interface_must_be_used" number="0"/>
    <tcf:enumItem description="The System register interface for the current Security state is enabled." name="The_System_register_interface_for_the_current_Security_state_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_AP0R_n_P_x">
    <tcf:enumItem description="There is no Group 0 interrupt active at the priority corresponding to that bit." name="There_is_no_Group_0_interrupt_active_at_the_priority_corresponding_to_that_bit" number="0"/>
    <tcf:enumItem description="There is a Group 0 interrupt active at the priority corresponding to that bit." name="There_is_a_Group_0_interrupt_active_at_the_priority_corresponding_to_that_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_AP1R_n_P_x">
    <tcf:enumItem description="There is no Group 1 interrupt active at the priority corresponding to that bit." name="There_is_no_Group_1_interrupt_active_at_the_priority_corresponding_to_that_bit" number="0"/>
    <tcf:enumItem description="There is a Group 1 interrupt active at the priority corresponding to that bit." name="There_is_a_Group_1_interrupt_active_at_the_priority_corresponding_to_that_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_EISR_Status_n">
    <tcf:enumItem description="List register &lt;n&gt;, ICH_LR&lt;n&gt;, does not have an EOI maintenance interrupt." name="List_register_n_ICH_LR_n_does_not_have_an_EOI_maintenance_interrupt" number="0"/>
    <tcf:enumItem description="List register &lt;n&gt;, ICH_LR&lt;n&gt;, has an EOI maintenance interrupt that has not been handled." name="List_register_n_ICH_LR_n_has_an_EOI_maintenance_interrupt_that_has_not_been_handled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_ELRSR_Status_n">
    <tcf:enumItem description="List register ICH_LR&lt;n&gt;, if implemented, contains a valid interrupt. Using this List register can result in overwriting a valid interrupt." name="List_register_ICH_LR_n_if_implemented_contains_a_valid_interrupt" number="0"/>
    <tcf:enumItem description="List register ICH_LR&lt;n&gt; does not contain a valid interrupt. The List register is empty and can be used without overwriting a valid interrupt or losing an EOI maintenance interrupt." name="List_register_ICH_LR_n_does_not_contain_a_valid_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TDIR">
    <tcf:enumItem description="Non-secure EL1 writes of ICC_DIR and ICV_DIR are not trapped to EL2, unless trapped by other mechanisms." name="Non_secure_EL1_writes_of_ICC_DIR_and_ICV_DIR_are_not_trapped_to_EL2_unless_trapped_by_other_mechanisms" number="0"/>
    <tcf:enumItem description="Non-secure EL1 writes of ICC_DIR and ICV_DIR are trapped to EL2." name="Non_secure_EL1_writes_of_ICC_DIR_and_ICV_DIR_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TSEI">
    <tcf:enumItem description="Locally generated SEIs do not cause a trap to EL2." name="Locally_generated_SEIs_do_not_cause_a_trap_to_EL2" number="0"/>
    <tcf:enumItem description="Locally generated SEIs trap to EL2." name="Locally_generated_SEIs_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TALL1">
    <tcf:enumItem description="Non-Secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts proceed as normal." name="Non_Secure_EL1_accesses_to_ICC_and_ICV_registers_for_Group_1_interrupts_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts trap to EL2." name="Non_secure_EL1_accesses_to_ICC_and_ICV_registers_for_Group_1_interrupts_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TALL0">
    <tcf:enumItem description="Non-Secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts proceed as normal." name="Non_Secure_EL1_accesses_to_ICC_and_ICV_registers_for_Group_0_interrupts_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts trap to EL2." name="Non_secure_EL1_accesses_to_ICC_and_ICV_registers_for_Group_0_interrupts_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TC">
    <tcf:enumItem description="Non-secure EL1 accesses to common registers proceed as normal." name="Non_secure_EL1_accesses_to_common_registers_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to common registers trap to EL2." name="Non_secure_EL1_accesses_to_common_registers_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_VGrp1DIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR.VENG1 is 0." name="Maintenance_interrupt_signaled_when_ICH_VMCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_VGrp1EIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR.VENG1 is 1." name="Maintenance_interrupt_signaled_when_ICH_VMCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_VGrp0DIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR.VENG0 is 0." name="Maintenance_interrupt_signaled_when_ICH_VMCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_VGrp0EIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR.VENG0 is 1." name="Maintenance_interrupt_signaled_when_ICH_VMCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_NPIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled while the List registers contain no interrupts in the pending state." name="Maintenance_interrupt_signaled_while_the_List_registers_contain_no_interrupts_in_the_pending_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_LRENPIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt is asserted while the EOIcount field is not 0." name="Maintenance_interrupt_is_asserted_while_the_EOIcount_field_is_not_0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_UIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt is asserted if none, or only one, of the List register entries is marked as a valid interrupt." name="Maintenance_interrupt_is_asserted_if_none_or_only_one_of_the_List_register_entries_is_marked_as_a_valid_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_En">
    <tcf:enumItem description="Virtual CPU interface operation disabled." name="Virtual_CPU_interface_operation_disabled" number="0"/>
    <tcf:enumItem description="Virtual CPU interface operation enabled." name="Virtual_CPU_interface_operation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LRC_n_State">
    <tcf:enumItem description="Inactive" name="Inactive" number="0"/>
    <tcf:enumItem description="Pending" name="Pending" number="1"/>
    <tcf:enumItem description="Active" name="Active" number="2"/>
    <tcf:enumItem description="Pending and active." name="Pending_and_active" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LRC_n_HW">
    <tcf:enumItem description="The interrupt is triggered entirely by software. No notification is sent to the Distributor when the virtual interrupt is deactivated." name="The_interrupt_is_triggered_entirely_by_software" number="0"/>
    <tcf:enumItem description="The interrupt maps directly to a hardware interrupt. A deactivate interrupt request is sent to the Distributor when the virtual interrupt is deactivated, using the pINTID field from this register to indicate the physical INTID..." name="The_interrupt_maps_directly_to_a_hardware_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LRC_n_Group">
    <tcf:enumItem description="This is a Group 0 virtual interrupt. ICH_VMCR.VFIQEn determines whether it is signaled as a virtual IRQ or as a virtual FIQ, and ICH_VMCR.VENG0 enables signaling of this interrupt to the virtual machine." name="This_is_a_Group_0_virtual_interrupt" number="0"/>
    <tcf:enumItem description="This is a Group 1 virtual interrupt, signaled as a virtual IRQ. ICH_VMCR.VENG1 enables the signaling of this interrupt to the virtual machine..." name="This_is_a_Group_1_virtual_interrupt_signaled_as_a_virtual_IRQ" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_VGrp1D">
    <tcf:enumItem description="vPE Group 1 Disabled maintenance interrupt not asserted." name="vPE_Group_1_Disabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="vPE Group 1 Disabled maintenance interrupt asserted." name="vPE_Group_1_Disabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_VGrp1E">
    <tcf:enumItem description="vPE Group 1 Enabled maintenance interrupt not asserted." name="vPE_Group_1_Enabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="vPE Group 1 Enabled maintenance interrupt asserted." name="vPE_Group_1_Enabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_VGrp0D">
    <tcf:enumItem description="vPE Group 0 Disabled maintenance interrupt not asserted." name="vPE_Group_0_Disabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="vPE Group 0 Disabled maintenance interrupt asserted." name="vPE_Group_0_Disabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_VGrp0E">
    <tcf:enumItem description="vPE Group 0 Enabled maintenance interrupt not asserted." name="vPE_Group_0_Enabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="vPE Group 0 Enabled maintenance interrupt asserted." name="vPE_Group_0_Enabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_NP">
    <tcf:enumItem description="No Pending maintenance interrupt not asserted." name="No_Pending_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="No Pending maintenance interrupt asserted." name="No_Pending_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_LRENP">
    <tcf:enumItem description="List Register Entry Not Present maintenance interrupt not asserted." name="List_Register_Entry_Not_Present_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="List Register Entry Not Present maintenance interrupt asserted." name="List_Register_Entry_Not_Present_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_U">
    <tcf:enumItem description="Underflow maintenance interrupt not asserted." name="Underflow_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="Underflow maintenance interrupt asserted." name="Underflow_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EOI">
    <tcf:enumItem description="End Of Interrupt maintenance interrupt not asserted." name="End_Of_Interrupt_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="End Of Interrupt maintenance interrupt asserted." name="End_Of_Interrupt_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VEOIM">
    <tcf:enumItem description="ICV_EOIR0 and ICV_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICV_DIR are UNPREDICTABLE." name="ICV_EOIR0_and_ICV_EOIR1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICV_EOIR0 and ICV_EOIR1 provide priority drop functionality only. ICV_DIR provides interrupt deactivation functionality." name="ICV_EOIR0_and_ICV_EOIR1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VCBPR">
    <tcf:enumItem description="ICV_BPR0 determines the preemption group for virtual Group 0 interrupts only..." name="ICV_BPR0_determines_the_preemption_group_for_virtual_Group_0_interrupts_only" number="0"/>
    <tcf:enumItem description="ICV_BPR0 determines the preemption group for both virtual Group 0 and virtual Group 1 interrupts..." name="ICV_BPR0_determines_the_preemption_group_for_both_virtual_Group_0_and_virtual_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VFIQEn">
    <tcf:enumItem description="Group 0 virtual interrupts are presented as virtual IRQs." name="Group_0_virtual_interrupts_are_presented_as_virtual_IRQs" number="0"/>
    <tcf:enumItem description="Group 0 virtual interrupts are presented as virtual FIQs." name="Group_0_virtual_interrupts_are_presented_as_virtual_FIQs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VAckCtl">
    <tcf:enumItem description="If the highest priority pending interrupt is Group 1, a read of GICV_IAR or GICV_HPPIR returns an INTID of 1022." name="If_the_highest_priority_pending_interrupt_is_Group_1_a_read_of_GICV_IAR_or_GICV_HPPIR_returns_an_INTID_of_1022" number="0"/>
    <tcf:enumItem description="If the highest priority pending interrupt is Group 1, a read of GICV_IAR or GICV_HPPIR returns the INTID of the corresponding interrupt." name="If_the_highest_priority_pending_interrupt_is_Group_1_a_read_of_GICV_IAR_or_GICV_HPPIR_returns_the_INTID_of_the_corresponding_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VENG1">
    <tcf:enumItem description="Virtual Group 1 interrupts are disabled." name="Virtual_Group_1_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Virtual Group 1 interrupts are enabled." name="Virtual_Group_1_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VENG0">
    <tcf:enumItem description="Virtual Group 0 interrupts are disabled." name="Virtual_Group_0_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Virtual Group 0 interrupts are enabled." name="Virtual_Group_0_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_IDbits">
    <tcf:enumItem description="16 bits." name="_16_bits" number="0"/>
    <tcf:enumItem description="24 bits." name="_24_bits" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_SEIS">
    <tcf:enumItem description="The virtual CPU interface logic does not support generation of SEIs." name="The_virtual_CPU_interface_logic_does_not_support_generation_of_SEIs" number="0"/>
    <tcf:enumItem description="The virtual CPU interface logic supports generation of SEIs." name="The_virtual_CPU_interface_logic_supports_generation_of_SEIs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_A3V">
    <tcf:enumItem description="The virtual CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers." name="The_virtual_CPU_interface_logic_only_supports_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="0"/>
    <tcf:enumItem description="The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers." name="The_virtual_CPU_interface_logic_supports_non_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_nV4">
    <tcf:enumItem description="The CPU interface logic supports direct injection of virtual interrupts." name="The_CPU_interface_logic_supports_direct_injection_of_virtual_interrupts" number="0"/>
    <tcf:enumItem description="The CPU interface logic does not support direct injection of virtual interrupts." name="The_CPU_interface_logic_does_not_support_direct_injection_of_virtual_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_TDS">
    <tcf:enumItem description="Implementation does not support ICH_HCR.TDIR." name="Implementation_does_not_support_ICH_HCR" number="0"/>
    <tcf:enumItem description="Implementation supports ICH_HCR.TDIR." name="Implementation_supports_ICH_HCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICV_CTLR_A3V">
    <tcf:enumItem description="The virtual CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers." name="The_virtual_CPU_interface_logic_only_supports_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="0"/>
    <tcf:enumItem description="The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers." name="The_virtual_CPU_interface_logic_supports_non_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICV_CTLR_SEIS">
    <tcf:enumItem description="The virtual CPU interface logic does not support local generation of SEIs." name="The_virtual_CPU_interface_logic_does_not_support_local_generation_of_SEIs" number="0"/>
    <tcf:enumItem description="The virtual CPU interface logic supports local generation of SEIs." name="The_virtual_CPU_interface_logic_supports_local_generation_of_SEIs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICV_CTLR_IDbits">
    <tcf:enumItem description="16 bits." name="_16_bits" number="0"/>
    <tcf:enumItem description="24 bits." name="_24_bits" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICV_CTLR_EOImode">
    <tcf:enumItem description="ICV_EOIR0 and ICV_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICV_DIR are UNPREDICTABLE." name="ICV_EOIR0_and_ICV_EOIR1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICV_EOIR0 and ICV_EOIR1 provide priority drop functionality only. ICV_DIR provides interrupt deactivation functionality." name="ICV_EOIR0_and_ICV_EOIR1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICV_CTLR_CBPR">
    <tcf:enumItem description="ICV_BPR0 determines the preemption group for virtual Group 0 interrupts only..." name="ICV_BPR0_determines_the_preemption_group_for_virtual_Group_0_interrupts_only" number="0"/>
    <tcf:enumItem description="ICV_BPR0 determines the preemption group for both virtual Group 0 and virtual Group 1 interrupts..." name="ICV_BPR0_determines_the_preemption_group_for_both_virtual_Group_0_and_virtual_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICV_IGRPEN0_Enable">
    <tcf:enumItem description="Virtual Group 0 interrupts are disabled." name="Virtual_Group_0_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Virtual Group 0 interrupts are enabled." name="Virtual_Group_0_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICV_IGRPEN1_Enable">
    <tcf:enumItem description="Virtual Group 1 interrupts are disabled." name="Virtual_Group_1_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Virtual Group 1 interrupts are enabled." name="Virtual_Group_1_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
