# Chip-Multi-Processors-Memory-System-Advanced-Cache-DRAM-Design-for-Multicore-Processors

This is a simulation to mimic the memory system hierarchy (L1 cache, L2 cache and DRAM) in a multicore processor. It also deals with how the requests are handled when it hits or misses the cache.

