Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.2.446
Sat Jun 20 17:28:22 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -n TABLE_3_1 -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -dram -type romblk -addr_width 4 -num_words 16 -data_width 1 -outdata UNREGISTERED -memfile /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.mem -memformat hex 
    Circuit name     : TABLE_3_1
    Module type      : rom
    Module Version   : 2.8
    Address width    : 4
    Data width       : 1
    Ports            : 
	Inputs       : Address[3:0]
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    Memory file      : /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.mem
    EDIF output      : TABLE_3_1.edn
    Verilog output   : TABLE_3_1.v
    Verilog template : TABLE_3_1_tmpl.v
    Verilog testbench: tb_TABLE_3_1_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : TABLE_3_1.srp
    Estimated Resource Usage:
            LUT : 1

END   SCUBA Module Synthesis

File: TABLE_3_1.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


