#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 21 08:03:10 2023
# Process ID: 11128
# Current directory: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4576 C:\Users\klinez\ECE212_Kline_Wurm\Lab 02\project\Lab 02\Lab 02.xpr
# Log file: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/vivado.log
# Journal file: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter_2.sv}}]
set_property is_enabled false [get_files  {{C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/counter_6.sv}}]
add_files -norecurse {C:/Users/klinez/Downloads/lab02-Noah/lab02/RTL/single_pulser.sv C:/Users/klinez/Downloads/lab02-Noah/lab02/RTL/debouce.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 21 08:10:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 21 08:10:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 21 08:11:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 21 08:11:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.602 ; gain = 0.809
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2530A
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 21 08:18:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 21 08:18:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.422 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2530A
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3686.879 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3686.879 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3686.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3821.984 ; gain = 1100.562
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dig_clock_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3870.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dig_clock_top' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/dig_clock_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dig_clock' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dig_clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/klinez/Downloads/lab02-Noah/lab02/RTL/debouce.sv:13]
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_MS bound to: 10 - type: integer 
	Parameter CTRBITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/klinez/Downloads/lab02-Noah/lab02/RTL/debouce.sv:13]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/klinez/Downloads/lab02-Noah/lab02/RTL/single_pulser.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (2#1) [C:/Users/klinez/Downloads/lab02-Noah/lab02/RTL/single_pulser.sv:12]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1000 - type: integer 
	Parameter PERIOD_US bound to: 1000000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (3#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/period_enb.sv:20]
WARNING: [Synth 8-7071] port 'clr' of module 'period_enb' is unconnected for instance 'U_per' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dig_clock.sv:40]
WARNING: [Synth 8-7023] instance 'U_per' of module 'period_enb' has 4 connections declared, but only 3 given [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dig_clock.sv:40]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter.sv:11]
	Parameter MOD bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter.sv:11]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter.sv:11]
	Parameter MOD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (4#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter.sv:11]
INFO: [Synth 8-6157] synthesizing module 'hr_ctr' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/hr_ctr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'hr_ctr' (5#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/hr_ctr.sv:23]
WARNING: [Synth 8-689] width (4) of port connection 'h0' does not match port width (7) of module 'hr_ctr' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dig_clock.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'dig_clock' (6#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dig_clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:18]
INFO: [Synth 8-6157] synthesizing module 'period_enb__parameterized0' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 1000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb__parameterized0' (6#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/period_enb.sv:20]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter.sv:11]
	Parameter MOD bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (6#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter.sv:11]
WARNING: [Synth 8-689] width (3) of port connection 'q' does not match port width (4) of module 'counter__parameterized1' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:34]
WARNING: [Synth 8-7071] port 'Carry' of module 'counter' is unconnected for instance 'U_CT' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:34]
WARNING: [Synth 8-7023] instance 'U_CT' of module 'counter' has 5 connections declared, but only 4 given [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:34]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8_n' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dec_3_8_n.sv:11]
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dec_3_8_n.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8_n' (7#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/dec_3_8_n.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/mux8.sv:11]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/mux8.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (8#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/mux8.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (9#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ext_n.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (10#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'dig_clock_top' (11#1) [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/dig_clock_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3885.340 ; gain = 14.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3903.180 ; gain = 32.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3903.180 ; gain = 32.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3903.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/constraints/sevenseg_ctl_constraint.xdc]
Finished Parsing XDC File [C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/constraints/sevenseg_ctl_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4008.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4072.777 ; gain = 202.133
32 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4072.777 ; gain = 202.133
close_design
close_hw_manager
