<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US4767722 - Method for making planar vertical channel DMOS structures - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method for making planar vertical channel DMOS structures"><meta name="DC.contributor" content="Richard A. Blanchard" scheme="inventor"><meta name="DC.contributor" content="Siliconix Incorporated" scheme="assignee"><meta name="DC.date" content="1986-3-24" scheme="dateSubmitted"><meta name="DC.description" content="A DMOS power transistor has a vertical gate and a planar top surface. A vertical gate fills a rectangular groove lined with a dielectric material which extends downward so that source and body regions lie on each side of the dielectric groove. Carriers flow vertically between source and body regions and the structure has a flat surface for all masking steps."><meta name="DC.date" content="1988-8-30" scheme="issued"><meta name="DC.relation" content="EP:0164095:A2" scheme="references"><meta name="DC.relation" content="JP:S53149771" scheme="references"><meta name="DC.relation" content="JP:S55146976" scheme="references"><meta name="DC.relation" content="JP:S583287" scheme="references"><meta name="DC.relation" content="JP:S5850752" scheme="references"><meta name="DC.relation" content="JP:S59108325" scheme="references"><meta name="DC.relation" content="JP:S5965447" scheme="references"><meta name="DC.relation" content="US:3398339" scheme="references"><meta name="DC.relation" content="US:3412297" scheme="references"><meta name="DC.relation" content="US:3500139" scheme="references"><meta name="DC.relation" content="US:3518509" scheme="references"><meta name="DC.relation" content="US:4344081" scheme="references"><meta name="DC.relation" content="US:4345265" scheme="references"><meta name="DC.relation" content="US:4353086" scheme="references"><meta name="DC.relation" content="US:4364074" scheme="references"><meta name="DC.relation" content="US:4374455" scheme="references"><meta name="DC.relation" content="US:4454646" scheme="references"><meta name="DC.relation" content="US:4454647" scheme="references"><meta name="DC.relation" content="US:4455740" scheme="references"><meta name="DC.relation" content="US:4509249" scheme="references"><meta name="DC.relation" content="US:4520552" scheme="references"><meta name="DC.relation" content="US:4528047" scheme="references"><meta name="DC.relation" content="US:4546367" scheme="references"><meta name="DC.relation" content="US:4554728" scheme="references"><meta name="DC.relation" content="US:4571815" scheme="references"><meta name="DC.relation" content="US:4582565" scheme="references"><meta name="DC.relation" content="US:4593302" scheme="references"><meta name="DC.relation" content="US:4596999" scheme="references"><meta name="DC.relation" content="US:4631803" scheme="references"><meta name="DC.relation" content="US:4639754" scheme="references"><meta name="DC.relation" content="US:4680853" scheme="references"><meta name="DC.relation" content="US:4682405" scheme="references"><meta name="citation_reference" content="Ammar et al., &quot;UMOS Transistors on (110) Silicon&quot;, IEEE Transactions on Electron Devices, vol. ED-27, No. 5, May 1980, pp. 907-914."><meta name="citation_reference" content="Ammar et al., UMOS Transistors on (110) Silicon , IEEE Transactions on Electron Devices, vol. ED 27, No. 5, May 1980, pp. 907 914."><meta name="citation_reference" content="Baliga, &quot;The Insulated Gate Transistor: A New Three-Terminal MOS Controlled Dipolar Power Device, IEEE Trans. on Elect. Dev., vol. Ed. 31, Jun. 84, pp. 821-828."><meta name="citation_reference" content="Baliga, The Insulated Gate Transistor: A New Three Terminal MOS Controlled Dipolar Power Device, IEEE Trans. on Elect. Dev., vol. Ed. 31, Jun. 84, pp. 821 828."><meta name="citation_reference" content="Ghandhi, &quot;VLSI Fabrication Principles&quot;, John Wiley &amp; Sons, N.Y., 1983, pp. 582-585."><meta name="citation_reference" content="Ghandhi, VLSI Fabrication Principles , John Wiley &amp; Sons, N.Y., 1983, pp. 582 585."><meta name="citation_reference" content="Pshaenich, &quot;MOS Thyristor Improves Power-Switching Circuits&quot;, Electronic Design, May 12, 1983, pp. 165-170."><meta name="citation_reference" content="Pshaenich, MOS Thyristor Improves Power Switching Circuits , Electronic Design, May 12, 1983, pp. 165 170."><meta name="citation_reference" content="Rung et al., &quot;Deep Trench Isolated CMOS Devices&quot;, IEDM 1982, pp. 237-240."><meta name="citation_reference" content="Rung et al., Deep Trench Isolated CMOS Devices , IEDM 1982, pp. 237 240."><meta name="citation_reference" content="Ueda, `A New Vertical Power MOSFET Structure with Extremely Reduced On-Resistance,` IEEE Tras. on Electron Devices, vol. Ed. 32, No. 1, Jan. 85, pp. 2-6."><meta name="citation_reference" content="Ueda, A New Vertical Power MOSFET Structure with Extremely Reduced On Resistance, IEEE Tras. on Electron Devices, vol. Ed. 32, No. 1, Jan. 85, pp. 2 6."><meta name="citation_patent_number" content="US:4767722"><meta name="citation_patent_application_number" content="US:06/843,454"><link rel="canonical" href="http://www.google.com/patents/US4767722"/><meta property="og:url" content="http://www.google.com/patents/US4767722"/><meta name="title" content="Patent US4767722 - Method for making planar vertical channel DMOS structures"/><meta name="description" content="A DMOS power transistor has a vertical gate and a planar top surface. A vertical gate fills a rectangular groove lined with a dielectric material which extends downward so that source and body regions lie on each side of the dielectric groove. Carriers flow vertically between source and body regions and the structure has a flat surface for all masking steps."/><meta property="og:title" content="Patent US4767722 - Method for making planar vertical channel DMOS structures"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("F6jtU9_NCoOosATW8IG4Bw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NOR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("F6jtU9_NCoOosATW8IG4Bw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NOR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us4767722?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US4767722"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=468oBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS4767722&amp;usg=AFQjCNFc80ll37IvJ1EUFK5SS68jIAdSLg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US4767722.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US4767722.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US4767722" style="display:none"><span itemprop="description">A DMOS power transistor has a vertical gate and a planar top surface. A vertical gate fills a rectangular groove lined with a dielectric material which extends downward so that source and body regions lie on each side of the dielectric groove. Carriers flow vertically between source and body regions...</span><span itemprop="url">http://www.google.com/patents/US4767722?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US4767722 - Method for making planar vertical channel DMOS structures</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US4767722 - Method for making planar vertical channel DMOS structures" title="Patent US4767722 - Method for making planar vertical channel DMOS structures"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US4767722 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 06/843,454</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Aug 30, 1988</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Mar 24, 1986</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Mar 24, 1986</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/EP0238749A2">EP0238749A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0238749A3">EP0238749A3</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">06843454, </span><span class="patent-bibdata-value">843454, </span><span class="patent-bibdata-value">US 4767722 A, </span><span class="patent-bibdata-value">US 4767722A, </span><span class="patent-bibdata-value">US-A-4767722, </span><span class="patent-bibdata-value">US4767722 A, </span><span class="patent-bibdata-value">US4767722A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Richard+A.+Blanchard%22">Richard A. Blanchard</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Siliconix+Incorporated%22">Siliconix Incorporated</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US4767722.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US4767722.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US4767722.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (32),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (12),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (157),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (30),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (10)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/4767722&usg=AFQjCNFmxPam_iac_yzvYqW_SWX9TmPdKQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D4767722&usg=AFQjCNEY1H8IcYN_PW60vvRNQIOzTtazMg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D4767722A%26KC%3DA%26FT%3DD&usg=AFQjCNHcQ3if2CWQBoxpXssySCdDcdEOTQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT53306163" lang="EN" load-source="patent-office">Method for making planar vertical channel DMOS structures</invention-title></span><br><span class="patent-number">US 4767722 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA36775975" lang="EN" load-source="patent-office"> <div class="abstract">A DMOS power transistor has a vertical gate and a planar top surface. A vertical gate fills a rectangular groove lined with a dielectric material which extends downward so that source and body regions lie on each side of the dielectric groove. Carriers flow vertically between source and body regions and the structure has a flat surface for all masking steps.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4767722-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4767722-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4767722-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4767722-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4767722-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4767722-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4767722-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4767722-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4767722-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4767722-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(11)</span></span></div><div class="patent-text"><div mxw-id="PCLM4143645" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>I claim:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A method of making a semiconductor device comprising the following steps:<div class="claim-text">forming a first region of a semiconductor material having a first conductivity type;</div> <div class="claim-text">forming a second region of a semiconductor material having a second conductivity type above and in contact with said first region, said second region having a top surface;</div> <div class="claim-text">forming a third region of said first conductivity type in a first portion of said second region, said third region extending to a first portion of said top surface;</div> <div class="claim-text">forming a first groove in said first portion of said top surface, said first groove extending downward through said third and said second regions into said first region so that a first portion of said third region and a first portion of said second region lie on one side of said first groove and a second portion of said third region and a second portion of said second region lie on the other side of said first groove;</div> <div class="claim-text">lining said first groove with a dielectric material, thereby forming a second, inner groove;</div> <div class="claim-text">filling the bottom portion of said second, inner groove with a conductive material so that a top surface of said conductive material in said second, inner groove lies between said first portion and said second portion of said third region, said conductive material serving as a gate; and</div> <div class="claim-text">forming an insulating layer having a planar top surface over the device resulting from the preceding steps, the thickness of the portion of said insulating layer over said conductive material being greater than the thickness of the portion of said insulating layer over said third region.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. A method as in claim 1 wherein said first region is formed on a fourth region of semiconductor material of said second conductivity type.</div>
    </div>
    </div> <div class="claim"> <div num="3" class="claim">
      <div class="claim-text">3. A method of making a semiconductor device comprising the following steps:<div class="claim-text">forming a first region of a semiconductor material having a first conductivity type;</div> <div class="claim-text">forming a second region of a semiconductor material having a second conductivity type above and in contact with said first region, said second region having a top surface;</div> <div class="claim-text">forming a third region of said first conductivity type in a first portion of said second region, said third region extending to a first portion of said top surface;</div> <div class="claim-text">forming a first groove in said top surface, and first groove extending downward into said first region so that a portion of said third region and a portion of said second region lies adjacent said first groove on one side of said first groove;</div> <div class="claim-text">lining said first groove with a dielectric material, thereby forming a second, inner groove;</div> <div class="claim-text">filling the bottom portion of said second, inner groove with a conductive material so that a top surface of said conductive material in said second, inner groove lies opposite said portion of said third region, said conductive material serving as a gate; and</div> <div class="claim-text">forming an insulating layer having a planar top surface over the device resulting from the preceding steps, the thickness of the portion of said insulating layer over said conductive material being greater than the thickness of the portion of said insulating layer over said third region.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. A method as in claim 3 wherein said first region is formed on a fourth region of semiconductor material of said second conductivity type.</div>
    </div>
    </div> <div class="claim"> <div num="5" class="claim">
      <div class="claim-text">5. A method for making a semiconductor device comprising the following steps:<div class="claim-text">providing a first region of semiconductor material having a first conductivity type;</div> <div class="claim-text">forming a second region of semiconductor material having a second conductivity type above said first region;</div> <div class="claim-text">forming a third region of said first conductivity type above a portion of said second region;</div> <div class="claim-text">forming a first groove, said first groove extending downward through said third and said second regions into said first region so that a first portion of said third region and a first portion of said second region lie on at least one side of said first groove;</div> <div class="claim-text">lining said first groove with a dielectric material, thereby forming a second, inner groove;</div> <div class="claim-text">filling the bottom portion of said second, inner groove but not the top portion of said second inner groove with a conductive material so that the top surface of said conductive material in said second, inner groove lies adjacent to the portion of dielectric material adjacent to said third region, said conductive material serving as a gate;</div> <div class="claim-text">forming an insulating layer having a planar top surface over the device resulting from the preceding steps, wherein the portion of the insulating layer over said conductive material is thicker than the portion of the insulating layer over said third region;</div> <div class="claim-text">removing at least a portion of said insulating layer over said third region; and</div> <div class="claim-text">forming a conductive layer electrically contacting said third region.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The method of claim 5 further comprising the steps of:<div class="claim-text">forming a mask on a first portion of said conductive material in said second, inner groove, a second portion of said conductive material not being covered by said mask;</div> <div class="claim-text">removing part of said second portion of said conductive material, the remaining conductive material in said second, inner groove serving as a gate; and</div> <div class="claim-text">and forming an electrically conductive layer for electrically contacting said first portion of said conductive material.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The method of claim 5 further comprising the step of removing a portion of said conductive material in said second, inner groove so that a top portion of said second, inner groove adjacent to said dielectric material is not filled with conductive material, said step of forming an insulating layer comprising the step of forming insulating material in said top portion of said second, inner groove.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The method of claim 5 wherein said step of filling the bottom portion comprises the steps of forming said conductive material in said second, inner groove and on the surface of said third region and then etching said conductive material so that said conductive material on the surface of said third region adjacent to said second, inner groove is removed.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The method of claim 5 wherein said step of filling the bottom portion comprises the step of forming said conductive material in said second inner groove and etching a portion of said conductive material in said second, inner groove.</div>
    </div>
    </div> <div class="claim"> <div num="10" class="claim">
      <div class="claim-text">10. A method for making a semiconductor device comprising the steps of:<div class="claim-text">providing a first region of semiconductor material of a first conductivity type;</div> <div class="claim-text">forming a second region of semiconductor material of a second conductivity type on said first region;</div> <div class="claim-text">forming a plurality of semiconductor regions of said first conductivity type within said second region;</div> <div class="claim-text">etching a plurality of grooves so that each groove extends through an associated one of said regions within said plurality of semiconductor regions, through said second region and into said first region;</div> <div class="claim-text">lining said plurality of grooves with an insulating layer;</div> <div class="claim-text">filling the bottom portion of said grooves with conductive material, said conductive material serving as a gate;</div> <div class="claim-text">forming an insulating layer on said conductive material so that the top surface of said semiconductor device is planar; and</div> <div class="claim-text">electrically contacting the bottom surface of said first region and the top surface of said plurality of semiconductor regions,<div class="claim-text">wherein said plurality of semiconductor regions, first region, second region, and the conductive material in said plurality of grooves serve as a plurality of cells of a vertical transistor.</div> </div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The method of claim 10 wherein at the conclusion of said step of etching a plurality of grooves, each said grooves divide said second region into a plurality of semiconductor regions of said second conductivity type, and wherein said plurality of grooves laterally surround said plurality of semiconductor regions of said first conductivity type and said plurality of semiconductor regions of said second conductivity type, and wherein at the conclusion of said step of filling the bottom portion of said grooves, said gate laterally surrounds said plurality of semiconductor regions of said first and second conductivity type.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES65748387" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD OF THE INVENTION</heading> <p>This invention relates to a double diffused MOS (DMOS) transistor having a vertical channel region, and in particular to a planar DMOS transistor having a vertical gate.</p>
    <heading>BACKGROUND OF THE APPLICATION</heading> <p>Double diffused MOS (DMOS) transistors are well known in the prior art. For example, U.S. Pat. No. 4,344,081, issued to Pao et al. on Aug. 10, 1982, which is incorporated herein by reference, shows on such prior art structure. FIG. 1 shows a cross section of a prior art N-channel DMOS power transistor. This prior art structure includes an N<sup>-</sup>  epitaxial layer 11 formed on an N<sup>+</sup>  silicon substrate 10. Gate oxide layer 16 is formed on epitaxial layer 11 and doped polysilicon gate 15 is formed on oxide layer 16. Oxide layer 9 covers gate 15. P-type body regions 12a and 12b are diffused into epitaxial layer 11, and N<sup>+</sup>  source regions 13a and 13b are diffused into body regions 12a and 12b, respectively. Source regions 13a and 13b are electrically tied to body regions 12a and 12b by metal contacts 18 and 19, respectively. Contacts 18 and 19 are also electrically tied together. Regions 12c1 and 12c2 beneath gate 15 in body regions 12a and 12b, respectively, are channel regions. When the potential between gate 15 and source regions 13a and 13b is sufficiently high and with a positive voltage on drain contact 17, carriers flow laterally from source regions 13a and 13b through channel regions 12a and 12b, respectively, to drain region 11 and then vertically downward through drain region 11 and N<sup>+</sup>  substrate 10 to drain contact 17, as indicated by arrows 20a and 20b in FIG. 1. P-channel DMOS transistors have a similar structure, but P-type and N-type regions are reversed, and a voltage of the opposite sign produces current flow.</p>
    <p>As explained above, the carriers that flow in the prior art vertical DMOS transistors shown in FIG. 1 must change direction, first flowing laterally and then vertically. Carrier flow is more efficient if the source, body and drain regions are arranged vertically as shown in FIG. 2. FIG. 2 shows a cross section of a prior art DMOS transistor with a U shaped gate extending into the epitaxial layer. This structure is due to Ueda et al. and is explained in more detail in A New Vertical Power MOSFET Structure with Extremely Reduced On-Resistance, IEEE TRANSACTIONS ON ELECTRON DEVICES, Vol. ED-32, NO. 1, January 1985, which is incorporated herein by reference. In this prior art structure N<sup>-</sup>  epitaxial layer 11 is again formed on N<sup>+</sup>  substrate 10. A P-type dopant is diffused into epitaxial layer 11 and an N<sup>+</sup> -type dopant is diffused into a portion of the epitaxial layer that has been doped with a P-type dopant. Rectangular groove 23, having vertical walls, is then etched in the epitaxial layer using reactive ion beam etching, thereby creating P-type body regions 20 a and 20b and corresponding N<sup>+</sup>  source regions 21a and 21b as shown in FIG. 2. Source regions 21a and 21b are electrically tied to body regions 20a and 20b, respectively, by metal contacts 18 and 19 which are also electrically tied together. A slight wet etch is then applied to smooth the surface of groove 23. Gate oxide 24 is formed in rectangular groove 23, and a U shaped polysilicon gate 25 is formed over gate oxide 24.</p>
    <p>The prior art structure of FIG. 2 has the advantage that when the gate to source potential is sufficient to turn on the transistor, carriers flow vertically from N<sup>+</sup>  source regions 21a and 21b through channel regions 22c1 and 22c2 in body regions 20a and 20b, respectively, and continue to flow vertically downward through drain region 11 to N<sup>+</sup> substrate 10 and drain contact 17. However, the structure of FIG. 2 has a disadvantage in that it is difficult to fabricate because it requires the formation of a U-shaped gate and results in a transistor with a nonplanar surface.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>A DMOS device is disclosed which has a vertical gate and a planar surface. The device has a flat surface for all masking steps while still allowing contact to be made to the vertical gate.</p>
    <p>In one embodiment, a DMOS power transistor is disclosed which has a drain region of a first conductivity type, a body region of a second conductivity type formed above the drain region, and a source region is first conductivity type. An upward opening rectangular groove extends downward through the source and body regions and into the drain region so that a first source region in a first body region lies on one side of the rectangular groove and a second source region in a second body region lies on the other side of the rectangular groove.</p>
    <p>The upward opening rectangular groove is lined with an upward opening dielectric region which is filled with the gate region so that a vertical gate is formed having a top surface which lies between the first and second source regions. An insulating layer is then formed over the above structure so that a transistor with a planar surface is obtained. In operation, carriers flow vertically between the source and drain regions.</p>
    <p>In another embodiment, a semiconductor device having a vertical gate region is formed in a block of semiconductor material. The vertical gate region lies in an upward opening dielectric region which lines an upward opening rectangular groove. A source region of a first conductivity type is formed above a body region of a second conductivity type which lies above a drain region of a first conductivity type. The source, body and drain regions are all adjacent one vertical surface of the dielectric material. The top surface of the vertical gate region lies opposite the source region and the bottom surface of the gate region lies opposite the drain region. The second embodiment also includes an insulating layer formed over the gate, source and body regions resulting in a device with a planar top surface. Still other embodiments are described below.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWING</heading> <p>FIG. 1 shows a prior art N-channel DMOS transistor;</p>
    <p>FIG. 2 shows a prior art DMOS transistor having vertical channel regions;</p>
    <p>FIG. 3 shows one embodiment of the DMOS structure of the present invention;</p>
    <p>FIGS. 4a through 4f show process steps in the formation of the transistor shown in FIG. 3;</p>
    <p>FIG. 5 shows a second embodiment of the DMOS transistor of the present invention;</p>
    <p>FIG. 6 shows a third embodiment of the DMOS transistor of the present invention;</p>
    <p>FIG. 7 shows a cross-section of an insulated gate transistor formed according to the present invention;</p>
    <p>FIG. 8 shows a cross-section of an MOS-gated silicon controlled rectifier formed according to the present invention; and</p>
    <p>FIG. 9 shows a top view of one surface geometry employed by the present invention.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>FIG. 3 shows one embodiment of the vertical gate planar DMOS power transistor of the present invention. The process sequence for fabricating this N-channel transistor is shown in FIGS. 4a-4f. In other embodiments, the vertical gate planar DMOS transistor of the present invention is a P-channel device.</p>
    <p>Substrate 10 shown in FIG. 4a is a silicon wafer doped with N-type impurities so that its resistivity is within the range of 0.005 to 0.1 ohm-cm (in one embodiment, 0.02 ohm-cm). An N-type epitaxial layer 11 having a resistivity between 0.2 and 100 ohm-cm (in one embodiment, 2.4 ohm-cm) is then grown on substrate 10 to a thickness between 6 and 150 microns (in one embodiment, 13.5μ). Substrate 10 and epitaxial layer 11 typically have a [100] crystal orientation.</p>
    <p>A layer of dielectric material (not shown) is then formed over the wafer by heating the wafer in an oxygen atmosphere at about 900°-1200° C. to form a silicon dioxide layer approximately 1,000-10,000 Å thick over the surface of the wafer. Using standard photoresist techniques, a body mask pattern is transferred to the surface of the silicon dioxide layer which exposes those regions of the silicon dioxide layer through which ions are implanted to form P region 20. (In one version, no body mask is needed, and P-type dopant is implanted to form region 20.) In one embodiment, P region 20 is formed by implanting boron ions at a dosage between 10<sup>13</sup> and 2×10<sup>14</sup> ions/cm<sup>2</sup> at an energy level between 40 and 120 KEV and then annealing the structure for approximately 4 to 12 hours in an atmosphere of oxygen or nitrogen. P region 20 typically ranges in depth from 2 to 4 microns. Alternatively, P region 20 may be formed using standard diffusion techniques.</p>
    <p>After a source mask is applied to the wafer, the wafer may then be etched to thin or remove the silicon dioxide formed during the annealing process. (If the oxide formed after the body diffusion is not too thick, i.e., it does not block the implant, no thinning etch is needed.) An N-type ion implantation is performed using arsenic or phosphorus ions at a dosage between 5×10<sup>14</sup> and 1×10<sup>16</sup> ions/cm<sup>2</sup> using an implant energy of 50 to 150 KEV. The wafer is then annealed at a temperature of 900°-1200° C. for approximately 0.5 to 3 hours in an atmosphere of oxygen and nitrogen to form N<sup>+</sup>  source region 21 which typically ranges in depth from 1 to 2 microns.</p>
    <p>The silicon dioxide layer 30 is formed during the above source drive-in. A gate groove mask (not shown) is applied, and the SiO<sub>2</sub> layer is etched using buffered HF.</p>
    <p>As shown in FIG. 4b, rectangular groove 31 having vertical sidewalls is then etched using reactive ion beam etching or other etching technique which permits anisotropic etching regardless of crystallographic orientation. Groove 31 preferably has a width less than or equal to 2 μm and a depth between 3 μm and 10 μm. As shown in FIG. 4c, gate dielectric layer 32 is then formed over the surfaces of the groove 31. In one embodiment, gate dielectric layer 32 is  silicon dioxide having a thickness in a range of 500-1000 Å and is formed by heating the wafer in an oxygen ambient containing water at a temperature of 900°-1100° C. for 0.5 to two hours (in another embodiment, insulating layer 32 is a combination of silicon dioxide and silicon nitride which is either grown or deposited). The gate dielectric forms an inner, upward opening, rectangular groove 31*.</p>
    <p>Polysilicon layer 33 (shown in FIG. 4d) is then deposited using a low pressure chemical vapor deposition process (LPCVD) to a thickness sufficient to fill rectangular groove 31*. For example, if groove 31 is 1.5 microns wide and 6 microns deep, polycrystalline silicon layer 33 is deposited with a thickness of 1-2 μm. Polycrystalline silicon layer 33 is doped either during deposition or subsequent to deposition, typically using phosphorus, so that it has a sheet resistance of between 30 and 50 ohms/square. Alternatively, in another embodiment, layer 33 comprises a layer of silicide formed using conventional techniques to a depth sufficient to fill rectangular groove 31*.</p>
    <p>Polycrystalline silicon layer 33 is then subjected to a CF<sub>4</sub> etch or another etch technique without using a mask in the trenched area, groove 31*, (except for a mask (not shown) which may be placed at any convenient point along the length of groove 31 in order to keep a contact pad (not shown) to the to-be-formed gate 34 shown in FIG. 4e) in order to remove the polycrystalline silicon not in groove 31*. The portion of polycrystalline silicon layer 33 remaining in groove 31* after the CF<sub>4</sub> etch is denoted by 34 in FIG. 4e and serves as the gate of the vertical DMOS transistor. The etch is continued until top surface 34a lies 0.25-0.5 μm below the top surface of layer 30. This top surface depth is controlled by etch time past clearing the field. The etch must be terminated so that gate 34 overlaps N<sup>+</sup>  regions 21a and 21b shown in FIG. 4f after the subsequent oxidizing step. The wafer is then oxidized in an atmosphere containing oxygen (which consumes a portion of polysilicon layer 33 in groove 31*) until the top surface of the oxidized portion 35 above gate 34 forms an essentially flat (planar) surface with the top surface of passivating layer 30 whose thickness may also be slightly increased during the formation of region 35. Of importance, the etch to form surface 34a must be terminated sufficiently soon so that after the oxidation which forms silicon dioxide layer 35, the top portion of gate 34 overlaps N<sup>+</sup>  source regions 21a and 21b (see FIG. 4f).</p>
    <p>The above structure has a flat surface for all masking steps while still allowing contact to be made to the gate region. The source/body contact shown schematically in FIG. 3 is fabricated using prior art techniques, and in cross section typically appears as shown in FIG. 1.</p>
    <p>When the gate-to-source potential is sufficiently high and with a positive potential on drain 17 (FIG. 3), electrons flow vertically from N+ source regions 21a and 21b through channel regions 22c1 and 22c2 in body regions 20a and 20b, respectively, and continue to flow vertically downward through drain 11 and N<sup>+</sup>  substrate (drain) 10 to drain contact 17.</p>
    <p>Typically, many DMOS devices similar to the one shown in cross section in FIG. 3 are formed simultaneously. Layout efficiency varies with surface geometry. There is a wide variety of layouts. FIG. 9 shows a top view of one surface geometry employed by this invention, namely, a square source and body region on a square gate grid 35. In FIG. 9, S denotes the locations of the source regions, B the locations of the body regions, and G the locations of the gate regions. The dotted line shown in FIG. 9 corresponds to the cross section shown in FIG. 3. In another layout, (not shown) the gate and source and body regions are interdigited. Another layout (not shown) has hexagonal source and body regions on an hexagonal gate grid. Still another layout employs square source and body regions on a hexagonal gate grid. The latter layout is more efficient than the others. Other source geometries include rectangles, circles and triangles.</p>
    <p>The structure shown in FIG. 3 reduces the total area requirement from 30% to 50% below that of the Ueda device shown in FIG. 2.</p>
    <p>FIG. 5 shows a cross section of an alternate embodiment of the invention in which a P<sup>-</sup>  epitaxial layer 40 is formed on substrate 10 in place of N<sup>-</sup>  epitaxial layer 11 and in which gate 34 in groove 31 reaches through to the N<sup>+</sup>  substrate. In this embodiment the P<sup>-</sup> epitaxial layer serves as the body region of the transistor. This embodiment results in a transistor having a lower on resistance than the device shown in FIG. 4a by as much as a factor of 2 and a lower breakdown voltage (typically around 30 volts) than the device shown in FIG. 4a.</p>
    <p>FIG. 6 shows another alternate embodiment of the invention which is similar to the embodiment shown in FIG. 4f except that groove 31 is formed sufficiently deep so that gate 34 extends completely through the epitaxial layer 11 and into substrate region 10. This alternate embodiment also has a lower on resistance and a lower breakdown voltage (typically about 30 volts) than the device shown in FIG. 4a. This is acceptable in low voltage applications, for example, low voltage motors and Schottky diode replacements.</p>
    <p>The above description has been given in terms of DMOS transistors, but the invention also applies to other MOS-gated devices such as an MOS-gated SCR or a MOS-gated conductivity modulated device.</p>
    <p>FIG. 7 shows a cross section of one embodiment for an insulated gate transistor. FIG. 8 shows a cross section of one embodiment for an MOS-gated silicon controlled rectifier.</p>
    <p>The silicon controlled rectifier shown in FIG. 8 is fabricated in the same manner as explained above for the transistor shown in FIG. 3 in connection with FIGS. 4a through 4f except that the starting material is a silicon substrate 41 heavily doped with P-type material, for example doped with Boron to a resistivity of 0.01 ohm-cm.</p>
    <p>In operation, silicon controlled rectifier 60 is switched on by appropriately biasing source/body terminal 50 (shown schematically in FIG. 8), which provides electrical contact to source regions 21a and 21b and body regions 20a and 20b, gate terminal 49, which contacts gate 34, and substrate contact 51. Gate contact 49 and substrate contact 51 are biased positive relative to source/body contact 50. MOSFET mode conduction is initiated by electrons flowing from source regions 21a and 21b through channel regions 22c1 and 22c2, respectively, to N<sup>-</sup>  drain region 11.</p>
    <p>Drain region 11 also serves as the base for the PNP bipolar (junction) transistors comprising emitter region 20a, base 11, and collector region 41; and emitter region 20b, base 11, and collector region 41, respectively. With substrate contact 51 biased positively with respect to source/body contact 50 and with electrons flowing into base 11, the bipolar transistors are triggered into conduction and may latch in the on state even when the gate bias is removed.</p>
    <p>The insulated gate transistor shown in FIG. 7 is similar to the structure shown in FIG. 8 except that in order to suppress thyristor action, the IGT shown in FIG. 7 is designed with narrow N<sup>+</sup>  source regions 21a and 21b which reduce the lateral body resistance beneath the source regions. See The Insulated Gate Transistor: A New Three-Terminal MOS-Controlled Bipolar Power Device, IEEE Trans. on Electron Devices, Vol. ED-31 No. 6, June 1984, which is incorporated herein by reference. For example, the width w' of N<sup>+</sup>  source regions 21a and 21b in FIG. 7 is typically between 2 μm and 4 μm whereas the width w of N<sup>+</sup>  source regions 21a and 21b in FIG. 8 is typically between 6 μm and 8 μm. The doping profile of the body regions beneath source regions 21a and 21b in FIG. 7 is also selected to reduce lateral body resistance beneath source regions 21a and 21b. See Blanchard, U.S. Pat. No. 4,345,265, issued Aug. 17, 1982, which is incorporated herein by reference. A low lateral body resistance beneath source regions 21a and 21b in FIG. 7 prevents the NPN transistor formed by source regions 21a and 21b, body regions 22c1 and 22c2, and the N-type drain region 11 from becoming active. As long as this NPN bipolar transistor does not turn on, the regenerative action characteristic of an SCR does not occur.</p>
    <p>The above embodiments are meant to be exemplary and not limiting. In view of the above disclosure, many modifications and substitutions will be obvious to one of average skill in the art without departing from the scope of the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3398339">US3398339</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 19, 1966</td><td class="patent-data-table-td patent-date-value">Aug 20, 1968</td><td class="patent-data-table-td ">Sprague Electric Co</td><td class="patent-data-table-td ">Electrical capacitors having insulated extended tabs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3412297">US3412297</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 16, 1965</td><td class="patent-data-table-td patent-date-value">Nov 19, 1968</td><td class="patent-data-table-td ">United Aircraft Corp</td><td class="patent-data-table-td ">Mos field-effect transistor with a onemicron vertical channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3500139">US3500139</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 18, 1968</td><td class="patent-data-table-td patent-date-value">Mar 10, 1970</td><td class="patent-data-table-td ">Philips Corp</td><td class="patent-data-table-td ">Integrated circuit utilizing dielectric plus junction isolation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3518509">US3518509</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 4, 1967</td><td class="patent-data-table-td patent-date-value">Jun 30, 1970</td><td class="patent-data-table-td ">Int Standard Electric Corp</td><td class="patent-data-table-td ">Complementary field-effect transistors on common substrate by multiple epitaxy techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4344081">US4344081</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 14, 1980</td><td class="patent-data-table-td patent-date-value">Aug 10, 1982</td><td class="patent-data-table-td ">Supertex, Inc.</td><td class="patent-data-table-td ">Combined DMOS and a vertical bipolar transistor device and fabrication method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4345265">US4345265</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 14, 1980</td><td class="patent-data-table-td patent-date-value">Aug 17, 1982</td><td class="patent-data-table-td ">Supertex, Inc.</td><td class="patent-data-table-td ">MOS Power transistor with improved high-voltage capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4353086">US4353086</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 1980</td><td class="patent-data-table-td patent-date-value">Oct 5, 1982</td><td class="patent-data-table-td ">Bell Telephone Laboratories, Incorporated</td><td class="patent-data-table-td ">Silicon integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4364074">US4364074</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 12, 1980</td><td class="patent-data-table-td patent-date-value">Dec 14, 1982</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">V-MOS Device with self-aligned multiple electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4374455">US4374455</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 22, 1982</td><td class="patent-data-table-td patent-date-value">Feb 22, 1983</td><td class="patent-data-table-td ">Rca Corporation</td><td class="patent-data-table-td ">Method for manufacturing a vertical, grooved MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4454646">US4454646</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 27, 1981</td><td class="patent-data-table-td patent-date-value">Jun 19, 1984</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Isolation for high density integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4454647">US4454647</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 27, 1981</td><td class="patent-data-table-td patent-date-value">Jun 19, 1984</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Isolation for high density integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4455740">US4455740</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 29, 1982</td><td class="patent-data-table-td patent-date-value">Jun 26, 1984</td><td class="patent-data-table-td ">Tokyo Shibaura Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Method of manufacturing a self-aligned U-MOS semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4509249">US4509249</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 1983</td><td class="patent-data-table-td patent-date-value">Apr 9, 1985</td><td class="patent-data-table-td ">Fujitsu Ltd.</td><td class="patent-data-table-td ">Method for fabricating isolation region in semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4520552">US4520552</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 16, 1984</td><td class="patent-data-table-td patent-date-value">Jun 4, 1985</td><td class="patent-data-table-td ">Thomson-Csf</td><td class="patent-data-table-td ">Semiconductor device with deep grip accessible via the surface and process for manufacturing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4528047">US4528047</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 1984</td><td class="patent-data-table-td patent-date-value">Jul 9, 1985</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for forming a void free isolation structure utilizing etch and refill techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4546367">US4546367</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1982</td><td class="patent-data-table-td patent-date-value">Oct 8, 1985</td><td class="patent-data-table-td ">Eaton Corporation</td><td class="patent-data-table-td ">Lateral bidirectional notch FET with extended gate insulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4554728">US4554728</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 27, 1984</td><td class="patent-data-table-td patent-date-value">Nov 26, 1985</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Simplified planarization process for polysilicon filled trenches</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4571815">US4571815</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 12, 1984</td><td class="patent-data-table-td patent-date-value">Feb 25, 1986</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Method of making vertical channel field controlled device employing a recessed gate structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4582565">US4582565</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 8, 1984</td><td class="patent-data-table-td patent-date-value">Apr 15, 1986</td><td class="patent-data-table-td ">Oki Electric Company Industry, Ltd.</td><td class="patent-data-table-td ">Method of manufacturing integrated semiconductor circuit devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4593302">US4593302</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 18, 1980</td><td class="patent-data-table-td patent-date-value">Jun 3, 1986</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Process for manufacture of high power MOSFET with laterally distributed high carrier density beneath the gate oxide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4596999">US4596999</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 22, 1984</td><td class="patent-data-table-td patent-date-value">Jun 24, 1986</td><td class="patent-data-table-td ">Bbc Brown, Boveri &amp; Company, Ltd.</td><td class="patent-data-table-td ">Power semiconductor component and process for its manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4631803">US4631803</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 14, 1985</td><td class="patent-data-table-td patent-date-value">Dec 30, 1986</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Forming thin stress relieving oxide layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4639754">US4639754</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 25, 1985</td><td class="patent-data-table-td patent-date-value">Jan 27, 1987</td><td class="patent-data-table-td ">Rca Corporation</td><td class="patent-data-table-td ">Vertical MOSFET with diminished bipolar effects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4680853">US4680853</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 30, 1986</td><td class="patent-data-table-td patent-date-value">Jul 21, 1987</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Process for manufacture of high power MOSFET with laterally distributed high carrier density beneath the gate oxide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4682405">US4682405</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 22, 1985</td><td class="patent-data-table-td patent-date-value">Jul 28, 1987</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Methods for forming lateral and vertical DMOS transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0164095A2?cl=en">EP0164095A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 4, 1985</td><td class="patent-data-table-td patent-date-value">Dec 11, 1985</td><td class="patent-data-table-td ">Eaton Corporation</td><td class="patent-data-table-td ">Vertical bidirectional stacked power fet</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=468oBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS583287A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEegWhnFRQtRKZzUorPphvSwCVrfw">JPS583287A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=468oBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS5850752A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHEcuCOVktXTTJNxv_-j8xMs90U3Q">JPS5850752A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=468oBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS5965447A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFRgPIdvMjkIBMNvxafpiSfP3atxA">JPS5965447A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=468oBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS53149771A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEScqtohJepNJnKQI66sVb1hO3S1A">JPS53149771A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=468oBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS55146976A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFpvYrnkEafOfBwgy8LC07npYr9vA">JPS55146976A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=468oBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS59108325A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFyIGcwhD6vpVyTTmGtqnz0jg2a_Q">JPS59108325A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ammar et al., "<a href='http://scholar.google.com/scholar?q="UMOS+Transistors+on+%28110%29+Silicon"'>UMOS Transistors on (110) Silicon</a>", IEEE Transactions on Electron Devices, vol. ED-27, No. 5, May 1980, pp. 907-914.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Ammar et al., UMOS Transistors on (110) Silicon , IEEE Transactions on Electron Devices, vol. ED 27, No. 5, May 1980, pp. 907 914.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Baliga, "The Insulated Gate Transistor: A New Three-Terminal MOS Controlled Dipolar Power Device, IEEE Trans. on Elect. Dev., vol. Ed. 31, Jun. 84, pp. 821-828.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Baliga, The Insulated Gate Transistor: A New Three Terminal MOS Controlled Dipolar Power Device, IEEE Trans. on Elect. Dev., vol. Ed. 31, Jun. 84, pp. 821 828.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ghandhi, "<a href='http://scholar.google.com/scholar?q="VLSI+Fabrication+Principles"'>VLSI Fabrication Principles</a>", John Wiley &amp; Sons, N.Y., 1983, pp. 582-585.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Ghandhi, VLSI Fabrication Principles , John Wiley &amp; Sons, N.Y., 1983, pp. 582 585.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Pshaenich, "<a href='http://scholar.google.com/scholar?q="MOS+Thyristor+Improves+Power-Switching+Circuits"'>MOS Thyristor Improves Power-Switching Circuits</a>", Electronic Design, May 12, 1983, pp. 165-170.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Pshaenich, MOS Thyristor Improves Power Switching Circuits , Electronic Design, May 12, 1983, pp. 165 170.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rung et al., "<a href='http://scholar.google.com/scholar?q="Deep+Trench+Isolated+CMOS+Devices"'>Deep Trench Isolated CMOS Devices</a>", IEDM 1982, pp. 237-240.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Rung et al., Deep Trench Isolated CMOS Devices , IEDM 1982, pp. 237 240.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ueda, `A New Vertical Power MOSFET Structure with Extremely Reduced On-Resistance,` IEEE Tras. on Electron Devices, vol. Ed. 32, No. 1, Jan. 85, pp. 2-6.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Ueda, A New Vertical Power MOSFET Structure with Extremely Reduced On Resistance, IEEE Tras. on Electron Devices, vol. Ed. 32, No. 1, Jan. 85, pp. 2 6.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4881105">US4881105</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 13, 1988</td><td class="patent-data-table-td patent-date-value">Nov 14, 1989</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Integrated trench-transistor structure and fabrication process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4929991">US4929991</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 5, 1989</td><td class="patent-data-table-td patent-date-value">May 29, 1990</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Rugged lateral DMOS transistor structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4967245">US4967245</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 14, 1988</td><td class="patent-data-table-td patent-date-value">Oct 30, 1990</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench power MOSFET device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4969027">US4969027</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 18, 1988</td><td class="patent-data-table-td patent-date-value">Nov 6, 1990</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Power bipolar transistor device with integral antisaturation diode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5021355">US5021355</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 18, 1990</td><td class="patent-data-table-td patent-date-value">Jun 4, 1991</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of fabricating cross-point lightly-doped drain-source trench transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5023196">US5023196</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 29, 1990</td><td class="patent-data-table-td patent-date-value">Jun 11, 1991</td><td class="patent-data-table-td ">Motorola Inc.</td><td class="patent-data-table-td ">Method for forming a MOSFET with substrate source contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5034785">US5034785</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 24, 1988</td><td class="patent-data-table-td patent-date-value">Jul 23, 1991</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Planar vertical channel DMOS structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5040043">US5040043</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 12, 1989</td><td class="patent-data-table-td patent-date-value">Aug 13, 1991</td><td class="patent-data-table-td ">Nippon Telegraph And Telephone Corporation</td><td class="patent-data-table-td ">Power semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5072266">US5072266</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 27, 1988</td><td class="patent-data-table-td patent-date-value">Dec 10, 1991</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5082795">US5082795</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 1, 1988</td><td class="patent-data-table-td patent-date-value">Jan 21, 1992</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Window opening; vertical channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5108938">US5108938</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 1, 1991</td><td class="patent-data-table-td patent-date-value">Apr 28, 1992</td><td class="patent-data-table-td ">Grumman Aerospace Corporation</td><td class="patent-data-table-td ">Method of making a trench gate complimentary metal oxide semiconductor transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5164325">US5164325</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 8, 1987</td><td class="patent-data-table-td patent-date-value">Nov 17, 1992</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Method of making a vertical current flow field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5200637">US5200637</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 22, 1991</td><td class="patent-data-table-td patent-date-value">Apr 6, 1993</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">MOS transistor and differential amplifier circuit with low offset</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5212396">US5212396</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 17, 1991</td><td class="patent-data-table-td patent-date-value">May 18, 1993</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Conductivity modulated field effect transistor with optimized anode emitter and anode base impurity concentrations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5285094">US5285094</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 29, 1992</td><td class="patent-data-table-td patent-date-value">Feb 8, 1994</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Vertical insulated gate semiconductor device with less influence from the parasitic bipolar effect</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5298442">US5298442</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 18, 1991</td><td class="patent-data-table-td patent-date-value">Mar 29, 1994</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Providing first and third regions of first conductivity type and second region of second conductivity type in middle</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5326711">US5326711</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 4, 1993</td><td class="patent-data-table-td patent-date-value">Jul 5, 1994</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">High performance high voltage vertical transistor and method of fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5352915">US5352915</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 9, 1993</td><td class="patent-data-table-td patent-date-value">Oct 4, 1994</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Semiconductor component having two integrated insulated gate field effect devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5378655">US5378655</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 1994</td><td class="patent-data-table-td patent-date-value">Jan 3, 1995</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Method of manufacturing a semiconductor device comprising an insulated gate field effect device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5405794">US5405794</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 1994</td><td class="patent-data-table-td patent-date-value">Apr 11, 1995</td><td class="patent-data-table-td ">Philips Electronics North America Corporation</td><td class="patent-data-table-td ">Method of producing VDMOS device of increased power density</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5506421">US5506421</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 24, 1992</td><td class="patent-data-table-td patent-date-value">Apr 9, 1996</td><td class="patent-data-table-td ">Cree Research, Inc.</td><td class="patent-data-table-td ">Power MOSFET in silicon carbide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5508534">US5508534</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 7, 1995</td><td class="patent-data-table-td patent-date-value">Apr 16, 1996</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5514604">US5514604</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 15, 1995</td><td class="patent-data-table-td patent-date-value">May 7, 1996</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Vertical channel silicon carbide metal-oxide-semiconductor field effect transistor with self-aligned gate for microwave and power applications, and method of making</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5576245">US5576245</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 1992</td><td class="patent-data-table-td patent-date-value">Nov 19, 1996</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Method of making vertical current flow field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5723376">US5723376</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 7, 1996</td><td class="patent-data-table-td patent-date-value">Mar 3, 1998</td><td class="patent-data-table-td ">Nippondenso Co., Ltd.</td><td class="patent-data-table-td ">Method of manufacturing SiC semiconductor device having double oxide film formation to reduce film defects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5759920">US5759920</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 15, 1996</td><td class="patent-data-table-td patent-date-value">Jun 2, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">First reactive ion etching for high etch rate of polysilicon film; second reactive ion etching is a low polysilicon etch rate process; non-uniformities of surface are removed by sputtering</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5767546">US5767546</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 30, 1994</td><td class="patent-data-table-td patent-date-value">Jun 16, 1998</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Laternal power mosfet having metal strap layer to reduce distributed resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5770878">US5770878</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 10, 1996</td><td class="patent-data-table-td patent-date-value">Jun 23, 1998</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Trench MOS gate device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5945709">US5945709</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 6, 1997</td><td class="patent-data-table-td patent-date-value">Aug 31, 1999</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Integrated circuit die having thick bus to reduce distributed resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6043125">US6043125</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 10, 1997</td><td class="patent-data-table-td patent-date-value">Mar 28, 2000</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Method of fabricating vertical power MOSFET having low distributed resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6066877">US6066877</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 6, 1997</td><td class="patent-data-table-td patent-date-value">May 23, 2000</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Vertical power MOSFET having thick metal layer to reduce distributed resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6090669">US6090669</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 9, 1996</td><td class="patent-data-table-td patent-date-value">Jul 18, 2000</td><td class="patent-data-table-td ">Consorzio Per La Ricerca Sulla Microelectronics Nel Mezzogiorno</td><td class="patent-data-table-td ">Growing lightly doped n-type epitaxial layer on heavily doped n-type substrate, growing oxide on upper portion of epitaxial layer, masking and doping boron ions, etching oxide to expose regions for aluminum doping; masking, thermal diffusion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6103635">US6103635</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 28, 1997</td><td class="patent-data-table-td patent-date-value">Aug 15, 2000</td><td class="patent-data-table-td ">Fairchild Semiconductor Corp.</td><td class="patent-data-table-td ">Trench forming process and integrated circuit device including a trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6137129">US6137129</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 5, 1998</td><td class="patent-data-table-td patent-date-value">Oct 24, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High performance direct coupled FET memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6144066">US6144066</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.A.</td><td class="patent-data-table-td ">Protection of the logic well of a component including an integrated MOS power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6159841">US6159841</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 8, 1999</td><td class="patent-data-table-td patent-date-value">Dec 12, 2000</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Method of fabricating lateral power MOSFET having metal strap layer to reduce distributed resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6238981">US6238981</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 10, 1999</td><td class="patent-data-table-td patent-date-value">May 29, 2001</td><td class="patent-data-table-td ">Intersil Corporation</td><td class="patent-data-table-td ">Process for forming MOS-gated devices having self-aligned trenches</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6297531">US6297531</a></td><td class="patent-data-table-td patent-date-value">Jan 5, 1998</td><td class="patent-data-table-td patent-date-value">Oct 2, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High performance, low power vertical integrated CMOS devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6316299">US6316299</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 4, 1999</td><td class="patent-data-table-td patent-date-value">Nov 13, 2001</td><td class="patent-data-table-td ">United Microelectronics Corp.</td><td class="patent-data-table-td ">Formation of laterally diffused metal-oxide semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6368920">US6368920</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 1998</td><td class="patent-data-table-td patent-date-value">Apr 9, 2002</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench MOS gate device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6368921">US6368921</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 2000</td><td class="patent-data-table-td patent-date-value">Apr 9, 2002</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Manufacture of trench-gate semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6388305">US6388305</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 17, 1999</td><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Electrically programmable antifuses and methods for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6426530">US6426530</a></td><td class="patent-data-table-td patent-date-value">May 10, 2000</td><td class="patent-data-table-td patent-date-value">Jul 30, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High performance direct coupled FET memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6429481">US6429481</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 1997</td><td class="patent-data-table-td patent-date-value">Aug 6, 2002</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor and method of its manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6461918">US6461918</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 1999</td><td class="patent-data-table-td patent-date-value">Oct 8, 2002</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power MOS device with improved gate charge performance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6468866">US6468866</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 1999</td><td class="patent-data-table-td patent-date-value">Oct 22, 2002</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.R.L.</td><td class="patent-data-table-td ">Single feature size MOS technology power device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6492691">US6492691</a></td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td patent-date-value">Dec 10, 2002</td><td class="patent-data-table-td ">Stmicroelectronics S.R.L.</td><td class="patent-data-table-td ">High integration density MOS technology power device structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6518112">US6518112</a></td><td class="patent-data-table-td patent-date-value">Jul 6, 2001</td><td class="patent-data-table-td patent-date-value">Feb 11, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High performance, low power vertical integrated CMOS devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6531748">US6531748</a></td><td class="patent-data-table-td patent-date-value">May 11, 2001</td><td class="patent-data-table-td patent-date-value">Mar 11, 2003</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor power component with a reduced parasitic bipolar transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6534825">US6534825</a></td><td class="patent-data-table-td patent-date-value">Aug 14, 2002</td><td class="patent-data-table-td patent-date-value">Mar 18, 2003</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power MOS device with improved gate charge performance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6541818">US6541818</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2001</td><td class="patent-data-table-td patent-date-value">Apr 1, 2003</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Field-effect transistor configuration with a trench-shaped gate electrode and an additional highly doped layer in the body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6548864">US6548864</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 1999</td><td class="patent-data-table-td patent-date-value">Apr 15, 2003</td><td class="patent-data-table-td ">Sgs Thomson Microelectronics</td><td class="patent-data-table-td ">High density MOS technology power device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6566690">US6566690</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 1999</td><td class="patent-data-table-td patent-date-value">May 20, 2003</td><td class="patent-data-table-td ">Sgs Thomson Microelectronics S.R.L.</td><td class="patent-data-table-td ">Single feature size MOS technology power device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6627499">US6627499</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 27, 2002</td><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6627950">US6627950</a></td><td class="patent-data-table-td patent-date-value">May 5, 1997</td><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td ">Siliconix, Incorporated</td><td class="patent-data-table-td ">Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6635535">US6635535</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 20, 2001</td><td class="patent-data-table-td patent-date-value">Oct 21, 2003</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Forming metal-oxide field effect transistor comprising highly conductive titanium silicide or platinum silicide; thyratron tubes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6710406">US6710406</a></td><td class="patent-data-table-td patent-date-value">May 24, 2002</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor and method of its manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6737704">US6737704</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td patent-date-value">May 18, 2004</td><td class="patent-data-table-td ">Shindengen Electric Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Transistor and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6750507">US6750507</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td patent-date-value">Jun 15, 2004</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Super-self-aligned trench-gated DMOS with reduced on-resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6753228">US6753228</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 2002</td><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">Semiconductor Components Industries, L.L.C.</td><td class="patent-data-table-td ">Method of forming a low resistance semiconductor device and structure therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6756274">US6756274</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Fabrication process for a super-self-aligned trench-gated DMOS with reduced on-resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6781804">US6781804</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2000</td><td class="patent-data-table-td patent-date-value">Aug 24, 2004</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.A.</td><td class="patent-data-table-td ">Protection of the logic well of a component including an integrated MOS power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6812122">US6812122</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 12, 2002</td><td class="patent-data-table-td patent-date-value">Nov 2, 2004</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for forming a voltage programming element</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6828195">US6828195</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2003</td><td class="patent-data-table-td patent-date-value">Dec 7, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6872611">US6872611</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 26, 2004</td><td class="patent-data-table-td patent-date-value">Mar 29, 2005</td><td class="patent-data-table-td ">Shindengen Electric Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Method of manufacturing transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6924198">US6924198</a></td><td class="patent-data-table-td patent-date-value">Jan 28, 2004</td><td class="patent-data-table-td patent-date-value">Aug 2, 2005</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Self-aligned trench transistor using etched contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7045859">US7045859</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 30, 2002</td><td class="patent-data-table-td patent-date-value">May 16, 2006</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Trench fet with self aligned source and contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7052963">US7052963</a></td><td class="patent-data-table-td patent-date-value">Jan 28, 2004</td><td class="patent-data-table-td patent-date-value">May 30, 2006</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Method of forming trench transistor with chained implanted body including a plurality of implantation with different energies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7078296">US7078296</a></td><td class="patent-data-table-td patent-date-value">Jan 16, 2002</td><td class="patent-data-table-td patent-date-value">Jul 18, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Self-aligned trench MOSFETs and methods for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7112843">US7112843</a></td><td class="patent-data-table-td patent-date-value">Mar 26, 2004</td><td class="patent-data-table-td patent-date-value">Sep 26, 2006</td><td class="patent-data-table-td ">Rohm Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device with low resistance region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7148111">US7148111</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 2004</td><td class="patent-data-table-td patent-date-value">Dec 12, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7161208">US7161208</a></td><td class="patent-data-table-td patent-date-value">May 13, 2003</td><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Trench mosfet with field relief feature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7187041">US7187041</a></td><td class="patent-data-table-td patent-date-value">Oct 13, 2004</td><td class="patent-data-table-td patent-date-value">Mar 6, 2007</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Vertical gate semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7189621">US7189621</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 12, 2004</td><td class="patent-data-table-td patent-date-value">Mar 13, 2007</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7205607">US7205607</a></td><td class="patent-data-table-td patent-date-value">Nov 19, 2004</td><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td ">Stmicroelectronics S.R.L</td><td class="patent-data-table-td ">Semiconductor power device with insulated gate and trench-gate structure and corresponding manufacturing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7259411">US7259411</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 2003</td><td class="patent-data-table-td patent-date-value">Aug 21, 2007</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Vertical MOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7265415">US7265415</a></td><td class="patent-data-table-td patent-date-value">Oct 8, 2004</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">MOS-gated transistor with reduced miller capacitance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7265416">US7265416</a></td><td class="patent-data-table-td patent-date-value">Feb 12, 2003</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Fairchild Korea Semiconductor Ltd.</td><td class="patent-data-table-td ">High breakdown voltage low on-resistance lateral DMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7271441">US7271441</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2005</td><td class="patent-data-table-td patent-date-value">Sep 18, 2007</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7301200">US7301200</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 15, 2006</td><td class="patent-data-table-td patent-date-value">Nov 27, 2007</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Trench FET with self aligned source and contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7319256">US7319256</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2006</td><td class="patent-data-table-td patent-date-value">Jan 15, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Shielded gate trench FET with the shield and gate electrodes being connected together</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7345342">US7345342</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2004</td><td class="patent-data-table-td patent-date-value">Mar 18, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7352036">US7352036</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 2005</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor power device having a top-side drain using a sinker trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7368777">US7368777</a></td><td class="patent-data-table-td patent-date-value">May 26, 2005</td><td class="patent-data-table-td patent-date-value">May 6, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Accumulation device with charge balance structure and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7385248">US7385248</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td patent-date-value">Jun 10, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Shielded gate field effect transistor with improved inter-poly dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7397083">US7397083</a></td><td class="patent-data-table-td patent-date-value">Nov 5, 2007</td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Trench fet with self aligned source and contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7399677">US7399677</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 2006</td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td ">Rohm Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor with low resistance region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7429523">US7429523</a></td><td class="patent-data-table-td patent-date-value">Mar 17, 2006</td><td class="patent-data-table-td patent-date-value">Sep 30, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming schottky diode with charge balance structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7435628">US7435628</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2007</td><td class="patent-data-table-td patent-date-value">Oct 14, 2008</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming a vertical MOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7436021">US7436021</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 2003</td><td class="patent-data-table-td patent-date-value">Oct 14, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Dense trench MOSFET with decreased etch sensitivity to deposition and etch processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7473603">US7473603</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 2007</td><td class="patent-data-table-td patent-date-value">Jan 6, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming a shielded gate trench FET with the shield and gate electrodes being connected together</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7504306">US7504306</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 2006</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming trench gate field effect transistor with recessed mesas</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7511339">US7511339</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 2003</td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor and method of its manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7518186">US7518186</a></td><td class="patent-data-table-td patent-date-value">Jun 29, 2007</td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Vertical gate semiconductor device and method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7534683">US7534683</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2007</td><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of making a MOS-gated transistor with reduced miller capacitance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7576388">US7576388</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2004</td><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-gate LDMOS structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7582519">US7582519</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 2006</td><td class="patent-data-table-td patent-date-value">Sep 1, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming a trench structure having one or more diodes embedded therein adjacent a PN junction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7598144">US7598144</a></td><td class="patent-data-table-td patent-date-value">Dec 7, 2007</td><td class="patent-data-table-td patent-date-value">Oct 6, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming inter-poly dielectric in shielded gate field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7605040">US7605040</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2007</td><td class="patent-data-table-td patent-date-value">Oct 20, 2009</td><td class="patent-data-table-td ">Fairchild Korea Semiconductor Ltd.</td><td class="patent-data-table-td ">Method of forming high breakdown voltage low on-resistance lateral DMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7625793">US7625793</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2005</td><td class="patent-data-table-td patent-date-value">Dec 1, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power MOS device with improved gate charge performance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7629644">US7629644</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2004</td><td class="patent-data-table-td patent-date-value">Dec 8, 2009</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Insulated gate-type semiconductor device and manufacturing method of the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7638841">US7638841</a></td><td class="patent-data-table-td patent-date-value">May 31, 2006</td><td class="patent-data-table-td patent-date-value">Dec 29, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7652326">US7652326</a></td><td class="patent-data-table-td patent-date-value">May 31, 2006</td><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7663182">US7663182</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 2005</td><td class="patent-data-table-td patent-date-value">Feb 16, 2010</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Vertical trench gate transistor semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7682909">US7682909</a></td><td class="patent-data-table-td patent-date-value">Jul 2, 2008</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Vertical trench gate transistor semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7696571">US7696571</a></td><td class="patent-data-table-td patent-date-value">Dec 5, 2008</td><td class="patent-data-table-td patent-date-value">Apr 13, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7713822">US7713822</a></td><td class="patent-data-table-td patent-date-value">Oct 10, 2008</td><td class="patent-data-table-td patent-date-value">May 11, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of forming high density trench FET with integrated Schottky diode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7732876">US7732876</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 2008</td><td class="patent-data-table-td patent-date-value">Jun 8, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power transistor with trench sinker for contacting the backside</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7736978">US7736978</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2006</td><td class="patent-data-table-td patent-date-value">Jun 15, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7745877">US7745877</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 2007</td><td class="patent-data-table-td patent-date-value">Jun 29, 2010</td><td class="patent-data-table-td ">Ricoh Company, Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7772668">US7772668</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 2007</td><td class="patent-data-table-td patent-date-value">Aug 10, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Shielded gate trench FET with multiple channels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7776693">US7776693</a></td><td class="patent-data-table-td patent-date-value">Sep 27, 2007</td><td class="patent-data-table-td patent-date-value">Aug 17, 2010</td><td class="patent-data-table-td ">Nec Electronics Corporation</td><td class="patent-data-table-td ">Method of manufacturing semiconductor apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7855415">US7855415</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 2008</td><td class="patent-data-table-td patent-date-value">Dec 21, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices having termination structures and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7859047">US7859047</a></td><td class="patent-data-table-td patent-date-value">Nov 11, 2008</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Shielded gate trench FET with the shield and gate electrodes connected together in non-active region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7932536">US7932536</a></td><td class="patent-data-table-td patent-date-value">Sep 10, 2008</td><td class="patent-data-table-td patent-date-value">Apr 26, 2011</td><td class="patent-data-table-td ">Diodes Incorporated</td><td class="patent-data-table-td ">Power rectifiers and method of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7936008">US7936008</a></td><td class="patent-data-table-td patent-date-value">May 2, 2008</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Structure and method for forming accumulation-mode field effect transistor with improved current capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7947556">US7947556</a></td><td class="patent-data-table-td patent-date-value">Jun 25, 2010</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Method of manufacturing semiconductor apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7982265">US7982265</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 2008</td><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trenched shield gate power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8013387">US8013387</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 2007</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices with shield and gate contacts and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8013391">US8013391</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2007</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices with trenched shielded split gate transistor and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8026558">US8026558</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2010</td><td class="patent-data-table-td patent-date-value">Sep 27, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor power device having a top-side drain using a sinker trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8044463">US8044463</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2010</td><td class="patent-data-table-td patent-date-value">Oct 25, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacturing a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8049276">US8049276</a></td><td class="patent-data-table-td patent-date-value">Jun 12, 2009</td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Reduced process sensitivity of electrode-semiconductor rectifiers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8084327">US8084327</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 2008</td><td class="patent-data-table-td patent-date-value">Dec 27, 2011</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming trench gate field effect transistor with recessed mesas using spacers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089122">US8089122</a></td><td class="patent-data-table-td patent-date-value">Jan 27, 2010</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Vertical trench gate transistor semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129245">US8129245</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 2011</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Methods of manufacturing power semiconductor devices with shield and gate contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8143123">US8143123</a></td><td class="patent-data-table-td patent-date-value">Mar 3, 2008</td><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8143124">US8143124</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 2008</td><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Methods of making power semiconductor devices with thick bottom oxide layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8148233">US8148233</a></td><td class="patent-data-table-td patent-date-value">Jul 7, 2011</td><td class="patent-data-table-td patent-date-value">Apr 3, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor power device having a top-side drain using a sinker trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8148749">US8148749</a></td><td class="patent-data-table-td patent-date-value">Feb 19, 2009</td><td class="patent-data-table-td patent-date-value">Apr 3, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-shielded semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8174067">US8174067</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 2009</td><td class="patent-data-table-td patent-date-value">May 8, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-based power semiconductor devices with increased breakdown voltage characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8193581">US8193581</a></td><td class="patent-data-table-td patent-date-value">Apr 8, 2009</td><td class="patent-data-table-td patent-date-value">Jun 5, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-based power semiconductor devices with increased breakdown voltage characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8198677">US8198677</a></td><td class="patent-data-table-td patent-date-value">Jul 8, 2009</td><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-gate LDMOS structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8227855">US8227855</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2009</td><td class="patent-data-table-td patent-date-value">Jul 24, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor devices with stable and controlled avalanche characteristics and methods of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8304829">US8304829</a></td><td class="patent-data-table-td patent-date-value">Mar 20, 2009</td><td class="patent-data-table-td patent-date-value">Nov 6, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-based power semiconductor devices with increased breakdown voltage characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8319290">US8319290</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2010</td><td class="patent-data-table-td patent-date-value">Nov 27, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench MOS barrier schottky rectifier with a planar surface using CMP techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8350317">US8350317</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 2009</td><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices and methods of manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8426912">US8426912</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 26, 2008</td><td class="patent-data-table-td patent-date-value">Apr 23, 2013</td><td class="patent-data-table-td ">Rohm Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8432000">US8432000</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2010</td><td class="patent-data-table-td patent-date-value">Apr 30, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench MOS barrier schottky rectifier with a planar surface using CMP techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8476133">US8476133</a></td><td class="patent-data-table-td patent-date-value">Jan 11, 2010</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of manufacture and structure for a trench transistor having a heavy body region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8492837">US8492837</a></td><td class="patent-data-table-td patent-date-value">Oct 27, 2011</td><td class="patent-data-table-td patent-date-value">Jul 23, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Reduced process sensitivity of electrode-semiconductor rectifiers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8518777">US8518777</a></td><td class="patent-data-table-td patent-date-value">Apr 8, 2011</td><td class="patent-data-table-td patent-date-value">Aug 27, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming accumulation-mode field effect transistor with improved current capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8563377">US8563377</a></td><td class="patent-data-table-td patent-date-value">Apr 11, 2012</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-based power semiconductor devices with increased breakdown voltage characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8564024">US8564024</a></td><td class="patent-data-table-td patent-date-value">Apr 9, 2009</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Trench-based power semiconductor devices with increased breakdown voltage characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8598659">US8598659</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 2005</td><td class="patent-data-table-td patent-date-value">Dec 3, 2013</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Single finger gate transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8629020">US8629020</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 2011</td><td class="patent-data-table-td patent-date-value">Jan 14, 2014</td><td class="patent-data-table-td ">Electronics &amp; Telecommunications Research Institute</td><td class="patent-data-table-td ">Semiconductor device and method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8680611">US8680611</a></td><td class="patent-data-table-td patent-date-value">Aug 30, 2012</td><td class="patent-data-table-td patent-date-value">Mar 25, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Field effect transistor and schottky diode structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8786045">US8786045</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 2010</td><td class="patent-data-table-td patent-date-value">Jul 22, 2014</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Power semiconductor devices having termination structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120091474">US20120091474</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 13, 2010</td><td class="patent-data-table-td patent-date-value">Apr 19, 2012</td><td class="patent-data-table-td ">NuPGA Corporation</td><td class="patent-data-table-td ">Novel semiconductor and optoelectronic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100395876C?cl=en">CN100395876C</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2003</td><td class="patent-data-table-td patent-date-value">Jun 18, 2008</td><td class="patent-data-table-td ">茂德科技股份有限公司</td><td class="patent-data-table-td ">Manufacturing method of power metal oxide semiconductor field-effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE19507146A1?cl=en">DE19507146A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 1, 1995</td><td class="patent-data-table-td patent-date-value">Jan 11, 1996</td><td class="patent-data-table-td ">Mitsubishi Electric Corp</td><td class="patent-data-table-td ">Semiconductor device used as FET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0853818A1?cl=en">EP0853818A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 15, 1996</td><td class="patent-data-table-td patent-date-value">Jul 22, 1998</td><td class="patent-data-table-td ">SILICONIX Incorporated</td><td class="patent-data-table-td ">Low voltage short channel trench dmos transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1014450A2?cl=en">EP1014450A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 25, 1999</td><td class="patent-data-table-td patent-date-value">Jun 28, 2000</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Trench MOSFET having improved breakdown and on-resistance characteristics and process for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1536480A1?cl=en">EP1536480A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 28, 2003</td><td class="patent-data-table-td patent-date-value">Jun 1, 2005</td><td class="patent-data-table-td ">SGS-THOMSON MICROELECTRONICS S.r.l.</td><td class="patent-data-table-td ">Semiconductor power device with insulated gate, trenchgate structure and corresponding manufacturing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1990011615A1?cl=en">WO1990011615A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 1990</td><td class="patent-data-table-td patent-date-value">Oct 4, 1990</td><td class="patent-data-table-td ">Grumman Aerospace Corp</td><td class="patent-data-table-td ">Trench gate metal oxide semiconductor transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1990011616A1?cl=en">WO1990011616A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 1990</td><td class="patent-data-table-td patent-date-value">Oct 4, 1990</td><td class="patent-data-table-td ">Grumman Aerospace Corp</td><td class="patent-data-table-td ">Trench gate complimentary metal oxide semiconductor transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2007038365A2?cl=en">WO2007038365A2</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 2006</td><td class="patent-data-table-td patent-date-value">Apr 5, 2007</td><td class="patent-data-table-td ">Rj Mears Llc</td><td class="patent-data-table-td ">Field-effect semiconductor device including superlattice regions</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S270000">438/270</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29126">257/E29.126</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29027">257/E29.027</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29201">257/E29.201</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29260">257/E29.26</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S589000">438/589</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29131">257/E29.131</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S341000">257/341</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29216">257/E29.216</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21419">257/E21.419</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29066">257/E29.066</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029749000">H01L29/749</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021336000">H01L21/336</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029739000">H01L29/739</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029060000">H01L29/06</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029740000">H01L29/74</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029423000">H01L29/423</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029100000">H01L29/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029780000">H01L29/78</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7813">H01L29/7813</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/749">H01L29/749</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/0696">H01L29/0696</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/1095">H01L29/1095</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/4236">H01L29/4236</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7397">H01L29/7397</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=468oBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/42312">H01L29/42312</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/749</span>, <span class="nested-value">H01L29/739C2B2</span>, <span class="nested-value">H01L29/78B2T</span>, <span class="nested-value">H01L29/423D</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 9, 2008</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIM 11 IS CONFIRMED. CLAIMS 1-10 ARE CANCELLED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 9, 2004</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040921</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 3, 2004</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040617</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 30, 1999</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 1, 1995</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 2, 1992</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 4, 1991</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICONIX INCORPORATED, A CORP. OF DE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY, RECORDED AT REEL 5562, FRAME 0082, ON 12-28-90;ASSIGNOR:INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:005660/0221</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19910320</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 28, 1990</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERNATIONAL RECTIFIER CORPORATION, A DE CORP.</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:SILICONIX INCORPORATED, A DE CORP.;REEL/FRAME:005562/0082</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19901221</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 22, 1987</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICONIX INCORPORATED, A DE. CORP.</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:SILICONIX INCORPORATED, A CA CORP;REEL/FRAME:004727/0976</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19870302</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 24, 1986</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICONIX INCORPORATED 2201 LAURELWOOD RD., SANTA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:BLANCHARD, RICHARD A.;REEL/FRAME:004531/0554</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19860324</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0oEiNiDo3tKAzLPAYBG7NrTJT8Xw\u0026id=468oBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U37uBWNE_CPdyeNEnKc1QyIuHKC5w\u0026id=468oBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1oCjA2o-kNbuYgSsPgX46fEKvfDw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_for_making_planar_vertical_channe.pdf?id=468oBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3HsqEPoM_LueNws22MtWZoNv8gyQ"},"sample_url":"http://www.google.com/patents/reader?id=468oBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>