<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/targeting/common/xmltohb/attribute_types_hb.xml $     -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2012,2015                        -->
<!-- [+] Google Inc.                                                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<attributes>

<!-- =====================================================================
     HOST BOOT ATTRIBUTE TYPES
     Contains the definition of hostboot attributes which should not be
     synced to/from FSP
     ================================================================= -->
<attribute>
    <id>HIDDEN_ERRLOGS_ENABLE</id>
    <description>
        Used to decide whether or not to prevent INFORMATIONAL/RECOVERED error
        logs from being sent to the BMC via SEL/eSEL, saved to the PNOR, and
        displayed to the console.
        0 = Prevent INFORMATIONAL/RECOVERED error logs from being processed.
        1 = Send only INFORMATIONAL error logs.
        2 = Send only RECOVERED error logs.
        3 = Allow all hidden error logs to be processed.
    </description>
    <simpleType>
        <uint8_t>
            <default>0</default>
        </uint8_t>
    </simpleType>
    <persistency>volatile</persistency>
    <readable/>
</attribute>

<enumerationType>
    <id>HIDDEN_ERRLOGS_ENABLE</id>
    <description>Enumeration of HIDDEN_ERRLOGS_ENABLE</description>
    <enumerator>
        <name>NO_HIDDEN_LOGS</name>
        <value>0</value>
    </enumerator>
    <enumerator>
        <name>ALLOW_INFORMATIONAL</name>
        <value>1</value>
    </enumerator>
    <enumerator>
        <name>ALLOW_RECOVERED</name>
        <value>2</value>
    </enumerator>
    <enumerator>
        <name>ALLOW_ALL_LOGS</name>
        <value>3</value>
    </enumerator>
</enumerationType>

<attribute>
    <id>IS_MPIPL_HB</id>
    <description>1 = in Memory Preserving IPL mode. 0 = in normal IPL mode.</description>
    <simpleType>
        <uint8_t>
        </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hwpfToHbAttrMap>
        <id>ATTR_IS_MPIPL</id>
        <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
    <hbOnly/>
</attribute>

<attribute>
    <id>XSCOM_VIRTUAL_ADDR</id>
    <description>Cached Virtual Address of Xscom memory space for this Chip</description>
    <simpleType>
        <uint64_t>
        </uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>FSI_MASTER_MUTEX</id>
    <description>Mutex for FSI Master Operations</description>
    <simpleType>
        <hbmutex>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<!-- For POD Testing -->
<attribute>
    <id>HB_MUTEX_TEST_LOCK</id>
    <description>Host boot mutex for testing</description>
    <simpleType>
        <hbmutex>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>I2C_ENGINE_MUTEX_0</id>
    <description>Mutex for I2C Master engine 0</description>
    <simpleType>
        <hbmutex>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>I2C_ENGINE_MUTEX_1</id>
    <description>Mutex for I2C Master engine 1</description>
    <simpleType>
        <hbmutex>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>I2C_ENGINE_MUTEX_2</id>
    <description>Mutex for I2C Master engine 2</description>
    <simpleType>
        <hbmutex>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>FSI_SCOM_MUTEX</id>
    <description>Mutex for FSI-based SCOM Operations</description>
    <simpleType>
        <hbmutex>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>SCOM_IND_MUTEX</id>
    <description>Mutex for Indirect SCOM read operation</description>
    <simpleType>
        <hbmutex>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>SCAN_MUTEX</id>
    <description>Mutex for SCAN operations</description>
    <simpleType>
        <hbmutex>
            <default>0</default>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>SLW_IMAGE_ADDR</id>
    <description>
        Location of runtime winkle image for this processor chip.
        Written by host_build_winkle (istep 15.1)
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>SLW_IMAGE_SIZE</id>
    <description>
        Size of runtime winkle image for this processor chip.
        Written by host_build_winkle (istep 15.1)
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>IBSCOM_VIRTUAL_ADDR</id>
    <description>Cached Virtual Address of Inband Scom memory space for this Chip</description>
    <simpleType>
        <uint64_t>
        </uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>IBSCOM_MUTEX</id>
    <description>Mutex for Inband SCOM Operations</description>
    <simpleType>
        <hbmutex>
        </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>IBSCOM_ENABLE_OVERRIDE</id>
    <description>Used to force IBSCOM enabled for lab testing</description>
    <simpleType>
        <uint8_t>
        </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>HB_EXISTING_IMAGE</id>
    <description>Indicates which logical nodes have a hostboot image.</description>
    <!-- Bit position [0-7] (left to right) represents logical node.
    '1' means the logical node has an active hostboot image.
    -->
    <simpleType>
        <uint8_t>
        </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>HB_PM_SPWUP_OHA_FLAG</id>
    <description>Flag storage to break the recursive calling loop for when accessing the OHA address space from the Special Wakeup procedure.</description>
    <simpleType>
        <uint8_t></uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hwpfToHbAttrMap>
        <id>ATTR_PM_SPWUP_OHA_FLAG</id>
        <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
    <hbOnly/>
</attribute>

<attribute>
    <id>GPIO_INFO</id>
    <description>Information needed to address GPIO device</description>
    <complexType>
        <description>Structure to define the addessing for an I2C
                     slave device.</description>
        <field>
            <name>i2cMasterPath</name>
            <description>Entity path to the chip that contains the I2C
                         master</description>
            <type>EntityPath</type>
            <default>physical:sys-0</default>
        </field>
        <field>
            <name>port</name>
            <description>Port from the I2C Master device. This is a 6-bit
                         value.</description>
            <type>uint8_t</type>
            <default>0</default>
        </field>
        <field>
            <name>devAddr</name>
            <description>Device address on the I2C bus. This is a 7-bit value,
                         but then shifted 1 bit left.</description>
            <type>uint8_t</type>
            <default>0</default>
        </field>
        <field>
            <name>engine</name>
            <description>I2C master engine. This is a 2-bit
                         value.</description>
            <type>uint8_t</type>
            <default>0</default>
        </field>
        <field>
            <name>vddrPin</name>
            <description>
                Logical GPIO pin number used to enabled/disable VDDR
            </description>
            <type>uint8_t</type>
            <default>0</default>
        </field>
    </complexType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>

<attribute>
    <id>HB_TARGET_SCOMABLE</id>
    <description>
        This attribute indicates if the target can be SCOMed.
        It's used in FSP only but declared here because the attribute
        is defined in chip_attributes.xml, which is a common file
        between FSP and HB (without this, HB will get a compilation error).
    </description>
    <simpleType>
        <uint8_t>
            <default>0x0</default>
        </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hwpfToHbAttrMap>
        <id>ATTR_TARGET_SCOMABLE</id>
        <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
    <hbOnly/>
</attribute>

<attribute>
    <id>OCC_COMMON_AREA_PHYS_ADDR</id>
    <description>
        Physical address where OCC Common Area is placed in mainstore.
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>HOMER_PHYS_ADDR</id>
    <description>
        Physical address where HOMER image is placed in mainstore.
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>HOMER_VIRT_ADDR</id>
    <description>
        Virtual address where HOMER memory is mapped into.  If value is zero,
        memory must be mapped into virtual space.
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>
<attribute>
    <id>OPEN_POWER_DIMM_THROTTLE_TEMP_DEG_C</id>
    <description>
        DIMM temperature threshold where throttling will
        occur in degrees C
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_DIMM_ERROR_TEMP_DEG_C</id>
    <description>
        DIMM temperature where an error will be generated
        in degrees C
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_MEMCTRL_THROTTLE_TEMP_DEG_C</id>
    <description>
         Memory controller temperature threshold
         where throttling will occur in degrees C
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_PROC_DVFS_TEMP_DEG_C</id>
    <description>
        Processor temperature where DVFS will occur in degrees C
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_MEMCTRL_ERROR_TEMP_DEG_C</id>
    <description>
        Memory controller temperature where an error will occur
        in degrees C
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_N_BULK_POWER_LIMIT_WATTS</id>
    <description>
        N mode bulk power supply limit in Watts
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_N_MAX_MEM_POWER_WATTS</id>
    <description>
        Maximum power allocated to DIMMs in Watts
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_MEMCTRL_READ_TIMEOUT_SEC</id>
    <description>
        Memory controller read timeout in seconds
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_DIMM_READ_TIMEOUT_SEC</id>
    <description>
        DIMM read timeout in seconds
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_PROC_ERROR_TEMP_DEG_C</id>
    <description>
        Processor temperature error threshold in degrees C
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_MIN_MEM_UTILIZATION_THROTTLING</id>
    <description>
        Minimum memory utilization for memory throttling
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_PROC_READ_TIMEOUT_SEC</id>
    <description>
        Processor read timeout in seconds
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_REGULATOR_EFFICIENCY_FACTOR</id>
    <description>
        Regulator efficiency factor
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_MIN_POWER_CAP_WATTS</id>
    <description>
        Minimum power cap in Watts
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_N_PLUS_ONE_BULK_POWER_LIMIT_WATTS</id>
    <description>
        N+1 bulk power limit in Watts
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_N_PLUS_ONE_MAX_MEM_POWER_WATTS</id>
    <description>
        N+1 max memory power in Watts
    </description>
    <simpleType>
        <uint64_t></uint64_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>OPEN_POWER_TURBO_MODE_SUPPORTED</id>
    <description>
        If this system supports Turbo frequency mode.
            0x00 = no
            0x01 = yes
    </description>
    <simpleType>
        <uint8_t></uint8_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>

<attribute>
    <id>ADC_CHANNEL_FUNC_IDS</id>
    <description>ADC Channel function id. 16 channels.</description>
    <simpleType>
        <uint8_t></uint8_t>
        <array>16</array>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>ADC_CHANNEL_SENSOR_NUMBERS</id>
    <description>ADC Channel IPMI sensor numbers. 16 channels.</description>
    <simpleType>
        <uint16_t></uint16_t>
        <array>16</array>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<attribute>
    <id>ADC_CHANNEL_GNDS</id>
    <description>ADC Channel ground. 16 channels.</description>
    <simpleType>
        <uint8_t></uint8_t>
        <array>16</array>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>

<attribute>
    <id>ADC_CHANNEL_GAINS</id>
    <description>ADC channel gain * 1000. 16 channels.</description>
    <simpleType>
        <uint32_t></uint32_t>
        <array>16</array>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>

<attribute>
    <id>ADC_CHANNEL_OFFSETS</id>
    <description>ADC channel offset * 1000. 16 channels</description>
    <simpleType>
        <uint32_t></uint32_t>
        <array>16</array>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>

<attribute>
    <id>APSS_GPIO_PORT_MODES</id>
    <description>APSS GPIO PORT MODES</description>
    <simpleType>
        <uint8_t></uint8_t>
        <array>2</array>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>

<attribute>
    <id>APSS_GPIO_PORT_PINS</id>
    <description>APSS GPIO PORT PINS
        Port0 pin 0-7
        Port1 pin 8-15
    </description>
    <simpleType>
        <uint8_t></uint8_t>
        <array>16</array>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>

<attribute>
    <id>PSTATE_TABLE</id>
    <description>HTMGT PSTATE data</description>
    <simpleType>
        <uint8_t></uint8_t>
        <array>1904</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
</attribute>

<attribute>
    <id>OCC_CONTROL_DATA</id>
    <description>OCC operational data
    </description>
    <simpleType>
        <uint8_t></uint8_t>
        <array>256</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
</attribute>

<attribute>
    <id>OT_MIN_N_PER_MBA</id>
    <description>
        Lowest per MBA numerator ever allowed when OCC is
        throttling due to OT.
    </description>
    <simpleType>
        <uint16_t>
            <default>0</default>
        </uint16_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
</attribute>

<attribute>
    <id>N_PLUS_ONE_N_PER_MBA</id>
    <description>
        Static per MBA numerator setting when not in
        oversubscription.  Calculated based on MRW memory
        power with redundant power. Lowest per MBA numerator
        ever allowed when OCC is throttling due to OT.
    </description>
    <simpleType>
        <uint16_t>
            <default>0</default>
        </uint16_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
</attribute>

<attribute>
    <id>N_PLUS_ONE_N_PER_CHIP</id>
    <description>
        Static per chip numerator setting when not in oversubscription.
    </description>
    <simpleType>
        <uint16_t>
            <default>0</default>
        </uint16_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
</attribute>

<attribute>
    <id>OVERSUB_N_PER_MBA</id>
    <description>
        Static per MBA numerator setting when in oversubscription.
        Calculated based on MRW oversubscription memory power.
    </description>
    <simpleType>
        <uint16_t>
            <default>0</default>
        </uint16_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
</attribute>

<attribute>
    <id>OVERSUB_N_PER_CHIP</id>
    <description>
        Static per chip numerator setting when in oversubscription.
    </description>
    <simpleType>
        <uint16_t>
            <default>0</default>
        </uint16_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
</attribute>


<!-- end HTMGT attributes -->

<attribute>
    <id>VPD_SWITCHES</id>
    <description>Attribute storing VPD state information</description>
    <complexType>
        <description>VPD flags</description>
        <field>
            <name>pnorCacheValid</name>
            <description>Set when this target's VPD data has been loaded
                from EEPROM into the PNOR.
            </description>
            <type>uint8_t</type>
            <bits>1</bits>
            <default>0</default>
        </field>
        <field>
            <name>pnorCacheValidRT</name>
            <description>See pnorCacheValid. Allows runtime version to be
                set separately from common version.
            </description>
            <type>uint8_t</type>
            <bits>1</bits>
            <default>0</default>
        </field>
        <field>
            <name>disableWriteToPnorRT</name>
            <description>Set to disable write-thru to PNOR at runtime
            </description>
            <type>uint8_t</type>
            <bits>1</bits>
            <default>0</default>
        </field>
        <field>
            <name>reserved</name>
            <description>Reserved for future expansion</description>
            <type>uint8_t</type>
            <bits>5</bits>
            <default>0</default>
        </field>
    </complexType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
</attribute>

<attribute>
    <id>OPAL_MODEL</id>
    <description>
        Specifies the compatible model name for Opal to key off of.
        This is sourced from the MRW and should be of the format
        'vendor,model', e.g. 'tyan,palmetto'.
    </description>
    <simpleType>
        <string>
            <default>ibm,miscopenpower</default>
            <sizeInclNull>32</sizeInclNull>
        </string>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>

<attribute>
    <id>ISDIMM_MBVPD_INDEX</id>
    <description>
        Multiple centaurs can sometimes have their VPD located in one
        physical SEEPROM. This is the index into the memory buffer VPD
        for this centaur.
    </description>
    <simpleType>
        <uint8_t>
            <default>0</default>
        </uint8_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
    <hwpfToHbAttrMap>
        <id>ATTR_ISDIMM_MBVPD_INDEX</id>
        <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
</attribute>

<attribute>
    <id>HTMGT_SAFEMODE</id>
    <description>1 = in safemode. 0 = in normal mode.</description>
    <simpleType>
        <uint8_t>
        </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>
<attribute>
    <id>IPMI_INSTANCE</id>
    <description>Holds the IPMI instance number for this entity.</description>
    <simpleType>
        <uint32_t>
        </uint32_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<enumerationType>
    <id>ENTITY_ID</id>
    <description>Enumeration indicating the IPMI entity ID, these values are
        defined in the IPMI specification.  These values will be used in place
        of target type when events are sent to the BMC.</description>
    <enumerator>
        <name>NA</name>
        <value>0</value>
    </enumerator>
    <enumerator>
        <name>OTHER</name>
        <value>0x01</value>
    </enumerator>
    <enumerator>
        <name>PROCESSOR</name>
        <value>0x03</value>
    </enumerator>
    <enumerator>
        <name>SYSTEM_BOARD</name>
        <value>0x07</value>
    </enumerator>
    <enumerator>
        <name>POWER_MGMT</name>
        <value>0x15</value>
    </enumerator>
    <enumerator>
        <name>CHASSIS</name>
        <value>0x17</value>
    </enumerator>
    <enumerator>
        <name>MEMORY_DEVICE</name>
        <value>0x20</value>
    </enumerator>
    <enumerator>
        <name>BIOS</name>
        <value>0x22</value>
    </enumerator>
    <enumerator>
        <name>OS</name>
        <value>0x23</value>
    </enumerator>
    <enumerator>
        <name>CORE</name>
        <value>0xD0</value>
    </enumerator>
    <enumerator>
        <name>MEMBUF</name>
        <value>0xD1</value>
    </enumerator>
    <enumerator>
        <name>OCC</name>
        <value>0xD2</value>
    </enumerator>
    <enumerator>
        <name>REF_CLOCK</name>
        <value>0xD4</value>
    </enumerator>
    <enumerator>
        <name>PCI_CLOCK</name>
        <value>0xD5</value>
    </enumerator>
    <enumerator>
        <name>TOD_CLOCK</name>
        <value>0xD6</value>
    </enumerator>
    <enumerator>
        <name>APSS</name>
        <value>0xD7</value>
    </enumerator>
</enumerationType>

<enumerationType>
    <id>SENSOR_NAME</id>
    <description>Enumeration indicating the IPMI sensor name, which will
        be used by hostboot when determining the sensor number to return.
        he sensor name consists of one byte of sensor type plus one byte of
        sub-type, to differentiate similar sensors under the same target.
        Our implementaion uses the IPMI defined entity ID as the sub-type.
    </description>
    <enumerator>
        <name>PROC_TEMP</name>
        <value>0x0103</value>
    </enumerator>
    <enumerator>
        <name>DIMM_TEMP</name>
        <value>0x0120</value>
    </enumerator>
    <enumerator>
        <name>CORE_TEMP</name>
        <value>0x01D0</value>
    </enumerator>
    <enumerator>
        <name>STATE</name>
        <value>0x0500</value>
    </enumerator>
    <enumerator>
        <name>MEMBUF_TEMP</name>
        <value>0x01D1</value>
    </enumerator>
    <enumerator>
        <name>PROC_STATE</name>
        <value>0x0703</value>
    </enumerator>
    <enumerator>
        <name>CORE_STATE</name>
        <value>0x07D0</value>
    </enumerator>
    <enumerator>
        <name>DIMM_STATE</name>
        <value>0x0C20</value>
    </enumerator>
    <enumerator>
        <name>MEMBUF_STATE</name>
        <value>0x0CD1</value>
    </enumerator>
    <enumerator>
        <name>FW_BOOT_PROGRESS</name>
        <value>0x0F22</value>
    </enumerator>
    <enumerator>
        <name>SYSTEM_EVENT</name>
        <value>0x1201</value>
    </enumerator>
    <enumerator>
        <name>OS_BOOT</name>
        <value>0x1F23</value>
    </enumerator>
    <enumerator>
        <name>HOST_STATUS</name>
        <value>0x2223</value>
    </enumerator>
    <enumerator>
        <name>OCC_ACTIVE</name>
        <value>0x07D2</value>
    </enumerator>
    <enumerator>
        <name>CORE_FREQ</name>
        <value>0xC1D0</value>
    </enumerator>
    <enumerator>
        <name>APSS_CHANNEL</name>
        <value>0xC2D7</value>
    </enumerator>
    <enumerator>
        <name>PCI_ACTIVE</name>
        <value>0xC423</value>
    </enumerator>
    <enumerator>
        <name>REBOOT_COUNT</name>
        <value>0xC322</value>
    </enumerator>
    <enumerator>
        <name>FAULT</name>
        <value>0xC700</value>
    </enumerator>
    <enumerator>
        <name>BACKPLANE_FAULT</name>
        <value>0xC707</value>
    </enumerator>
    <enumerator>
        <name>REF_CLOCK_FAULT</name>
        <value>0xC7D4</value>
    </enumerator>
    <enumerator>
        <name>PCI_CLOCK_FAULT</name>
        <value>0xC7D5</value>
    </enumerator>
    <enumerator>
        <name>TOD_CLOCK_FAULT</name>
        <value>0xC7D6</value>
    </enumerator>
    <enumerator>
        <name>APSS_FAULT</name>
        <value>0xC7D7</value>
    </enumerator>
    <enumerator>
        <name>DERATING_FACTOR</name>
        <value>0xC815</value>
    </enumerator>
</enumerationType>

<enumerationType>
    <id>SENSOR_TYPE</id>
    <description>Enumeration indicating the IPMI sensor type, these values
        are defined in the IPMI specification. These values will be used when
    sending sensor reading events to the BMC.</description>
    <enumerator>
        <name>NA</name>
        <value>0</value>
    </enumerator>
    <enumerator>
        <name>TEMPERATURE</name>
        <value>0x01</value>
    </enumerator>
    <enumerator>
        <name>PROCESSOR</name>
        <value>0x07</value>
    </enumerator>
    <enumerator>
        <name>MEMORY</name>
        <value>0x0c</value>
    </enumerator>
    <enumerator>
        <name>SYS_FW_PROGRESS</name>
        <value>0x0F</value>
    </enumerator>
    <enumerator>
        <name>SYS_EVENT</name>
        <value>0x12</value>
    </enumerator>
    <enumerator>
        <name>OS_BOOT</name>
       <value>0x1F</value>
    </enumerator>
    <enumerator>
        <name>APCI_POWER_STATE</name>
        <value>0x22</value>
    </enumerator>
    <enumerator>
        <name>FREQ</name>
        <value>0xC1</value>
    </enumerator>
    <enumerator>
        <name>POWER</name>
        <value>0xC2</value>
    </enumerator>
    <enumerator>
        <name>BOOT_COUNT</name>
        <value>0xC3</value>
    </enumerator>
    <enumerator>
        <name>PCI_LINK_PRES</name>
        <value>0xC4</value>
    </enumerator>
    <enumerator>
        <name>PWR_LIMIT_ACTIVE</name>
        <value>0xC4</value>
    </enumerator>
    <enumerator>
        <name>FAULT</name>
        <value>0xC7</value>
    </enumerator>
</enumerationType>

<!-- IPMI Sensor numbers are defined in the IPMI spec as 8 bit values. However
in the hostboot code they will be defined as a uint16_t to allow us to add
additonal information. An example relates to error logs returned by the OCC,
we might want to pass the Entity ID in the upper byte of the sensor ID, this
would allow hostboot to search only the target type identifed by the Entity
ID for the sensor number returned with the elog. -->

<!-- attribute to hold 16 pairs of sensor type, sensor number values -->
<attribute>
    <id>IPMI_SENSORS</id>
    <description>Attribute to hold 16 pairs of sensor name, sensor number
        pairs. A sensor name consists of one byte of general sensor type
        and one byte of sub-type</description>
    <simpleType>
        <uint16_t></uint16_t>
        <array>16,2</array>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
</attribute>
<enumerationType>
    <id>IPMI_SENSOR_ARRAY</id>
    <description>Enumeration defining the offsets into the
        IPMI_SENSORS array.</description>
    <enumerator>
        <name>NAME_OFFSET</name>
        <value>0x00</value>
    </enumerator>
    <enumerator>
        <name>NUMBER_OFFSET</name>
        <value>0x01</value>
    </enumerator>
</enumerationType>

<attribute>
    <id>IPMI_MAX_BUFFER_SIZE</id>
    <description>max buffer size to use for ipmi messages</description>
    <simpleType>
        <uint32_t>
        </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
</attribute>

<attribute>
    <id>SERIAL_NUMBER</id>
    <description>The serial number for a particular FRU target</description>
    <simpleType>
        <uint8_t>
            <default>0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0</default>
        </uint8_t>
        <array>18</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hwpfToHbAttrMap>
        <id>ATTR_SERIAL_NUMBER</id>
        <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
    <hbOnly/>
</attribute>

<attribute>
    <id>PART_NUMBER</id>
    <description>The part number for a particular FRU target</description>
    <simpleType>
        <uint8_t>
            <default>0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0</default>
        </uint8_t>
        <array>18</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hwpfToHbAttrMap>
        <id>ATTR_PART_NUMBER</id>
        <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
    <hbOnly/>
</attribute>

</attributes>
