Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sun Aug 05 19:21:29 2018
| Host         : SKY-20180614NWL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file HDMI_tx_test_timing_summary_routed.rpt -rpx HDMI_tx_test_timing_summary_routed.rpx
| Design       : HDMI_tx_test
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.685        0.000                      0                  341        0.121        0.000                      0                  341       -0.246       -1.239                       9                   232  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_27M               {0.000 18.518}       37.037          27.000          
  clk_out1_clk_wiz_0  {0.000 3.367}        6.734           148.500         
  clk_out2_clk_wiz_0  {0.000 0.673}        1.347           742.502         
  clkfbout_clk_wiz_0  {0.000 18.518}       37.037          27.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_27M                                                                                                                                                                13.518        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.685        0.000                      0                  341        0.121        0.000                      0                  341        2.867        0.000                       0                   218  
  clk_out2_clk_wiz_0                                                                                                                                                   -0.246       -1.239                       9                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   35.445        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_27M
  To Clock:  clk_27M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27M
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { clk_27M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.590ns (17.104%)  route 2.859ns (82.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 5.791 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.454    -0.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.348    -0.149 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/Q
                         net (fo=32, routed)          1.435     1.287    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd
    SLICE_X2Y55          LUT1 (Prop_lut1_I0_O)        0.242     1.529 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[4]_i_1/O
                         net (fo=32, routed)          1.424     2.953    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/SR[0]
    SLICE_X2Y63          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.345     5.791    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X2Y63          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
                         clock pessimism              0.404     6.195    
                         clock uncertainty           -0.135     6.061    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.423     5.638    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/vs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.921ns (24.042%)  route 2.910ns (75.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 5.793 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.389    -0.562    u_hdmi_data_gen/clk_out1
    SLICE_X8Y59          FDRE                                         r  u_hdmi_data_gen/vs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.433    -0.129 r  u_hdmi_data_gen/vs_de_reg/Q
                         net (fo=26, routed)          1.079     0.951    u_hdmi_data_gen/vs_de_reg_n_0
    SLICE_X5Y62          LUT3 (Prop_lut3_I0_O)        0.108     1.059 r  u_hdmi_data_gen/u_HDMI_i_25/O
                         net (fo=4, routed)           1.164     2.223    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[0]
    SLICE_X5Y57          LUT5 (Prop_lut5_I1_O)        0.275     2.498 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.667     3.164    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.105     3.269 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.269    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.347     5.793    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X7Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                         clock pessimism              0.404     6.197    
                         clock uncertainty           -0.135     6.063    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.030     6.093    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.590ns (17.818%)  route 2.721ns (82.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 5.795 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.454    -0.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.348    -0.149 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/Q
                         net (fo=32, routed)          2.124     1.975    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd
    SLICE_X1Y53          LUT3 (Prop_lut3_I1_O)        0.242     2.217 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1/O
                         net (fo=10, routed)          0.598     2.815    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.349     5.795    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X1Y54          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
                         clock pessimism              0.404     6.199    
                         clock uncertainty           -0.135     6.065    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.352     5.713    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.590ns (17.818%)  route 2.721ns (82.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 5.795 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.454    -0.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.348    -0.149 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/Q
                         net (fo=32, routed)          2.124     1.975    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd
    SLICE_X1Y53          LUT3 (Prop_lut3_I1_O)        0.242     2.217 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1/O
                         net (fo=10, routed)          0.598     2.815    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.349     5.795    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X1Y54          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/C
                         clock pessimism              0.404     6.199    
                         clock uncertainty           -0.135     6.065    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.352     5.713    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.590ns (17.818%)  route 2.721ns (82.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 5.795 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.454    -0.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.348    -0.149 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/Q
                         net (fo=32, routed)          2.124     1.975    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd
    SLICE_X1Y53          LUT3 (Prop_lut3_I1_O)        0.242     2.217 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1/O
                         net (fo=10, routed)          0.598     2.815    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0
    SLICE_X1Y54          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.349     5.795    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X1Y54          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/C
                         clock pessimism              0.404     6.199    
                         clock uncertainty           -0.135     6.065    
    SLICE_X1Y54          FDSE (Setup_fdse_C_S)       -0.352     5.713    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.590ns (17.818%)  route 2.721ns (82.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 5.795 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.454    -0.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.348    -0.149 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/Q
                         net (fo=32, routed)          2.124     1.975    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd
    SLICE_X1Y53          LUT3 (Prop_lut3_I1_O)        0.242     2.217 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1/O
                         net (fo=10, routed)          0.598     2.815    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.349     5.795    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X1Y54          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/C
                         clock pessimism              0.404     6.199    
                         clock uncertainty           -0.135     6.065    
    SLICE_X1Y54          FDRE (Setup_fdre_C_R)       -0.352     5.713    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.590ns (18.414%)  route 2.614ns (81.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 5.795 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.454    -0.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.348    -0.149 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/Q
                         net (fo=32, routed)          2.124     1.975    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd
    SLICE_X1Y53          LUT3 (Prop_lut3_I1_O)        0.242     2.217 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1/O
                         net (fo=10, routed)          0.490     2.707    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0
    SLICE_X2Y55          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.349     5.795    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X2Y55          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/C
                         clock pessimism              0.404     6.199    
                         clock uncertainty           -0.135     6.065    
    SLICE_X2Y55          FDSE (Setup_fdse_C_S)       -0.423     5.642    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.590ns (18.414%)  route 2.614ns (81.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 5.795 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.454    -0.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.348    -0.149 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/Q
                         net (fo=32, routed)          2.124     1.975    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd
    SLICE_X1Y53          LUT3 (Prop_lut3_I1_O)        0.242     2.217 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1/O
                         net (fo=10, routed)          0.490     2.707    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0
    SLICE_X2Y55          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.349     5.795    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X2Y55          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/C
                         clock pessimism              0.404     6.199    
                         clock uncertainty           -0.135     6.065    
    SLICE_X2Y55          FDSE (Setup_fdse_C_S)       -0.423     5.642    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/vs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.115ns (30.049%)  route 2.596ns (69.951%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 5.794 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.389    -0.562    u_hdmi_data_gen/clk_out1
    SLICE_X8Y59          FDRE                                         r  u_hdmi_data_gen/vs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.433    -0.129 r  u_hdmi_data_gen/vs_de_reg/Q
                         net (fo=26, routed)          1.047     0.918    u_hdmi_data_gen/vs_de_reg_n_0
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.119     1.037 r  u_hdmi_data_gen/u_HDMI_i_5/O
                         net (fo=6, routed)           0.832     1.869    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[4]
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.288     2.157 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.717     2.874    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_3_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.275     3.149 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000     3.149    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/plusOp6_out[2]
    SLICE_X2Y58          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.348     5.794    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X2Y58          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/C
                         clock pessimism              0.404     6.198    
                         clock uncertainty           -0.135     6.064    
    SLICE_X2Y58          FDRE (Setup_fdre_C_D)        0.072     6.136    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/vs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 1.104ns (30.207%)  route 2.551ns (69.793%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 5.789 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.389    -0.562    u_hdmi_data_gen/clk_out1
    SLICE_X8Y59          FDRE                                         r  u_hdmi_data_gen/vs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.433    -0.129 r  u_hdmi_data_gen/vs_de_reg/Q
                         net (fo=26, routed)          1.273     1.144    u_hdmi_data_gen/vs_de_reg_n_0
    SLICE_X5Y62          LUT3 (Prop_lut3_I0_O)        0.118     1.262 r  u_hdmi_data_gen/u_HDMI_i_17/O
                         net (fo=4, routed)           0.796     2.058    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[0]
    SLICE_X4Y63          LUT5 (Prop_lut5_I1_O)        0.278     2.336 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.482     2.818    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.275     3.093 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000     3.093    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    C18                                               0.000     6.734 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.734    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     8.097 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     2.736 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     4.369    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.446 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.343     5.789    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X5Y63          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/C
                         clock pessimism              0.404     6.193    
                         clock uncertainty           -0.135     6.059    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)        0.030     6.089    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                          6.089    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  2.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.600    -0.546    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/Q
                         net (fo=1, routed)           0.055    -0.350    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.870    -0.785    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                         clock pessimism              0.239    -0.546    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.075    -0.471    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.603    -0.543    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X3Y58          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/Q
                         net (fo=3, routed)           0.101    -0.301    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.876    -0.779    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X2Y58          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/C
                         clock pessimism              0.249    -0.530    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.121    -0.409    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.374%)  route 0.078ns (29.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.602    -0.544    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X5Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/Q
                         net (fo=5, routed)           0.078    -0.325    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/p_0_in4_in
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.045    -0.280 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[6]_i_1__0_n_0
    SLICE_X4Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.873    -0.782    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X4Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]/C
                         clock pessimism              0.251    -0.531    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.092    -0.439    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.422%)  route 0.135ns (41.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.602    -0.544    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X3Y61          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[3]/Q
                         net (fo=7, routed)           0.135    -0.269    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/p_0_in2_in
    SLICE_X2Y61          LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.221    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[4]_i_1__0_n_0
    SLICE_X2Y61          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.875    -0.780    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X2Y61          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]/C
                         clock pessimism              0.249    -0.531    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.131    -0.400    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/vsync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.132%)  route 0.124ns (46.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.602    -0.544    u_hdmi_data_gen/clk_out1
    SLICE_X7Y59          FDRE                                         r  u_hdmi_data_gen/vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_hdmi_data_gen/vsync_r_reg/Q
                         net (fo=2, routed)           0.124    -0.279    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_VS
    SLICE_X7Y59          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.873    -0.782    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X7Y59          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
                         clock pessimism              0.238    -0.544    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.075    -0.469    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.518%)  route 0.143ns (43.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.603    -0.543    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X0Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]/Q
                         net (fo=7, routed)           0.143    -0.259    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2]
    SLICE_X2Y57          LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t[2]
    SLICE_X2Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.876    -0.779    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X2Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2]/C
                         clock pessimism              0.252    -0.527    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.120    -0.407    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.026%)  route 0.172ns (47.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.602    -0.544    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X4Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.232    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[6]
    SLICE_X2Y55          LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[6]_i_1_n_0
    SLICE_X2Y55          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.877    -0.778    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X2Y55          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/C
                         clock pessimism              0.275    -0.503    
    SLICE_X2Y55          FDSE (Hold_fdse_C_D)         0.120    -0.383    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.230%)  route 0.093ns (30.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.602    -0.544    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X6Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/Q
                         net (fo=3, routed)           0.093    -0.287    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.242    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__0_n_0
    SLICE_X7Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.873    -0.782    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X7Y57          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                         clock pessimism              0.251    -0.531    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.092    -0.439    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.917%)  route 0.134ns (37.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.603    -0.543    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X5Y55          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.415 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/Q
                         net (fo=11, routed)          0.134    -0.281    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd
    SLICE_X2Y55          LUT4 (Prop_lut4_I3_O)        0.099    -0.182 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.182    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[8]_i_1__1_n_0
    SLICE_X2Y55          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.877    -0.778    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X2Y55          FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/C
                         clock pessimism              0.275    -0.503    
    SLICE_X2Y55          FDSE (Hold_fdse_C_D)         0.121    -0.382    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.227ns (77.399%)  route 0.066ns (22.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.601    -0.545    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X3Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.128    -0.417 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/Q
                         net (fo=8, routed)           0.066    -0.351    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg_n_0_[1]
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.099    -0.252 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.252    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1__1_n_0
    SLICE_X3Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.873    -0.782    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X3Y62          FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/C
                         clock pessimism              0.237    -0.545    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.091    -0.454    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.734       5.142      BUFGCTRL_X0Y16   u_clk/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X0Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X0Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X0Y52     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X0Y55     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X0Y54     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X0Y53     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X0Y51     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X0Y56     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y56      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y54      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X7Y61      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X7Y59      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X7Y58      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y54      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y54      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X1Y53      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y53      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X1Y54      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y53      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X2Y55      u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.246ns,  Total Violation       -1.239ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.246     BUFGCTRL_X0Y17   u_clk/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y52     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y55     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y54     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y53     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y51     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y56     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         37.037      35.445     BUFGCTRL_X0Y18   u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKFBOUT



