// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Encoder,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200tl-ffg1156-2L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=136.896000,HLS_SYN_LAT=903,HLS_SYN_TPT=749,HLS_SYN_MEM=249,HLS_SYN_DSP=800,HLS_SYN_FF=67242,HLS_SYN_LUT=235367,HLS_VERSION=2020_1}" *)

module Encoder (
        input_time_series_V_data_0_V_TDATA,
        layer17_out_V_data_0_V_TDATA,
        layer17_out_V_data_1_V_TDATA,
        layer17_out_V_data_2_V_TDATA,
        layer17_out_V_data_3_V_TDATA,
        layer17_out_V_data_4_V_TDATA,
        layer17_out_V_data_5_V_TDATA,
        layer17_out_V_data_6_V_TDATA,
        layer17_out_V_data_7_V_TDATA,
        layer17_out_V_data_8_V_TDATA,
        layer17_out_V_data_9_V_TDATA,
        layer17_out_V_data_10_V_TDATA,
        layer17_out_V_data_11_V_TDATA,
        layer17_out_V_data_12_V_TDATA,
        layer17_out_V_data_13_V_TDATA,
        layer17_out_V_data_14_V_TDATA,
        layer17_out_V_data_15_V_TDATA,
        ap_clk,
        ap_rst_n,
        input_time_series_V_data_0_V_TVALID,
        input_time_series_V_data_0_V_TREADY,
        ap_start,
        layer17_out_V_data_0_V_TVALID,
        layer17_out_V_data_0_V_TREADY,
        layer17_out_V_data_1_V_TVALID,
        layer17_out_V_data_1_V_TREADY,
        layer17_out_V_data_2_V_TVALID,
        layer17_out_V_data_2_V_TREADY,
        layer17_out_V_data_3_V_TVALID,
        layer17_out_V_data_3_V_TREADY,
        layer17_out_V_data_4_V_TVALID,
        layer17_out_V_data_4_V_TREADY,
        layer17_out_V_data_5_V_TVALID,
        layer17_out_V_data_5_V_TREADY,
        layer17_out_V_data_6_V_TVALID,
        layer17_out_V_data_6_V_TREADY,
        layer17_out_V_data_7_V_TVALID,
        layer17_out_V_data_7_V_TREADY,
        layer17_out_V_data_8_V_TVALID,
        layer17_out_V_data_8_V_TREADY,
        layer17_out_V_data_9_V_TVALID,
        layer17_out_V_data_9_V_TREADY,
        layer17_out_V_data_10_V_TVALID,
        layer17_out_V_data_10_V_TREADY,
        layer17_out_V_data_11_V_TVALID,
        layer17_out_V_data_11_V_TREADY,
        layer17_out_V_data_12_V_TVALID,
        layer17_out_V_data_12_V_TREADY,
        layer17_out_V_data_13_V_TVALID,
        layer17_out_V_data_13_V_TREADY,
        layer17_out_V_data_14_V_TVALID,
        layer17_out_V_data_14_V_TREADY,
        layer17_out_V_data_15_V_TVALID,
        layer17_out_V_data_15_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [15:0] input_time_series_V_data_0_V_TDATA;
output  [15:0] layer17_out_V_data_0_V_TDATA;
output  [15:0] layer17_out_V_data_1_V_TDATA;
output  [15:0] layer17_out_V_data_2_V_TDATA;
output  [15:0] layer17_out_V_data_3_V_TDATA;
output  [15:0] layer17_out_V_data_4_V_TDATA;
output  [15:0] layer17_out_V_data_5_V_TDATA;
output  [15:0] layer17_out_V_data_6_V_TDATA;
output  [15:0] layer17_out_V_data_7_V_TDATA;
output  [15:0] layer17_out_V_data_8_V_TDATA;
output  [15:0] layer17_out_V_data_9_V_TDATA;
output  [15:0] layer17_out_V_data_10_V_TDATA;
output  [15:0] layer17_out_V_data_11_V_TDATA;
output  [15:0] layer17_out_V_data_12_V_TDATA;
output  [15:0] layer17_out_V_data_13_V_TDATA;
output  [15:0] layer17_out_V_data_14_V_TDATA;
output  [15:0] layer17_out_V_data_15_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   input_time_series_V_data_0_V_TVALID;
output   input_time_series_V_data_0_V_TREADY;
input   ap_start;
output   layer17_out_V_data_0_V_TVALID;
input   layer17_out_V_data_0_V_TREADY;
output   layer17_out_V_data_1_V_TVALID;
input   layer17_out_V_data_1_V_TREADY;
output   layer17_out_V_data_2_V_TVALID;
input   layer17_out_V_data_2_V_TREADY;
output   layer17_out_V_data_3_V_TVALID;
input   layer17_out_V_data_3_V_TREADY;
output   layer17_out_V_data_4_V_TVALID;
input   layer17_out_V_data_4_V_TREADY;
output   layer17_out_V_data_5_V_TVALID;
input   layer17_out_V_data_5_V_TREADY;
output   layer17_out_V_data_6_V_TVALID;
input   layer17_out_V_data_6_V_TREADY;
output   layer17_out_V_data_7_V_TVALID;
input   layer17_out_V_data_7_V_TREADY;
output   layer17_out_V_data_8_V_TVALID;
input   layer17_out_V_data_8_V_TREADY;
output   layer17_out_V_data_9_V_TVALID;
input   layer17_out_V_data_9_V_TREADY;
output   layer17_out_V_data_10_V_TVALID;
input   layer17_out_V_data_10_V_TREADY;
output   layer17_out_V_data_11_V_TVALID;
input   layer17_out_V_data_11_V_TREADY;
output   layer17_out_V_data_12_V_TVALID;
input   layer17_out_V_data_12_V_TREADY;
output   layer17_out_V_data_13_V_TVALID;
input   layer17_out_V_data_13_V_TREADY;
output   layer17_out_V_data_14_V_TVALID;
input   layer17_out_V_data_14_V_TREADY;
output   layer17_out_V_data_15_V_TVALID;
input   layer17_out_V_data_15_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_start;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_done;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_continue;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_idle;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_ready;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_start_out;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_start_write;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_data_V_data_V_TREADY;
wire   [15:0] zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_res_V_data_V_din;
wire    zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_res_V_data_V_write;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_start;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_done;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_continue;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_idle;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_ready;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_start_out;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_start_write;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_data_V_data_V_read;
wire   [23:0] conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_0_V_din;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_0_V_write;
wire   [23:0] conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_1_V_din;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_1_V_write;
wire   [23:0] conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_2_V_din;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_2_V_write;
wire   [23:0] conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_3_V_din;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_3_V_write;
wire   [23:0] conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_4_V_din;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_4_V_write;
wire   [23:0] conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_5_V_din;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_5_V_write;
wire   [23:0] conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_6_V_din;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_6_V_write;
wire   [23:0] conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_7_V_din;
wire    conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_7_V_write;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_start;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_done;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_continue;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_idle;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_ready;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_start_out;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_start_write;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_0_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_1_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_2_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_3_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_4_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_5_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_6_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_7_V_read;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_0_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_0_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_1_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_1_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_2_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_2_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_3_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_3_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_4_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_4_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_5_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_5_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_6_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_6_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_7_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_7_V_write;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_start;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_done;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_continue;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_idle;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_ready;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_start_out;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_start_write;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_0_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_1_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_2_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_3_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_4_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_5_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_6_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_7_V_read;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_0_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_0_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_1_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_1_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_2_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_2_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_3_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_3_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_4_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_4_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_5_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_5_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_6_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_6_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_7_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_7_V_write;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_start;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_done;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_continue;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_idle;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_ready;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_start_out;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_start_write;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_0_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_1_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_2_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_3_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_4_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_5_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_6_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_7_V_read;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_0_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_0_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_1_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_1_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_2_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_2_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_3_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_3_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_4_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_4_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_5_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_5_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_6_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_6_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_7_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_7_V_write;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_start;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_done;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_continue;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_idle;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_ready;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_start_out;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_start_write;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_0_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_1_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_2_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_3_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_4_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_5_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_6_V_read;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_7_V_read;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_0_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_0_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_1_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_1_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_2_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_2_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_3_V_din;
wire    conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_3_V_write;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_start;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_done;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_continue;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_idle;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_ready;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_start_out;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_start_write;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_0_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_1_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_2_V_read;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_3_V_read;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_0_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_0_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_1_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_1_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_2_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_2_V_write;
wire   [23:0] zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_3_V_din;
wire    zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_3_V_write;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_start;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_done;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_continue;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_idle;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_ready;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_start_out;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_start_write;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_0_V_read;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_1_V_read;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_2_V_read;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_3_V_read;
wire   [23:0] conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_0_V_din;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_0_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_1_V_din;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_1_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_2_V_din;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_2_V_write;
wire   [23:0] conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_3_V_din;
wire    conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_3_V_write;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_start;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_done;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_continue;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_idle;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_ready;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_start_out;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_start_write;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_0_V_read;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_1_V_read;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_2_V_read;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_3_V_read;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_0_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_0_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_1_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_1_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_2_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_2_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_3_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_3_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_4_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_4_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_5_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_5_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_6_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_6_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_7_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_7_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_8_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_8_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_9_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_9_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_10_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_10_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_11_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_11_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_12_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_12_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_13_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_13_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_14_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_14_V_write;
wire   [23:0] dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_15_V_din;
wire    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_15_V_write;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_start;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_done;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_continue;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_idle;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_ready;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_0_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_1_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_2_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_3_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_4_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_5_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_6_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_7_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_8_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_9_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_10_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_11_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_12_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_13_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_14_V_read;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_15_V_read;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_0_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_0_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_1_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_1_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_2_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_2_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_3_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_3_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_4_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_4_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_5_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_5_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_6_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_6_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_7_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_7_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_8_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_8_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_9_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_9_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_10_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_10_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_11_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_11_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_12_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_12_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_13_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_13_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_14_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_14_V_TVALID;
wire   [15:0] linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_15_V_TDATA;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_15_V_TVALID;
wire    ap_sync_continue;
wire    layer18_out_V_data_0_V_full_n;
wire   [15:0] layer18_out_V_data_0_V_dout;
wire    layer18_out_V_data_0_V_empty_n;
wire    layer2_out_V_data_0_V_full_n;
wire   [23:0] layer2_out_V_data_0_V_dout;
wire    layer2_out_V_data_0_V_empty_n;
wire    layer2_out_V_data_1_V_full_n;
wire   [23:0] layer2_out_V_data_1_V_dout;
wire    layer2_out_V_data_1_V_empty_n;
wire    layer2_out_V_data_2_V_full_n;
wire   [23:0] layer2_out_V_data_2_V_dout;
wire    layer2_out_V_data_2_V_empty_n;
wire    layer2_out_V_data_3_V_full_n;
wire   [23:0] layer2_out_V_data_3_V_dout;
wire    layer2_out_V_data_3_V_empty_n;
wire    layer2_out_V_data_4_V_full_n;
wire   [23:0] layer2_out_V_data_4_V_dout;
wire    layer2_out_V_data_4_V_empty_n;
wire    layer2_out_V_data_5_V_full_n;
wire   [23:0] layer2_out_V_data_5_V_dout;
wire    layer2_out_V_data_5_V_empty_n;
wire    layer2_out_V_data_6_V_full_n;
wire   [23:0] layer2_out_V_data_6_V_dout;
wire    layer2_out_V_data_6_V_empty_n;
wire    layer2_out_V_data_7_V_full_n;
wire   [23:0] layer2_out_V_data_7_V_dout;
wire    layer2_out_V_data_7_V_empty_n;
wire    layer19_out_V_data_0_V_full_n;
wire   [23:0] layer19_out_V_data_0_V_dout;
wire    layer19_out_V_data_0_V_empty_n;
wire    layer19_out_V_data_1_V_full_n;
wire   [23:0] layer19_out_V_data_1_V_dout;
wire    layer19_out_V_data_1_V_empty_n;
wire    layer19_out_V_data_2_V_full_n;
wire   [23:0] layer19_out_V_data_2_V_dout;
wire    layer19_out_V_data_2_V_empty_n;
wire    layer19_out_V_data_3_V_full_n;
wire   [23:0] layer19_out_V_data_3_V_dout;
wire    layer19_out_V_data_3_V_empty_n;
wire    layer19_out_V_data_4_V_full_n;
wire   [23:0] layer19_out_V_data_4_V_dout;
wire    layer19_out_V_data_4_V_empty_n;
wire    layer19_out_V_data_5_V_full_n;
wire   [23:0] layer19_out_V_data_5_V_dout;
wire    layer19_out_V_data_5_V_empty_n;
wire    layer19_out_V_data_6_V_full_n;
wire   [23:0] layer19_out_V_data_6_V_dout;
wire    layer19_out_V_data_6_V_empty_n;
wire    layer19_out_V_data_7_V_full_n;
wire   [23:0] layer19_out_V_data_7_V_dout;
wire    layer19_out_V_data_7_V_empty_n;
wire    layer5_out_V_data_0_V_full_n;
wire   [23:0] layer5_out_V_data_0_V_dout;
wire    layer5_out_V_data_0_V_empty_n;
wire    layer5_out_V_data_1_V_full_n;
wire   [23:0] layer5_out_V_data_1_V_dout;
wire    layer5_out_V_data_1_V_empty_n;
wire    layer5_out_V_data_2_V_full_n;
wire   [23:0] layer5_out_V_data_2_V_dout;
wire    layer5_out_V_data_2_V_empty_n;
wire    layer5_out_V_data_3_V_full_n;
wire   [23:0] layer5_out_V_data_3_V_dout;
wire    layer5_out_V_data_3_V_empty_n;
wire    layer5_out_V_data_4_V_full_n;
wire   [23:0] layer5_out_V_data_4_V_dout;
wire    layer5_out_V_data_4_V_empty_n;
wire    layer5_out_V_data_5_V_full_n;
wire   [23:0] layer5_out_V_data_5_V_dout;
wire    layer5_out_V_data_5_V_empty_n;
wire    layer5_out_V_data_6_V_full_n;
wire   [23:0] layer5_out_V_data_6_V_dout;
wire    layer5_out_V_data_6_V_empty_n;
wire    layer5_out_V_data_7_V_full_n;
wire   [23:0] layer5_out_V_data_7_V_dout;
wire    layer5_out_V_data_7_V_empty_n;
wire    layer20_out_V_data_0_V_full_n;
wire   [23:0] layer20_out_V_data_0_V_dout;
wire    layer20_out_V_data_0_V_empty_n;
wire    layer20_out_V_data_1_V_full_n;
wire   [23:0] layer20_out_V_data_1_V_dout;
wire    layer20_out_V_data_1_V_empty_n;
wire    layer20_out_V_data_2_V_full_n;
wire   [23:0] layer20_out_V_data_2_V_dout;
wire    layer20_out_V_data_2_V_empty_n;
wire    layer20_out_V_data_3_V_full_n;
wire   [23:0] layer20_out_V_data_3_V_dout;
wire    layer20_out_V_data_3_V_empty_n;
wire    layer20_out_V_data_4_V_full_n;
wire   [23:0] layer20_out_V_data_4_V_dout;
wire    layer20_out_V_data_4_V_empty_n;
wire    layer20_out_V_data_5_V_full_n;
wire   [23:0] layer20_out_V_data_5_V_dout;
wire    layer20_out_V_data_5_V_empty_n;
wire    layer20_out_V_data_6_V_full_n;
wire   [23:0] layer20_out_V_data_6_V_dout;
wire    layer20_out_V_data_6_V_empty_n;
wire    layer20_out_V_data_7_V_full_n;
wire   [23:0] layer20_out_V_data_7_V_dout;
wire    layer20_out_V_data_7_V_empty_n;
wire    layer8_out_V_data_0_V_full_n;
wire   [23:0] layer8_out_V_data_0_V_dout;
wire    layer8_out_V_data_0_V_empty_n;
wire    layer8_out_V_data_1_V_full_n;
wire   [23:0] layer8_out_V_data_1_V_dout;
wire    layer8_out_V_data_1_V_empty_n;
wire    layer8_out_V_data_2_V_full_n;
wire   [23:0] layer8_out_V_data_2_V_dout;
wire    layer8_out_V_data_2_V_empty_n;
wire    layer8_out_V_data_3_V_full_n;
wire   [23:0] layer8_out_V_data_3_V_dout;
wire    layer8_out_V_data_3_V_empty_n;
wire    layer21_out_V_data_0_V_full_n;
wire   [23:0] layer21_out_V_data_0_V_dout;
wire    layer21_out_V_data_0_V_empty_n;
wire    layer21_out_V_data_1_V_full_n;
wire   [23:0] layer21_out_V_data_1_V_dout;
wire    layer21_out_V_data_1_V_empty_n;
wire    layer21_out_V_data_2_V_full_n;
wire   [23:0] layer21_out_V_data_2_V_dout;
wire    layer21_out_V_data_2_V_empty_n;
wire    layer21_out_V_data_3_V_full_n;
wire   [23:0] layer21_out_V_data_3_V_dout;
wire    layer21_out_V_data_3_V_empty_n;
wire    layer11_out_V_data_0_V_full_n;
wire   [23:0] layer11_out_V_data_0_V_dout;
wire    layer11_out_V_data_0_V_empty_n;
wire    layer11_out_V_data_1_V_full_n;
wire   [23:0] layer11_out_V_data_1_V_dout;
wire    layer11_out_V_data_1_V_empty_n;
wire    layer11_out_V_data_2_V_full_n;
wire   [23:0] layer11_out_V_data_2_V_dout;
wire    layer11_out_V_data_2_V_empty_n;
wire    layer11_out_V_data_3_V_full_n;
wire   [23:0] layer11_out_V_data_3_V_dout;
wire    layer11_out_V_data_3_V_empty_n;
wire    layer15_out_V_data_0_V_full_n;
wire   [23:0] layer15_out_V_data_0_V_dout;
wire    layer15_out_V_data_0_V_empty_n;
wire    layer15_out_V_data_1_V_full_n;
wire   [23:0] layer15_out_V_data_1_V_dout;
wire    layer15_out_V_data_1_V_empty_n;
wire    layer15_out_V_data_2_V_full_n;
wire   [23:0] layer15_out_V_data_2_V_dout;
wire    layer15_out_V_data_2_V_empty_n;
wire    layer15_out_V_data_3_V_full_n;
wire   [23:0] layer15_out_V_data_3_V_dout;
wire    layer15_out_V_data_3_V_empty_n;
wire    layer15_out_V_data_4_V_full_n;
wire   [23:0] layer15_out_V_data_4_V_dout;
wire    layer15_out_V_data_4_V_empty_n;
wire    layer15_out_V_data_5_V_full_n;
wire   [23:0] layer15_out_V_data_5_V_dout;
wire    layer15_out_V_data_5_V_empty_n;
wire    layer15_out_V_data_6_V_full_n;
wire   [23:0] layer15_out_V_data_6_V_dout;
wire    layer15_out_V_data_6_V_empty_n;
wire    layer15_out_V_data_7_V_full_n;
wire   [23:0] layer15_out_V_data_7_V_dout;
wire    layer15_out_V_data_7_V_empty_n;
wire    layer15_out_V_data_8_V_full_n;
wire   [23:0] layer15_out_V_data_8_V_dout;
wire    layer15_out_V_data_8_V_empty_n;
wire    layer15_out_V_data_9_V_full_n;
wire   [23:0] layer15_out_V_data_9_V_dout;
wire    layer15_out_V_data_9_V_empty_n;
wire    layer15_out_V_data_10_V_full_n;
wire   [23:0] layer15_out_V_data_10_V_dout;
wire    layer15_out_V_data_10_V_empty_n;
wire    layer15_out_V_data_11_V_full_n;
wire   [23:0] layer15_out_V_data_11_V_dout;
wire    layer15_out_V_data_11_V_empty_n;
wire    layer15_out_V_data_12_V_full_n;
wire   [23:0] layer15_out_V_data_12_V_dout;
wire    layer15_out_V_data_12_V_empty_n;
wire    layer15_out_V_data_13_V_full_n;
wire   [23:0] layer15_out_V_data_13_V_dout;
wire    layer15_out_V_data_13_V_empty_n;
wire    layer15_out_V_data_14_V_full_n;
wire   [23:0] layer15_out_V_data_14_V_dout;
wire    layer15_out_V_data_14_V_empty_n;
wire    layer15_out_V_data_15_V_full_n;
wire   [23:0] layer15_out_V_data_15_V_dout;
wire    layer15_out_V_data_15_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_din;
wire    start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_dout;
wire    start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_empty_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_din;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_full_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_dout;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_empty_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_din;
wire    start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_dout;
wire    start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_empty_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_din;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_full_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_dout;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_empty_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_din;
wire    start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_dout;
wire    start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_empty_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_din;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_full_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_dout;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_empty_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_din;
wire    start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_dout;
wire    start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_din;
wire    start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_dout;
wire    start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_empty_n;
wire   [0:0] start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_din;
wire    start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_full_n;
wire   [0:0] start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_dout;
wire    start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_empty_n;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_start_full_n;
wire    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_start_write;

zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_full_n),
    .ap_done(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_done),
    .ap_continue(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_continue),
    .ap_idle(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_idle),
    .ap_ready(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_ready),
    .start_out(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_start_out),
    .start_write(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_start_write),
    .data_V_data_V_TDATA(input_time_series_V_data_0_V_TDATA),
    .data_V_data_V_TVALID(input_time_series_V_data_0_V_TVALID),
    .data_V_data_V_TREADY(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_data_V_data_V_TREADY),
    .res_V_data_V_din(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_res_V_data_V_din),
    .res_V_data_V_full_n(layer18_out_V_data_0_V_full_n),
    .res_V_data_V_write(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_res_V_data_V_write)
);

conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_start),
    .start_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_full_n),
    .ap_done(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_done),
    .ap_continue(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_ready),
    .start_out(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_start_out),
    .start_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_start_write),
    .data_V_data_V_dout(layer18_out_V_data_0_V_dout),
    .data_V_data_V_empty_n(layer18_out_V_data_0_V_empty_n),
    .data_V_data_V_read(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_data_V_data_V_read),
    .res_V_data_0_V_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer2_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer2_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer2_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer2_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer2_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer2_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer2_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer2_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_7_V_write)
);

zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_full_n),
    .ap_done(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_done),
    .ap_continue(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_continue),
    .ap_idle(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_idle),
    .ap_ready(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_ready),
    .start_out(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_start_out),
    .start_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_start_write),
    .data_V_data_0_V_dout(layer2_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer2_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer2_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer2_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer2_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer2_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer2_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer2_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer2_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer2_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer2_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer2_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer2_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer2_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer2_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer2_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer19_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer19_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer19_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer19_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer19_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer19_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer19_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer19_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_7_V_write)
);

conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_start),
    .start_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_full_n),
    .ap_done(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_done),
    .ap_continue(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_ready),
    .start_out(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_start_out),
    .start_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_start_write),
    .data_V_data_0_V_dout(layer19_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer19_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer19_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer19_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer19_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer19_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer19_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer19_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer19_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer19_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer19_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer19_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer19_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer19_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer19_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer19_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer5_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer5_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer5_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer5_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer5_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer5_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer5_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer5_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_7_V_write)
);

zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_s zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_full_n),
    .ap_done(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_done),
    .ap_continue(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_continue),
    .ap_idle(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_idle),
    .ap_ready(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_ready),
    .start_out(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_start_out),
    .start_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_start_write),
    .data_V_data_0_V_dout(layer5_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer5_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer5_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer5_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer5_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer5_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer5_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer5_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer5_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer5_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer5_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer5_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer5_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer5_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer5_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer5_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer20_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer20_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer20_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer20_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer20_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer20_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer20_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer20_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_7_V_write)
);

conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_start),
    .start_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_full_n),
    .ap_done(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_done),
    .ap_continue(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_ready),
    .start_out(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_start_out),
    .start_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_start_write),
    .data_V_data_0_V_dout(layer20_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer20_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer20_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer20_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer20_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer20_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer20_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer20_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer20_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer20_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer20_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer20_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer20_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer20_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer20_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer20_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer8_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer8_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer8_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer8_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_3_V_write)
);

zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_s zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_full_n),
    .ap_done(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_done),
    .ap_continue(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_continue),
    .ap_idle(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_idle),
    .ap_ready(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_ready),
    .start_out(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_start_out),
    .start_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_start_write),
    .data_V_data_0_V_dout(layer8_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer8_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer8_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer8_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer8_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer8_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer8_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer8_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer21_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer21_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer21_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer21_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_3_V_write)
);

conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_full_n),
    .ap_done(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_done),
    .ap_continue(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_ready),
    .start_out(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_start_out),
    .start_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_start_write),
    .data_V_data_0_V_dout(layer21_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer21_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer21_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer21_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer21_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer21_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer21_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer21_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer11_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer11_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer11_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer11_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_3_V_write)
);

dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_start),
    .start_full_n(start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_full_n),
    .ap_done(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_ready),
    .start_out(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_start_out),
    .start_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_start_write),
    .data_stream_V_data_0_V_dout(layer11_out_V_data_0_V_dout),
    .data_stream_V_data_0_V_empty_n(layer11_out_V_data_0_V_empty_n),
    .data_stream_V_data_0_V_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_0_V_read),
    .data_stream_V_data_1_V_dout(layer11_out_V_data_1_V_dout),
    .data_stream_V_data_1_V_empty_n(layer11_out_V_data_1_V_empty_n),
    .data_stream_V_data_1_V_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_1_V_read),
    .data_stream_V_data_2_V_dout(layer11_out_V_data_2_V_dout),
    .data_stream_V_data_2_V_empty_n(layer11_out_V_data_2_V_empty_n),
    .data_stream_V_data_2_V_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_2_V_read),
    .data_stream_V_data_3_V_dout(layer11_out_V_data_3_V_dout),
    .data_stream_V_data_3_V_empty_n(layer11_out_V_data_3_V_empty_n),
    .data_stream_V_data_3_V_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_3_V_read),
    .res_stream_V_data_0_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_0_V_din),
    .res_stream_V_data_0_V_full_n(layer15_out_V_data_0_V_full_n),
    .res_stream_V_data_0_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_0_V_write),
    .res_stream_V_data_1_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_1_V_din),
    .res_stream_V_data_1_V_full_n(layer15_out_V_data_1_V_full_n),
    .res_stream_V_data_1_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_1_V_write),
    .res_stream_V_data_2_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_2_V_din),
    .res_stream_V_data_2_V_full_n(layer15_out_V_data_2_V_full_n),
    .res_stream_V_data_2_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_2_V_write),
    .res_stream_V_data_3_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_3_V_din),
    .res_stream_V_data_3_V_full_n(layer15_out_V_data_3_V_full_n),
    .res_stream_V_data_3_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_3_V_write),
    .res_stream_V_data_4_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_4_V_din),
    .res_stream_V_data_4_V_full_n(layer15_out_V_data_4_V_full_n),
    .res_stream_V_data_4_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_4_V_write),
    .res_stream_V_data_5_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_5_V_din),
    .res_stream_V_data_5_V_full_n(layer15_out_V_data_5_V_full_n),
    .res_stream_V_data_5_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_5_V_write),
    .res_stream_V_data_6_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_6_V_din),
    .res_stream_V_data_6_V_full_n(layer15_out_V_data_6_V_full_n),
    .res_stream_V_data_6_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_6_V_write),
    .res_stream_V_data_7_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_7_V_din),
    .res_stream_V_data_7_V_full_n(layer15_out_V_data_7_V_full_n),
    .res_stream_V_data_7_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_7_V_write),
    .res_stream_V_data_8_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_8_V_din),
    .res_stream_V_data_8_V_full_n(layer15_out_V_data_8_V_full_n),
    .res_stream_V_data_8_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_8_V_write),
    .res_stream_V_data_9_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_9_V_din),
    .res_stream_V_data_9_V_full_n(layer15_out_V_data_9_V_full_n),
    .res_stream_V_data_9_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_9_V_write),
    .res_stream_V_data_10_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_10_V_din),
    .res_stream_V_data_10_V_full_n(layer15_out_V_data_10_V_full_n),
    .res_stream_V_data_10_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_10_V_write),
    .res_stream_V_data_11_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_11_V_din),
    .res_stream_V_data_11_V_full_n(layer15_out_V_data_11_V_full_n),
    .res_stream_V_data_11_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_11_V_write),
    .res_stream_V_data_12_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_12_V_din),
    .res_stream_V_data_12_V_full_n(layer15_out_V_data_12_V_full_n),
    .res_stream_V_data_12_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_12_V_write),
    .res_stream_V_data_13_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_13_V_din),
    .res_stream_V_data_13_V_full_n(layer15_out_V_data_13_V_full_n),
    .res_stream_V_data_13_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_13_V_write),
    .res_stream_V_data_14_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_14_V_din),
    .res_stream_V_data_14_V_full_n(layer15_out_V_data_14_V_full_n),
    .res_stream_V_data_14_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_14_V_write),
    .res_stream_V_data_15_V_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_15_V_din),
    .res_stream_V_data_15_V_full_n(layer15_out_V_data_15_V_full_n),
    .res_stream_V_data_15_V_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_15_V_write)
);

linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_start),
    .ap_done(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_done),
    .ap_continue(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_continue),
    .ap_idle(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_idle),
    .ap_ready(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_ready),
    .data_V_data_0_V_dout(layer15_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer15_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer15_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer15_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer15_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer15_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer15_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer15_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer15_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer15_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer15_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer15_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer15_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer15_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer15_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer15_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_7_V_read),
    .data_V_data_8_V_dout(layer15_out_V_data_8_V_dout),
    .data_V_data_8_V_empty_n(layer15_out_V_data_8_V_empty_n),
    .data_V_data_8_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_8_V_read),
    .data_V_data_9_V_dout(layer15_out_V_data_9_V_dout),
    .data_V_data_9_V_empty_n(layer15_out_V_data_9_V_empty_n),
    .data_V_data_9_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_9_V_read),
    .data_V_data_10_V_dout(layer15_out_V_data_10_V_dout),
    .data_V_data_10_V_empty_n(layer15_out_V_data_10_V_empty_n),
    .data_V_data_10_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_10_V_read),
    .data_V_data_11_V_dout(layer15_out_V_data_11_V_dout),
    .data_V_data_11_V_empty_n(layer15_out_V_data_11_V_empty_n),
    .data_V_data_11_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_11_V_read),
    .data_V_data_12_V_dout(layer15_out_V_data_12_V_dout),
    .data_V_data_12_V_empty_n(layer15_out_V_data_12_V_empty_n),
    .data_V_data_12_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_12_V_read),
    .data_V_data_13_V_dout(layer15_out_V_data_13_V_dout),
    .data_V_data_13_V_empty_n(layer15_out_V_data_13_V_empty_n),
    .data_V_data_13_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_13_V_read),
    .data_V_data_14_V_dout(layer15_out_V_data_14_V_dout),
    .data_V_data_14_V_empty_n(layer15_out_V_data_14_V_empty_n),
    .data_V_data_14_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_14_V_read),
    .data_V_data_15_V_dout(layer15_out_V_data_15_V_dout),
    .data_V_data_15_V_empty_n(layer15_out_V_data_15_V_empty_n),
    .data_V_data_15_V_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_15_V_read),
    .res_V_data_0_V_TREADY(layer17_out_V_data_0_V_TREADY),
    .res_V_data_0_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_0_V_TDATA),
    .res_V_data_0_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_0_V_TVALID),
    .res_V_data_1_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_1_V_TDATA),
    .res_V_data_1_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_1_V_TVALID),
    .res_V_data_1_V_TREADY(layer17_out_V_data_1_V_TREADY),
    .res_V_data_2_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_2_V_TDATA),
    .res_V_data_2_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_2_V_TVALID),
    .res_V_data_2_V_TREADY(layer17_out_V_data_2_V_TREADY),
    .res_V_data_3_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_3_V_TDATA),
    .res_V_data_3_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_3_V_TVALID),
    .res_V_data_3_V_TREADY(layer17_out_V_data_3_V_TREADY),
    .res_V_data_4_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_4_V_TDATA),
    .res_V_data_4_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_4_V_TVALID),
    .res_V_data_4_V_TREADY(layer17_out_V_data_4_V_TREADY),
    .res_V_data_5_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_5_V_TDATA),
    .res_V_data_5_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_5_V_TVALID),
    .res_V_data_5_V_TREADY(layer17_out_V_data_5_V_TREADY),
    .res_V_data_6_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_6_V_TDATA),
    .res_V_data_6_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_6_V_TVALID),
    .res_V_data_6_V_TREADY(layer17_out_V_data_6_V_TREADY),
    .res_V_data_7_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_7_V_TDATA),
    .res_V_data_7_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_7_V_TVALID),
    .res_V_data_7_V_TREADY(layer17_out_V_data_7_V_TREADY),
    .res_V_data_8_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_8_V_TDATA),
    .res_V_data_8_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_8_V_TVALID),
    .res_V_data_8_V_TREADY(layer17_out_V_data_8_V_TREADY),
    .res_V_data_9_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_9_V_TDATA),
    .res_V_data_9_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_9_V_TVALID),
    .res_V_data_9_V_TREADY(layer17_out_V_data_9_V_TREADY),
    .res_V_data_10_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_10_V_TDATA),
    .res_V_data_10_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_10_V_TVALID),
    .res_V_data_10_V_TREADY(layer17_out_V_data_10_V_TREADY),
    .res_V_data_11_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_11_V_TDATA),
    .res_V_data_11_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_11_V_TVALID),
    .res_V_data_11_V_TREADY(layer17_out_V_data_11_V_TREADY),
    .res_V_data_12_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_12_V_TDATA),
    .res_V_data_12_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_12_V_TVALID),
    .res_V_data_12_V_TREADY(layer17_out_V_data_12_V_TREADY),
    .res_V_data_13_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_13_V_TDATA),
    .res_V_data_13_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_13_V_TVALID),
    .res_V_data_13_V_TREADY(layer17_out_V_data_13_V_TREADY),
    .res_V_data_14_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_14_V_TDATA),
    .res_V_data_14_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_14_V_TVALID),
    .res_V_data_14_V_TREADY(layer17_out_V_data_14_V_TREADY),
    .res_V_data_15_V_TDATA(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_15_V_TDATA),
    .res_V_data_15_V_TVALID(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_15_V_TVALID),
    .res_V_data_15_V_TREADY(layer17_out_V_data_15_V_TREADY)
);

fifo_w16_d66_A layer18_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_res_V_data_V_din),
    .if_full_n(layer18_out_V_data_0_V_full_n),
    .if_write(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_res_V_data_V_write),
    .if_dout(layer18_out_V_data_0_V_dout),
    .if_empty_n(layer18_out_V_data_0_V_empty_n),
    .if_read(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_data_V_data_V_read)
);

fifo_w24_d64_A layer2_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_0_V_din),
    .if_full_n(layer2_out_V_data_0_V_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_0_V_write),
    .if_dout(layer2_out_V_data_0_V_dout),
    .if_empty_n(layer2_out_V_data_0_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_0_V_read)
);

fifo_w24_d64_A layer2_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_1_V_din),
    .if_full_n(layer2_out_V_data_1_V_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_1_V_write),
    .if_dout(layer2_out_V_data_1_V_dout),
    .if_empty_n(layer2_out_V_data_1_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_1_V_read)
);

fifo_w24_d64_A layer2_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_2_V_din),
    .if_full_n(layer2_out_V_data_2_V_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_2_V_write),
    .if_dout(layer2_out_V_data_2_V_dout),
    .if_empty_n(layer2_out_V_data_2_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_2_V_read)
);

fifo_w24_d64_A layer2_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_3_V_din),
    .if_full_n(layer2_out_V_data_3_V_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_3_V_write),
    .if_dout(layer2_out_V_data_3_V_dout),
    .if_empty_n(layer2_out_V_data_3_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_3_V_read)
);

fifo_w24_d64_A layer2_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_4_V_din),
    .if_full_n(layer2_out_V_data_4_V_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_4_V_write),
    .if_dout(layer2_out_V_data_4_V_dout),
    .if_empty_n(layer2_out_V_data_4_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_4_V_read)
);

fifo_w24_d64_A layer2_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_5_V_din),
    .if_full_n(layer2_out_V_data_5_V_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_5_V_write),
    .if_dout(layer2_out_V_data_5_V_dout),
    .if_empty_n(layer2_out_V_data_5_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_5_V_read)
);

fifo_w24_d64_A layer2_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_6_V_din),
    .if_full_n(layer2_out_V_data_6_V_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_6_V_write),
    .if_dout(layer2_out_V_data_6_V_dout),
    .if_empty_n(layer2_out_V_data_6_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_6_V_read)
);

fifo_w24_d64_A layer2_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_7_V_din),
    .if_full_n(layer2_out_V_data_7_V_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_res_V_data_7_V_write),
    .if_dout(layer2_out_V_data_7_V_dout),
    .if_empty_n(layer2_out_V_data_7_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_data_V_data_7_V_read)
);

fifo_w24_d68_A layer19_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_0_V_din),
    .if_full_n(layer19_out_V_data_0_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_0_V_write),
    .if_dout(layer19_out_V_data_0_V_dout),
    .if_empty_n(layer19_out_V_data_0_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_0_V_read)
);

fifo_w24_d68_A layer19_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_1_V_din),
    .if_full_n(layer19_out_V_data_1_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_1_V_write),
    .if_dout(layer19_out_V_data_1_V_dout),
    .if_empty_n(layer19_out_V_data_1_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_1_V_read)
);

fifo_w24_d68_A layer19_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_2_V_din),
    .if_full_n(layer19_out_V_data_2_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_2_V_write),
    .if_dout(layer19_out_V_data_2_V_dout),
    .if_empty_n(layer19_out_V_data_2_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_2_V_read)
);

fifo_w24_d68_A layer19_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_3_V_din),
    .if_full_n(layer19_out_V_data_3_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_3_V_write),
    .if_dout(layer19_out_V_data_3_V_dout),
    .if_empty_n(layer19_out_V_data_3_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_3_V_read)
);

fifo_w24_d68_A layer19_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_4_V_din),
    .if_full_n(layer19_out_V_data_4_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_4_V_write),
    .if_dout(layer19_out_V_data_4_V_dout),
    .if_empty_n(layer19_out_V_data_4_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_4_V_read)
);

fifo_w24_d68_A layer19_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_5_V_din),
    .if_full_n(layer19_out_V_data_5_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_5_V_write),
    .if_dout(layer19_out_V_data_5_V_dout),
    .if_empty_n(layer19_out_V_data_5_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_5_V_read)
);

fifo_w24_d68_A layer19_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_6_V_din),
    .if_full_n(layer19_out_V_data_6_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_6_V_write),
    .if_dout(layer19_out_V_data_6_V_dout),
    .if_empty_n(layer19_out_V_data_6_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_6_V_read)
);

fifo_w24_d68_A layer19_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_7_V_din),
    .if_full_n(layer19_out_V_data_7_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_res_V_data_7_V_write),
    .if_dout(layer19_out_V_data_7_V_dout),
    .if_empty_n(layer19_out_V_data_7_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_data_V_data_7_V_read)
);

fifo_w24_d64_A layer5_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_0_V_din),
    .if_full_n(layer5_out_V_data_0_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_0_V_write),
    .if_dout(layer5_out_V_data_0_V_dout),
    .if_empty_n(layer5_out_V_data_0_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_0_V_read)
);

fifo_w24_d64_A layer5_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_1_V_din),
    .if_full_n(layer5_out_V_data_1_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_1_V_write),
    .if_dout(layer5_out_V_data_1_V_dout),
    .if_empty_n(layer5_out_V_data_1_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_1_V_read)
);

fifo_w24_d64_A layer5_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_2_V_din),
    .if_full_n(layer5_out_V_data_2_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_2_V_write),
    .if_dout(layer5_out_V_data_2_V_dout),
    .if_empty_n(layer5_out_V_data_2_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_2_V_read)
);

fifo_w24_d64_A layer5_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_3_V_din),
    .if_full_n(layer5_out_V_data_3_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_3_V_write),
    .if_dout(layer5_out_V_data_3_V_dout),
    .if_empty_n(layer5_out_V_data_3_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_3_V_read)
);

fifo_w24_d64_A layer5_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_4_V_din),
    .if_full_n(layer5_out_V_data_4_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_4_V_write),
    .if_dout(layer5_out_V_data_4_V_dout),
    .if_empty_n(layer5_out_V_data_4_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_4_V_read)
);

fifo_w24_d64_A layer5_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_5_V_din),
    .if_full_n(layer5_out_V_data_5_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_5_V_write),
    .if_dout(layer5_out_V_data_5_V_dout),
    .if_empty_n(layer5_out_V_data_5_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_5_V_read)
);

fifo_w24_d64_A layer5_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_6_V_din),
    .if_full_n(layer5_out_V_data_6_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_6_V_write),
    .if_dout(layer5_out_V_data_6_V_dout),
    .if_empty_n(layer5_out_V_data_6_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_6_V_read)
);

fifo_w24_d64_A layer5_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_7_V_din),
    .if_full_n(layer5_out_V_data_7_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_res_V_data_7_V_write),
    .if_dout(layer5_out_V_data_7_V_dout),
    .if_empty_n(layer5_out_V_data_7_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_data_V_data_7_V_read)
);

fifo_w24_d67_A layer20_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_0_V_din),
    .if_full_n(layer20_out_V_data_0_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_0_V_write),
    .if_dout(layer20_out_V_data_0_V_dout),
    .if_empty_n(layer20_out_V_data_0_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_0_V_read)
);

fifo_w24_d67_A layer20_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_1_V_din),
    .if_full_n(layer20_out_V_data_1_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_1_V_write),
    .if_dout(layer20_out_V_data_1_V_dout),
    .if_empty_n(layer20_out_V_data_1_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_1_V_read)
);

fifo_w24_d67_A layer20_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_2_V_din),
    .if_full_n(layer20_out_V_data_2_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_2_V_write),
    .if_dout(layer20_out_V_data_2_V_dout),
    .if_empty_n(layer20_out_V_data_2_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_2_V_read)
);

fifo_w24_d67_A layer20_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_3_V_din),
    .if_full_n(layer20_out_V_data_3_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_3_V_write),
    .if_dout(layer20_out_V_data_3_V_dout),
    .if_empty_n(layer20_out_V_data_3_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_3_V_read)
);

fifo_w24_d67_A layer20_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_4_V_din),
    .if_full_n(layer20_out_V_data_4_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_4_V_write),
    .if_dout(layer20_out_V_data_4_V_dout),
    .if_empty_n(layer20_out_V_data_4_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_4_V_read)
);

fifo_w24_d67_A layer20_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_5_V_din),
    .if_full_n(layer20_out_V_data_5_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_5_V_write),
    .if_dout(layer20_out_V_data_5_V_dout),
    .if_empty_n(layer20_out_V_data_5_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_5_V_read)
);

fifo_w24_d67_A layer20_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_6_V_din),
    .if_full_n(layer20_out_V_data_6_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_6_V_write),
    .if_dout(layer20_out_V_data_6_V_dout),
    .if_empty_n(layer20_out_V_data_6_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_6_V_read)
);

fifo_w24_d67_A layer20_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_7_V_din),
    .if_full_n(layer20_out_V_data_7_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_res_V_data_7_V_write),
    .if_dout(layer20_out_V_data_7_V_dout),
    .if_empty_n(layer20_out_V_data_7_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_data_V_data_7_V_read)
);

fifo_w24_d32_A layer8_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_0_V_din),
    .if_full_n(layer8_out_V_data_0_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_0_V_write),
    .if_dout(layer8_out_V_data_0_V_dout),
    .if_empty_n(layer8_out_V_data_0_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_0_V_read)
);

fifo_w24_d32_A layer8_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_1_V_din),
    .if_full_n(layer8_out_V_data_1_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_1_V_write),
    .if_dout(layer8_out_V_data_1_V_dout),
    .if_empty_n(layer8_out_V_data_1_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_1_V_read)
);

fifo_w24_d32_A layer8_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_2_V_din),
    .if_full_n(layer8_out_V_data_2_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_2_V_write),
    .if_dout(layer8_out_V_data_2_V_dout),
    .if_empty_n(layer8_out_V_data_2_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_2_V_read)
);

fifo_w24_d32_A layer8_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_3_V_din),
    .if_full_n(layer8_out_V_data_3_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_res_V_data_3_V_write),
    .if_dout(layer8_out_V_data_3_V_dout),
    .if_empty_n(layer8_out_V_data_3_V_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_data_V_data_3_V_read)
);

fifo_w24_d35_A layer21_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_0_V_din),
    .if_full_n(layer21_out_V_data_0_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_0_V_write),
    .if_dout(layer21_out_V_data_0_V_dout),
    .if_empty_n(layer21_out_V_data_0_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_0_V_read)
);

fifo_w24_d35_A layer21_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_1_V_din),
    .if_full_n(layer21_out_V_data_1_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_1_V_write),
    .if_dout(layer21_out_V_data_1_V_dout),
    .if_empty_n(layer21_out_V_data_1_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_1_V_read)
);

fifo_w24_d35_A layer21_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_2_V_din),
    .if_full_n(layer21_out_V_data_2_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_2_V_write),
    .if_dout(layer21_out_V_data_2_V_dout),
    .if_empty_n(layer21_out_V_data_2_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_2_V_read)
);

fifo_w24_d35_A layer21_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_3_V_din),
    .if_full_n(layer21_out_V_data_3_V_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_res_V_data_3_V_write),
    .if_dout(layer21_out_V_data_3_V_dout),
    .if_empty_n(layer21_out_V_data_3_V_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_data_V_data_3_V_read)
);

fifo_w24_d16_A layer11_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_0_V_din),
    .if_full_n(layer11_out_V_data_0_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_0_V_write),
    .if_dout(layer11_out_V_data_0_V_dout),
    .if_empty_n(layer11_out_V_data_0_V_empty_n),
    .if_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_0_V_read)
);

fifo_w24_d16_A layer11_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_1_V_din),
    .if_full_n(layer11_out_V_data_1_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_1_V_write),
    .if_dout(layer11_out_V_data_1_V_dout),
    .if_empty_n(layer11_out_V_data_1_V_empty_n),
    .if_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_1_V_read)
);

fifo_w24_d16_A layer11_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_2_V_din),
    .if_full_n(layer11_out_V_data_2_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_2_V_write),
    .if_dout(layer11_out_V_data_2_V_dout),
    .if_empty_n(layer11_out_V_data_2_V_empty_n),
    .if_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_2_V_read)
);

fifo_w24_d16_A layer11_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_3_V_din),
    .if_full_n(layer11_out_V_data_3_V_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_res_V_data_3_V_write),
    .if_dout(layer11_out_V_data_3_V_dout),
    .if_empty_n(layer11_out_V_data_3_V_empty_n),
    .if_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_data_stream_V_data_3_V_read)
);

fifo_w24_d1_A layer15_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_0_V_din),
    .if_full_n(layer15_out_V_data_0_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_0_V_write),
    .if_dout(layer15_out_V_data_0_V_dout),
    .if_empty_n(layer15_out_V_data_0_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_0_V_read)
);

fifo_w24_d1_A layer15_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_1_V_din),
    .if_full_n(layer15_out_V_data_1_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_1_V_write),
    .if_dout(layer15_out_V_data_1_V_dout),
    .if_empty_n(layer15_out_V_data_1_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_1_V_read)
);

fifo_w24_d1_A layer15_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_2_V_din),
    .if_full_n(layer15_out_V_data_2_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_2_V_write),
    .if_dout(layer15_out_V_data_2_V_dout),
    .if_empty_n(layer15_out_V_data_2_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_2_V_read)
);

fifo_w24_d1_A layer15_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_3_V_din),
    .if_full_n(layer15_out_V_data_3_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_3_V_write),
    .if_dout(layer15_out_V_data_3_V_dout),
    .if_empty_n(layer15_out_V_data_3_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_3_V_read)
);

fifo_w24_d1_A layer15_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_4_V_din),
    .if_full_n(layer15_out_V_data_4_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_4_V_write),
    .if_dout(layer15_out_V_data_4_V_dout),
    .if_empty_n(layer15_out_V_data_4_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_4_V_read)
);

fifo_w24_d1_A layer15_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_5_V_din),
    .if_full_n(layer15_out_V_data_5_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_5_V_write),
    .if_dout(layer15_out_V_data_5_V_dout),
    .if_empty_n(layer15_out_V_data_5_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_5_V_read)
);

fifo_w24_d1_A layer15_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_6_V_din),
    .if_full_n(layer15_out_V_data_6_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_6_V_write),
    .if_dout(layer15_out_V_data_6_V_dout),
    .if_empty_n(layer15_out_V_data_6_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_6_V_read)
);

fifo_w24_d1_A layer15_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_7_V_din),
    .if_full_n(layer15_out_V_data_7_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_7_V_write),
    .if_dout(layer15_out_V_data_7_V_dout),
    .if_empty_n(layer15_out_V_data_7_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_7_V_read)
);

fifo_w24_d1_A layer15_out_V_data_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_8_V_din),
    .if_full_n(layer15_out_V_data_8_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_8_V_write),
    .if_dout(layer15_out_V_data_8_V_dout),
    .if_empty_n(layer15_out_V_data_8_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_8_V_read)
);

fifo_w24_d1_A layer15_out_V_data_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_9_V_din),
    .if_full_n(layer15_out_V_data_9_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_9_V_write),
    .if_dout(layer15_out_V_data_9_V_dout),
    .if_empty_n(layer15_out_V_data_9_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_9_V_read)
);

fifo_w24_d1_A layer15_out_V_data_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_10_V_din),
    .if_full_n(layer15_out_V_data_10_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_10_V_write),
    .if_dout(layer15_out_V_data_10_V_dout),
    .if_empty_n(layer15_out_V_data_10_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_10_V_read)
);

fifo_w24_d1_A layer15_out_V_data_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_11_V_din),
    .if_full_n(layer15_out_V_data_11_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_11_V_write),
    .if_dout(layer15_out_V_data_11_V_dout),
    .if_empty_n(layer15_out_V_data_11_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_11_V_read)
);

fifo_w24_d1_A layer15_out_V_data_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_12_V_din),
    .if_full_n(layer15_out_V_data_12_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_12_V_write),
    .if_dout(layer15_out_V_data_12_V_dout),
    .if_empty_n(layer15_out_V_data_12_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_12_V_read)
);

fifo_w24_d1_A layer15_out_V_data_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_13_V_din),
    .if_full_n(layer15_out_V_data_13_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_13_V_write),
    .if_dout(layer15_out_V_data_13_V_dout),
    .if_empty_n(layer15_out_V_data_13_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_13_V_read)
);

fifo_w24_d1_A layer15_out_V_data_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_14_V_din),
    .if_full_n(layer15_out_V_data_14_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_14_V_write),
    .if_dout(layer15_out_V_data_14_V_dout),
    .if_empty_n(layer15_out_V_data_14_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_14_V_read)
);

fifo_w24_d1_A layer15_out_V_data_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_15_V_din),
    .if_full_n(layer15_out_V_data_15_V_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_res_stream_V_data_15_V_write),
    .if_dout(layer15_out_V_data_15_V_dout),
    .if_empty_n(layer15_out_V_data_15_V_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_data_V_data_15_V_read)
);

start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_full_n),
    .if_write(zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_empty_n),
    .if_read(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_ready)
);

start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0 start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_din),
    .if_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_full_n),
    .if_write(conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_start_write),
    .if_dout(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_dout),
    .if_empty_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_ready)
);

start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0 start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_ready)
);

start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0 start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_din),
    .if_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_start_write),
    .if_dout(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_dout),
    .if_empty_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_ready)
);

start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0 start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_ready)
);

start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0 start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_din),
    .if_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_start_write),
    .if_dout(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_dout),
    .if_empty_n(start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_ready)
);

start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_ready)
);

start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0 start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_empty_n),
    .if_read(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_ready)
);

start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0 start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_din),
    .if_full_n(start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_full_n),
    .if_write(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_start_write),
    .if_dout(start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_dout),
    .if_empty_n(start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_empty_n),
    .if_read(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_ready)
);

assign ap_done = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_done;

assign ap_idle = (zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_idle & zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_idle & zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_idle & zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_idle & linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_idle & dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_idle & conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_idle & conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_idle & conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_idle & conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_idle);

assign ap_ready = zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_done;

assign ap_sync_ready = zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_ready;

assign conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_ap_start = start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_empty_n;

assign conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_ap_start = start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_empty_n;

assign conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_ap_start = start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_empty_n;

assign conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_ap_start = start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_empty_n;

assign dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_ap_start = start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_empty_n;

assign input_time_series_V_data_0_V_TREADY = zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_data_V_data_V_TREADY;

assign layer17_out_V_data_0_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_0_V_TDATA;

assign layer17_out_V_data_0_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_0_V_TVALID;

assign layer17_out_V_data_10_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_10_V_TDATA;

assign layer17_out_V_data_10_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_10_V_TVALID;

assign layer17_out_V_data_11_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_11_V_TDATA;

assign layer17_out_V_data_11_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_11_V_TVALID;

assign layer17_out_V_data_12_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_12_V_TDATA;

assign layer17_out_V_data_12_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_12_V_TVALID;

assign layer17_out_V_data_13_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_13_V_TDATA;

assign layer17_out_V_data_13_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_13_V_TVALID;

assign layer17_out_V_data_14_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_14_V_TDATA;

assign layer17_out_V_data_14_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_14_V_TVALID;

assign layer17_out_V_data_15_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_15_V_TDATA;

assign layer17_out_V_data_15_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_15_V_TVALID;

assign layer17_out_V_data_1_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_1_V_TDATA;

assign layer17_out_V_data_1_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_1_V_TVALID;

assign layer17_out_V_data_2_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_2_V_TDATA;

assign layer17_out_V_data_2_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_2_V_TVALID;

assign layer17_out_V_data_3_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_3_V_TDATA;

assign layer17_out_V_data_3_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_3_V_TVALID;

assign layer17_out_V_data_4_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_4_V_TDATA;

assign layer17_out_V_data_4_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_4_V_TVALID;

assign layer17_out_V_data_5_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_5_V_TDATA;

assign layer17_out_V_data_5_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_5_V_TVALID;

assign layer17_out_V_data_6_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_6_V_TDATA;

assign layer17_out_V_data_6_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_6_V_TVALID;

assign layer17_out_V_data_7_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_7_V_TDATA;

assign layer17_out_V_data_7_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_7_V_TVALID;

assign layer17_out_V_data_8_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_8_V_TDATA;

assign layer17_out_V_data_8_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_8_V_TVALID;

assign layer17_out_V_data_9_V_TDATA = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_9_V_TDATA;

assign layer17_out_V_data_9_V_TVALID = linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_res_V_data_9_V_TVALID;

assign linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_continue = 1'b1;

assign linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_ap_start = start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_empty_n;

assign linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_start_full_n = 1'b1;

assign linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_start_write = 1'b0;

assign start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_U0_din = 1'b1;

assign start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_din = 1'b1;

assign start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_din = 1'b1;

assign start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_din = 1'b1;

assign start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_din = 1'b1;

assign start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_din = 1'b1;

assign start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_din = 1'b1;

assign start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_din = 1'b1;

assign zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_continue = 1'b1;

assign zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0_ap_start = ap_start;

assign zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_continue = 1'b1;

assign zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_ap_start = start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_empty_n;

assign zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_continue = 1'b1;

assign zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_ap_start = start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_empty_n;

assign zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_continue = 1'b1;

assign zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_ap_start = start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_empty_n;

endmodule //Encoder
