# VLSI

<ol>
<li><h1><i><a href="https://github.com/Sarunesh/full_adder_sv" target="blank">Full Adder</a></i></h1>
<p>This contains the Verilog design code and the testbench code that has been developed using SystemVerilog for a <b>Full Adder</b>.</p></li>
</ol>
