// Seed: 3828731398
module module_0;
  tri0 id_2, id_3;
  integer id_4 (
      id_1,
      id_3 & id_1,
      id_2,
      id_3,
      1,
      1'b0,
      (1),
      id_3 - id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_2
  );
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri1 id_7,
    output tri0 id_8
    , id_53,
    output wor id_9,
    input tri0 id_10,
    input wire id_11,
    input wire id_12,
    output wire id_13,
    input wire id_14,
    input tri0 id_15,
    input supply0 id_16,
    output wor id_17,
    input tri0 id_18,
    input uwire id_19,
    input tri id_20,
    input wor id_21,
    input wor id_22,
    input uwire id_23,
    output wire id_24,
    input tri id_25,
    output tri id_26,
    input wand id_27,
    input wire id_28,
    output tri1 id_29,
    output tri0 id_30,
    input wire id_31,
    input tri id_32,
    output tri0 id_33,
    input tri id_34,
    input uwire id_35,
    output tri1 id_36,
    output wand id_37
    , id_54,
    input supply1 id_38,
    input tri0 id_39
    , id_55,
    input tri1 id_40,
    output wand id_41,
    input uwire id_42,
    input tri0 void id_43,
    output wor id_44,
    output supply1 id_45,
    input wire id_46,
    input wor id_47,
    input supply0 id_48,
    input supply0 id_49,
    output supply1 id_50,
    input supply1 id_51
);
  assign id_53 = 1'd0;
  module_0();
  assign id_37 = id_15;
endmodule
