
- Interested in FPGA,verilog，digital IC design
- Currently learning RTL2GDS flow， verification method， IP design

<table>
<tr>
<td>

[![My github stats](https://github-readme-stats.vercel.app/api?username=shawag&show_icons=true&include_all_commits=true&hide=issues,contribs&custom_title=My%20GitHub%20Stats)]()

</td>
<td>

[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=shawag&layout=compact&langs_count=4)]()

</td>
</tr>
</table>


* ![systemverilog](https://img.shields.io/badge/-SystemVerilog-CAD09D.svg) ![verilog](https://img.shields.io/badge/-Verilog-8985F0.svg) ![python](https://img.shields.io/badge/-Python-3776AB?logo=python&logoColor=ffffff) ![Tcl](https://img.shields.io/badge/-Tcl-239120.svg)

* ![vivado](https://img.shields.io/badge/-Vivado-FF1010.svg?logo=xilinx&logoColor=blue)  ![cadence](https://img.shields.io/badge/cadence-blue) ![synopsys](https://img.shields.io/badge/synopsys-purple
) ![mentor](https://img.shields.io/badge/mentor-green)


<img align="right" src="https://komarev.com/ghpvc/?username=shawag&color=green">
