--------------- Initial state ---------------
r1 = 3
r2 = 10
r3 = 23
r4 = 8
r5 = 4
r6 = 26
r7 = 25
r8 = 5
r9 = 0
r10 = 1
r11 = 2
r12 = 13
r13 = 16
r14 = 18
r15 = 17
r16 = 14
r17 = 12
r18 = 15
r19 = 19
r20 = 22
r21 = 21
r22 = 20
r23 = 29
r24 = 27
r25 = 6
r26 = 9
r27 = 7
r28 = 24
r29 = 30
r30 = 29
r31 = 28

dmem_word[0] = 13
dmem_word[1] = 100
dmem_word[2] = 0

----------------- Test code -----------------

  sw $0, 0($0)

## Should not forward from writes to reg zero.
  addu $0, $1, $2
  addu $9, $9, $0        # r9 = 0 + 0 = 0

## Should not forward from writes to reg zero.
  sll $0, $5, 3
  slt $9, $5, $0       # r9 = 4 < 0 = 0

## Should not forward from writes to reg zero.
  addu $0, $2, $1
  sw $0, 2($9)          # dmem_word[2] = 0

## Should forward from writes to any other register.
  addiu $1, $2, 4        # r1 = 10 + 4 = 14
  addu $16, $0, $1       # r16 = 14 + 0 = 14

  slt $2, $8, $15        # r2 = 5 < 17 = 1
  slt $9, $4, $2         # r9 = 8 < 1 = 0

  addu $3, $10, $12      # r3 = 1 + 13 = 14
  sw $3, 3($0)           # dmem_word[3] = 14

  sll $4, $25, 1         # r4 = 6 << 1 = 12
  addu $17, $0, $4       # r17 = 12

  slt $5, $31, $27       # r5 = 28 < 7 = 0
  slt $9, $10, $5        # r9 = 1 < 0 = 0

  lui $6, 1              # r6 = 0x10000
  sw $6, 3($0)           # dmem_word[3] = 0x10000

  addu $7, $0, $0        # r7 = 0
  addu $9, $0, $7        # r9 = 0

  addu $8, $0, $0        # r8 = 0
  slt $8, $9, $8         # r9 = 0 < 0 = 0

  addu $9, $17, $27      # r9 = 12 + 7 = 19
  sw $9, 3($0)           # dmem_word[3] = 19

  addu $10, $31, $31     # r10 = 28 + 28 = 56
  addu $9, $0, $10       # r9 = 0 + 56 = 56

  addu $11, $0, $0
  slt $9, $2, $11        # r9 = 1 < 0 = 0

  addu $12, $0, $0
  sw $12, 0($0)          # dmem_word[0] = 0

  addu $13, $0, $0
  addu $9, $0, $13

  addu $14, $0, $0
  slt $9, $2, $14

  addu $15, $0, $0
  sw $15, 0($0)

  addu $16, $0, $0
  addu $9, $0, $16

  addu $17, $0, $0
  slt $9, $2, $17

  addu $18, $0, $0
  sw $18, 0($0)

  addu $19, $0, $0
  addu $9, $0, $19

  addu $20, $0, $0
  slt $9, $2, $20

  addu $21, $0, $0
  sw $21, 0($0)

  addu $22, $0, $0
  addu $9, $0, $22

  addu $23, $0, $0
  slt $9, $2, $23

  addu $24, $0, $0
  sw $24, 0($0)

  addu $25, $0, $0
  addu $9, $0, $25

  addu $26, $0, $0
  slt $9, $2, $26

  addu $27, $0, $0
  sw $27, 0($0)

  addu $28, $0, $0
  addu $9, $0, $28

  addu $29, $0, $0
  slt $9, $2, $29

  addu $30, $0, $0
  sw $30, 0($0)

  addu $31, $0, $0
  slt $9, $2, $31

  jal jal_ret_addr
jal_ret_addr:
  sw $31, 0($0)

test_success:
  sw $0, 1($0)
  j .
  nop
  nop
  nop
  nop

test_fail:
  sw $0, 0($0)
  j .

---------- Expected state updates -----------

dmem_word[0] = 0

r9 = 0
r9 = 0
dmem_word[2] = 0

r1 = 14
r16 = 14

r2 = 1
r9 = 0

r3 = 14
dmem_word[3] = 14

r4 = 12
r17 = 12

r5 = 0
r9 = 0

r6 = 0x10000
dmem_word[3] = 0x10000

r7 = 0
r9 = 0

r8 = 0
r8 = 0

r9 = 19
dmem_word[3] = 19

r10 = 56
r9 = 56

r11 = 0
r9 = 0
r12 = 0
dmem_word[0] = 0
r13 = 0
r9 = 0
r14 = 0
r9 = 0
r15 = 0
dmem_word[0] = 0
r16 = 0
r9 = 0
r17 = 0
r9 = 0
r18 = 0
dmem_word[0] = 0
r19 = 0
r9 = 0
r20 = 0
r9 = 0
r21 = 0
dmem_word[0] = 0
r22 = 0
r9 = 0
r23 = 0
r9 = 0
r24 = 0
dmem_word[0] = 0
r25 = 0
r9 = 0
r26 = 0
r9 = 0
r27 = 0
dmem_word[0] = 0
r28 = 0
r9 = 0
r29 = 0
r9 = 0
r30 = 0
dmem_word[0] = 0
r31 = 0
r9 = 0
r31 = 0x118
dmem_word[0] = 0x118

dmem_word[1] = 0

------------ Timeout cycle count ------------
940