$date
	Sun Sep 14 18:45:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fibo $end
$var wire 32 ! fib_out [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module fib_instance1 $end
$var wire 1 " clk $end
$var wire 32 $ fib_out [31:0] $end
$var wire 32 % next_a [31:0] $end
$var wire 32 & next_b [31:0] $end
$var wire 1 # reset $end
$var wire 1 ' cout_output $end
$var wire 32 ( b [31:0] $end
$var wire 32 ) add_out [31:0] $end
$var wire 32 * a [31:0] $end
$var parameter 32 + N $end
$scope module RA $end
$var wire 1 , cin $end
$var wire 32 - sum [31:0] $end
$var wire 1 ' cout $end
$var wire 33 . c [32:0] $end
$var wire 32 / b [31:0] $end
$var wire 32 0 a [31:0] $end
$var parameter 32 1 N $end
$scope begin FA_LOOP[0] $end
$var parameter 2 2 i $end
$scope module fa_instance1 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 cin $end
$var wire 1 6 sum $end
$var wire 1 7 cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[1] $end
$var parameter 2 8 i $end
$scope module fa_instance1 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; cin $end
$var wire 1 < sum $end
$var wire 1 = cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[2] $end
$var parameter 3 > i $end
$scope module fa_instance1 $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 A cin $end
$var wire 1 B sum $end
$var wire 1 C cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[3] $end
$var parameter 3 D i $end
$scope module fa_instance1 $end
$var wire 1 E a $end
$var wire 1 F b $end
$var wire 1 G cin $end
$var wire 1 H sum $end
$var wire 1 I cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[4] $end
$var parameter 4 J i $end
$scope module fa_instance1 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 M cin $end
$var wire 1 N sum $end
$var wire 1 O cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[5] $end
$var parameter 4 P i $end
$scope module fa_instance1 $end
$var wire 1 Q a $end
$var wire 1 R b $end
$var wire 1 S cin $end
$var wire 1 T sum $end
$var wire 1 U cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[6] $end
$var parameter 4 V i $end
$scope module fa_instance1 $end
$var wire 1 W a $end
$var wire 1 X b $end
$var wire 1 Y cin $end
$var wire 1 Z sum $end
$var wire 1 [ cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[7] $end
$var parameter 4 \ i $end
$scope module fa_instance1 $end
$var wire 1 ] a $end
$var wire 1 ^ b $end
$var wire 1 _ cin $end
$var wire 1 ` sum $end
$var wire 1 a cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[8] $end
$var parameter 5 b i $end
$scope module fa_instance1 $end
$var wire 1 c a $end
$var wire 1 d b $end
$var wire 1 e cin $end
$var wire 1 f sum $end
$var wire 1 g cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[9] $end
$var parameter 5 h i $end
$scope module fa_instance1 $end
$var wire 1 i a $end
$var wire 1 j b $end
$var wire 1 k cin $end
$var wire 1 l sum $end
$var wire 1 m cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[10] $end
$var parameter 5 n i $end
$scope module fa_instance1 $end
$var wire 1 o a $end
$var wire 1 p b $end
$var wire 1 q cin $end
$var wire 1 r sum $end
$var wire 1 s cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[11] $end
$var parameter 5 t i $end
$scope module fa_instance1 $end
$var wire 1 u a $end
$var wire 1 v b $end
$var wire 1 w cin $end
$var wire 1 x sum $end
$var wire 1 y cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[12] $end
$var parameter 5 z i $end
$scope module fa_instance1 $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 } cin $end
$var wire 1 ~ sum $end
$var wire 1 !" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[13] $end
$var parameter 5 "" i $end
$scope module fa_instance1 $end
$var wire 1 #" a $end
$var wire 1 $" b $end
$var wire 1 %" cin $end
$var wire 1 &" sum $end
$var wire 1 '" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[14] $end
$var parameter 5 (" i $end
$scope module fa_instance1 $end
$var wire 1 )" a $end
$var wire 1 *" b $end
$var wire 1 +" cin $end
$var wire 1 ," sum $end
$var wire 1 -" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[15] $end
$var parameter 5 ." i $end
$scope module fa_instance1 $end
$var wire 1 /" a $end
$var wire 1 0" b $end
$var wire 1 1" cin $end
$var wire 1 2" sum $end
$var wire 1 3" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[16] $end
$var parameter 6 4" i $end
$scope module fa_instance1 $end
$var wire 1 5" a $end
$var wire 1 6" b $end
$var wire 1 7" cin $end
$var wire 1 8" sum $end
$var wire 1 9" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[17] $end
$var parameter 6 :" i $end
$scope module fa_instance1 $end
$var wire 1 ;" a $end
$var wire 1 <" b $end
$var wire 1 =" cin $end
$var wire 1 >" sum $end
$var wire 1 ?" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[18] $end
$var parameter 6 @" i $end
$scope module fa_instance1 $end
$var wire 1 A" a $end
$var wire 1 B" b $end
$var wire 1 C" cin $end
$var wire 1 D" sum $end
$var wire 1 E" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[19] $end
$var parameter 6 F" i $end
$scope module fa_instance1 $end
$var wire 1 G" a $end
$var wire 1 H" b $end
$var wire 1 I" cin $end
$var wire 1 J" sum $end
$var wire 1 K" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[20] $end
$var parameter 6 L" i $end
$scope module fa_instance1 $end
$var wire 1 M" a $end
$var wire 1 N" b $end
$var wire 1 O" cin $end
$var wire 1 P" sum $end
$var wire 1 Q" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[21] $end
$var parameter 6 R" i $end
$scope module fa_instance1 $end
$var wire 1 S" a $end
$var wire 1 T" b $end
$var wire 1 U" cin $end
$var wire 1 V" sum $end
$var wire 1 W" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[22] $end
$var parameter 6 X" i $end
$scope module fa_instance1 $end
$var wire 1 Y" a $end
$var wire 1 Z" b $end
$var wire 1 [" cin $end
$var wire 1 \" sum $end
$var wire 1 ]" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[23] $end
$var parameter 6 ^" i $end
$scope module fa_instance1 $end
$var wire 1 _" a $end
$var wire 1 `" b $end
$var wire 1 a" cin $end
$var wire 1 b" sum $end
$var wire 1 c" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[24] $end
$var parameter 6 d" i $end
$scope module fa_instance1 $end
$var wire 1 e" a $end
$var wire 1 f" b $end
$var wire 1 g" cin $end
$var wire 1 h" sum $end
$var wire 1 i" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[25] $end
$var parameter 6 j" i $end
$scope module fa_instance1 $end
$var wire 1 k" a $end
$var wire 1 l" b $end
$var wire 1 m" cin $end
$var wire 1 n" sum $end
$var wire 1 o" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[26] $end
$var parameter 6 p" i $end
$scope module fa_instance1 $end
$var wire 1 q" a $end
$var wire 1 r" b $end
$var wire 1 s" cin $end
$var wire 1 t" sum $end
$var wire 1 u" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[27] $end
$var parameter 6 v" i $end
$scope module fa_instance1 $end
$var wire 1 w" a $end
$var wire 1 x" b $end
$var wire 1 y" cin $end
$var wire 1 z" sum $end
$var wire 1 {" cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[28] $end
$var parameter 6 |" i $end
$scope module fa_instance1 $end
$var wire 1 }" a $end
$var wire 1 ~" b $end
$var wire 1 !# cin $end
$var wire 1 "# sum $end
$var wire 1 ## cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[29] $end
$var parameter 6 $# i $end
$scope module fa_instance1 $end
$var wire 1 %# a $end
$var wire 1 &# b $end
$var wire 1 '# cin $end
$var wire 1 (# sum $end
$var wire 1 )# cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[30] $end
$var parameter 6 *# i $end
$scope module fa_instance1 $end
$var wire 1 +# a $end
$var wire 1 ,# b $end
$var wire 1 -# cin $end
$var wire 1 .# sum $end
$var wire 1 /# cout $end
$upscope $end
$upscope $end
$scope begin FA_LOOP[31] $end
$var parameter 6 0# i $end
$scope module fa_instance1 $end
$var wire 1 1# a $end
$var wire 1 2# b $end
$var wire 1 3# cin $end
$var wire 1 4# sum $end
$var wire 1 5# cout $end
$upscope $end
$upscope $end
$upscope $end
$scope module regA $end
$var wire 1 " clk $end
$var wire 32 6# d [31:0] $end
$var wire 1 # reset $end
$var wire 32 7# reset_value [31:0] $end
$var wire 32 8# q [31:0] $end
$var parameter 32 9# N $end
$scope begin NBITREG_LOOP[0] $end
$var parameter 2 :# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 ;# d $end
$var wire 1 # reset $end
$var wire 1 <# reset_value $end
$var reg 1 =# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[1] $end
$var parameter 2 ># i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 ?# d $end
$var wire 1 # reset $end
$var wire 1 @# reset_value $end
$var reg 1 A# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[2] $end
$var parameter 3 B# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 C# d $end
$var wire 1 # reset $end
$var wire 1 D# reset_value $end
$var reg 1 E# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[3] $end
$var parameter 3 F# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 G# d $end
$var wire 1 # reset $end
$var wire 1 H# reset_value $end
$var reg 1 I# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[4] $end
$var parameter 4 J# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 K# d $end
$var wire 1 # reset $end
$var wire 1 L# reset_value $end
$var reg 1 M# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[5] $end
$var parameter 4 N# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 O# d $end
$var wire 1 # reset $end
$var wire 1 P# reset_value $end
$var reg 1 Q# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[6] $end
$var parameter 4 R# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 S# d $end
$var wire 1 # reset $end
$var wire 1 T# reset_value $end
$var reg 1 U# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[7] $end
$var parameter 4 V# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 W# d $end
$var wire 1 # reset $end
$var wire 1 X# reset_value $end
$var reg 1 Y# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[8] $end
$var parameter 5 Z# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 [# d $end
$var wire 1 # reset $end
$var wire 1 \# reset_value $end
$var reg 1 ]# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[9] $end
$var parameter 5 ^# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 _# d $end
$var wire 1 # reset $end
$var wire 1 `# reset_value $end
$var reg 1 a# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[10] $end
$var parameter 5 b# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 c# d $end
$var wire 1 # reset $end
$var wire 1 d# reset_value $end
$var reg 1 e# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[11] $end
$var parameter 5 f# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 g# d $end
$var wire 1 # reset $end
$var wire 1 h# reset_value $end
$var reg 1 i# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[12] $end
$var parameter 5 j# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 k# d $end
$var wire 1 # reset $end
$var wire 1 l# reset_value $end
$var reg 1 m# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[13] $end
$var parameter 5 n# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 o# d $end
$var wire 1 # reset $end
$var wire 1 p# reset_value $end
$var reg 1 q# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[14] $end
$var parameter 5 r# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 s# d $end
$var wire 1 # reset $end
$var wire 1 t# reset_value $end
$var reg 1 u# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[15] $end
$var parameter 5 v# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 w# d $end
$var wire 1 # reset $end
$var wire 1 x# reset_value $end
$var reg 1 y# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[16] $end
$var parameter 6 z# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 {# d $end
$var wire 1 # reset $end
$var wire 1 |# reset_value $end
$var reg 1 }# q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[17] $end
$var parameter 6 ~# i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 !$ d $end
$var wire 1 # reset $end
$var wire 1 "$ reset_value $end
$var reg 1 #$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[18] $end
$var parameter 6 $$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 %$ d $end
$var wire 1 # reset $end
$var wire 1 &$ reset_value $end
$var reg 1 '$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[19] $end
$var parameter 6 ($ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 )$ d $end
$var wire 1 # reset $end
$var wire 1 *$ reset_value $end
$var reg 1 +$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[20] $end
$var parameter 6 ,$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 -$ d $end
$var wire 1 # reset $end
$var wire 1 .$ reset_value $end
$var reg 1 /$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[21] $end
$var parameter 6 0$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 1$ d $end
$var wire 1 # reset $end
$var wire 1 2$ reset_value $end
$var reg 1 3$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[22] $end
$var parameter 6 4$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 5$ d $end
$var wire 1 # reset $end
$var wire 1 6$ reset_value $end
$var reg 1 7$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[23] $end
$var parameter 6 8$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 9$ d $end
$var wire 1 # reset $end
$var wire 1 :$ reset_value $end
$var reg 1 ;$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[24] $end
$var parameter 6 <$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 =$ d $end
$var wire 1 # reset $end
$var wire 1 >$ reset_value $end
$var reg 1 ?$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[25] $end
$var parameter 6 @$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 A$ d $end
$var wire 1 # reset $end
$var wire 1 B$ reset_value $end
$var reg 1 C$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[26] $end
$var parameter 6 D$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 E$ d $end
$var wire 1 # reset $end
$var wire 1 F$ reset_value $end
$var reg 1 G$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[27] $end
$var parameter 6 H$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 I$ d $end
$var wire 1 # reset $end
$var wire 1 J$ reset_value $end
$var reg 1 K$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[28] $end
$var parameter 6 L$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 M$ d $end
$var wire 1 # reset $end
$var wire 1 N$ reset_value $end
$var reg 1 O$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[29] $end
$var parameter 6 P$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 Q$ d $end
$var wire 1 # reset $end
$var wire 1 R$ reset_value $end
$var reg 1 S$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[30] $end
$var parameter 6 T$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 U$ d $end
$var wire 1 # reset $end
$var wire 1 V$ reset_value $end
$var reg 1 W$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[31] $end
$var parameter 6 X$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 Y$ d $end
$var wire 1 # reset $end
$var wire 1 Z$ reset_value $end
$var reg 1 [$ q $end
$upscope $end
$upscope $end
$upscope $end
$scope module regB $end
$var wire 1 " clk $end
$var wire 32 \$ d [31:0] $end
$var wire 1 # reset $end
$var wire 32 ]$ reset_value [31:0] $end
$var wire 32 ^$ q [31:0] $end
$var parameter 32 _$ N $end
$scope begin NBITREG_LOOP[0] $end
$var parameter 2 `$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 a$ d $end
$var wire 1 # reset $end
$var wire 1 b$ reset_value $end
$var reg 1 c$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[1] $end
$var parameter 2 d$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 e$ d $end
$var wire 1 # reset $end
$var wire 1 f$ reset_value $end
$var reg 1 g$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[2] $end
$var parameter 3 h$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 i$ d $end
$var wire 1 # reset $end
$var wire 1 j$ reset_value $end
$var reg 1 k$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[3] $end
$var parameter 3 l$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 m$ d $end
$var wire 1 # reset $end
$var wire 1 n$ reset_value $end
$var reg 1 o$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[4] $end
$var parameter 4 p$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 q$ d $end
$var wire 1 # reset $end
$var wire 1 r$ reset_value $end
$var reg 1 s$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[5] $end
$var parameter 4 t$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 u$ d $end
$var wire 1 # reset $end
$var wire 1 v$ reset_value $end
$var reg 1 w$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[6] $end
$var parameter 4 x$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 y$ d $end
$var wire 1 # reset $end
$var wire 1 z$ reset_value $end
$var reg 1 {$ q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[7] $end
$var parameter 4 |$ i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 }$ d $end
$var wire 1 # reset $end
$var wire 1 ~$ reset_value $end
$var reg 1 !% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[8] $end
$var parameter 5 "% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 #% d $end
$var wire 1 # reset $end
$var wire 1 $% reset_value $end
$var reg 1 %% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[9] $end
$var parameter 5 &% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 '% d $end
$var wire 1 # reset $end
$var wire 1 (% reset_value $end
$var reg 1 )% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[10] $end
$var parameter 5 *% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 +% d $end
$var wire 1 # reset $end
$var wire 1 ,% reset_value $end
$var reg 1 -% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[11] $end
$var parameter 5 .% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 /% d $end
$var wire 1 # reset $end
$var wire 1 0% reset_value $end
$var reg 1 1% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[12] $end
$var parameter 5 2% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 3% d $end
$var wire 1 # reset $end
$var wire 1 4% reset_value $end
$var reg 1 5% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[13] $end
$var parameter 5 6% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 7% d $end
$var wire 1 # reset $end
$var wire 1 8% reset_value $end
$var reg 1 9% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[14] $end
$var parameter 5 :% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 ;% d $end
$var wire 1 # reset $end
$var wire 1 <% reset_value $end
$var reg 1 =% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[15] $end
$var parameter 5 >% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 ?% d $end
$var wire 1 # reset $end
$var wire 1 @% reset_value $end
$var reg 1 A% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[16] $end
$var parameter 6 B% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 C% d $end
$var wire 1 # reset $end
$var wire 1 D% reset_value $end
$var reg 1 E% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[17] $end
$var parameter 6 F% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 G% d $end
$var wire 1 # reset $end
$var wire 1 H% reset_value $end
$var reg 1 I% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[18] $end
$var parameter 6 J% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 K% d $end
$var wire 1 # reset $end
$var wire 1 L% reset_value $end
$var reg 1 M% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[19] $end
$var parameter 6 N% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 O% d $end
$var wire 1 # reset $end
$var wire 1 P% reset_value $end
$var reg 1 Q% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[20] $end
$var parameter 6 R% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 S% d $end
$var wire 1 # reset $end
$var wire 1 T% reset_value $end
$var reg 1 U% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[21] $end
$var parameter 6 V% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 W% d $end
$var wire 1 # reset $end
$var wire 1 X% reset_value $end
$var reg 1 Y% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[22] $end
$var parameter 6 Z% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 [% d $end
$var wire 1 # reset $end
$var wire 1 \% reset_value $end
$var reg 1 ]% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[23] $end
$var parameter 6 ^% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 _% d $end
$var wire 1 # reset $end
$var wire 1 `% reset_value $end
$var reg 1 a% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[24] $end
$var parameter 6 b% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 c% d $end
$var wire 1 # reset $end
$var wire 1 d% reset_value $end
$var reg 1 e% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[25] $end
$var parameter 6 f% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 g% d $end
$var wire 1 # reset $end
$var wire 1 h% reset_value $end
$var reg 1 i% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[26] $end
$var parameter 6 j% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 k% d $end
$var wire 1 # reset $end
$var wire 1 l% reset_value $end
$var reg 1 m% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[27] $end
$var parameter 6 n% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 o% d $end
$var wire 1 # reset $end
$var wire 1 p% reset_value $end
$var reg 1 q% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[28] $end
$var parameter 6 r% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 s% d $end
$var wire 1 # reset $end
$var wire 1 t% reset_value $end
$var reg 1 u% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[29] $end
$var parameter 6 v% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 w% d $end
$var wire 1 # reset $end
$var wire 1 x% reset_value $end
$var reg 1 y% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[30] $end
$var parameter 6 z% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 {% d $end
$var wire 1 # reset $end
$var wire 1 |% reset_value $end
$var reg 1 }% q $end
$upscope $end
$upscope $end
$scope begin NBITREG_LOOP[31] $end
$var parameter 6 ~% i $end
$scope module instance1 $end
$var wire 1 " clk $end
$var wire 1 !& d $end
$var wire 1 # reset $end
$var wire 1 "& reset_value $end
$var reg 1 #& q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11111 ~%
b11110 z%
b11101 v%
b11100 r%
b11011 n%
b11010 j%
b11001 f%
b11000 b%
b10111 ^%
b10110 Z%
b10101 V%
b10100 R%
b10011 N%
b10010 J%
b10001 F%
b10000 B%
b1111 >%
b1110 :%
b1101 6%
b1100 2%
b1011 .%
b1010 *%
b1001 &%
b1000 "%
b111 |$
b110 x$
b101 t$
b100 p$
b11 l$
b10 h$
b1 d$
b0 `$
b100000 _$
b11111 X$
b11110 T$
b11101 P$
b11100 L$
b11011 H$
b11010 D$
b11001 @$
b11000 <$
b10111 8$
b10110 4$
b10101 0$
b10100 ,$
b10011 ($
b10010 $$
b10001 ~#
b10000 z#
b1111 v#
b1110 r#
b1101 n#
b1100 j#
b1011 f#
b1010 b#
b1001 ^#
b1000 Z#
b111 V#
b110 R#
b101 N#
b100 J#
b11 F#
b10 B#
b1 >#
b0 :#
b100000 9#
b11111 0#
b11110 *#
b11101 $#
b11100 |"
b11011 v"
b11010 p"
b11001 j"
b11000 d"
b10111 ^"
b10110 X"
b10101 R"
b10100 L"
b10011 F"
b10010 @"
b10001 :"
b10000 4"
b1111 ."
b1110 ("
b1101 ""
b1100 z
b1011 t
b1010 n
b1001 h
b1000 b
b111 \
b110 V
b101 P
b100 J
b11 D
b10 >
b1 8
b0 2
b100000 1
b100000 +
$end
#0
$dumpvars
x#&
0"&
x!&
x}%
0|%
x{%
xy%
0x%
xw%
xu%
0t%
xs%
xq%
0p%
xo%
xm%
0l%
xk%
xi%
0h%
xg%
xe%
0d%
xc%
xa%
0`%
x_%
x]%
0\%
x[%
xY%
0X%
xW%
xU%
0T%
xS%
xQ%
0P%
xO%
xM%
0L%
xK%
xI%
0H%
xG%
xE%
0D%
xC%
xA%
0@%
x?%
x=%
0<%
x;%
x9%
08%
x7%
x5%
04%
x3%
x1%
00%
x/%
x-%
0,%
x+%
x)%
0(%
x'%
x%%
0$%
x#%
x!%
0~$
x}$
x{$
0z$
xy$
xw$
0v$
xu$
xs$
0r$
xq$
xo$
0n$
xm$
xk$
0j$
xi$
xg$
0f$
xe$
xc$
1b$
xa$
bx ^$
b1 ]$
bx \$
x[$
0Z$
xY$
xW$
0V$
xU$
xS$
0R$
xQ$
xO$
0N$
xM$
xK$
0J$
xI$
xG$
0F$
xE$
xC$
0B$
xA$
x?$
0>$
x=$
x;$
0:$
x9$
x7$
06$
x5$
x3$
02$
x1$
x/$
0.$
x-$
x+$
0*$
x)$
x'$
0&$
x%$
x#$
0"$
x!$
x}#
0|#
x{#
xy#
0x#
xw#
xu#
0t#
xs#
xq#
0p#
xo#
xm#
0l#
xk#
xi#
0h#
xg#
xe#
0d#
xc#
xa#
0`#
x_#
x]#
0\#
x[#
xY#
0X#
xW#
xU#
0T#
xS#
xQ#
0P#
xO#
xM#
0L#
xK#
xI#
0H#
xG#
xE#
0D#
xC#
xA#
0@#
x?#
x=#
0<#
x;#
bx 8#
b0 7#
bx 6#
x5#
x4#
x3#
x2#
x1#
x/#
x.#
x-#
x,#
x+#
x)#
x(#
x'#
x&#
x%#
x##
x"#
x!#
x~"
x}"
x{"
xz"
xy"
xx"
xw"
xu"
xt"
xs"
xr"
xq"
xo"
xn"
xm"
xl"
xk"
xi"
xh"
xg"
xf"
xe"
xc"
xb"
xa"
x`"
x_"
x]"
x\"
x["
xZ"
xY"
xW"
xV"
xU"
xT"
xS"
xQ"
xP"
xO"
xN"
xM"
xK"
xJ"
xI"
xH"
xG"
xE"
xD"
xC"
xB"
xA"
x?"
x>"
x="
x<"
x;"
x9"
x8"
x7"
x6"
x5"
x3"
x2"
x1"
x0"
x/"
x-"
x,"
x+"
x*"
x)"
x'"
x&"
x%"
x$"
x#"
x!"
x~
x}
x|
x{
xy
xx
xw
xv
xu
xs
xr
xq
xp
xo
xm
xl
xk
xj
xi
xg
xf
xe
xd
xc
xa
x`
x_
x^
x]
x[
xZ
xY
xX
xW
xU
xT
xS
xR
xQ
xO
xN
xM
xL
xK
xI
xH
xG
xF
xE
xC
xB
xA
x@
x?
x=
x<
x;
x:
x9
x7
x6
05
x4
x3
bx 0
bx /
bx0 .
bx -
0,
bx *
bx )
bx (
x'
bx &
bx %
bx $
1#
0"
bx !
$end
#5
0!&
0'
04#
05#
0{%
03#
0.#
0/#
0w%
0-#
0(#
0)#
0s%
0'#
0"#
0##
0o%
0!#
0z"
0{"
0k%
0y"
0t"
0u"
0g%
0s"
0n"
0o"
0c%
0m"
0h"
0i"
0_%
0g"
0b"
0c"
0[%
0a"
0\"
0]"
0W%
0["
0V"
0W"
0S%
0U"
0P"
0Q"
0O%
0O"
0J"
0K"
0K%
0I"
0D"
0E"
0G%
0C"
0>"
0?"
0C%
0="
08"
09"
0?%
07"
02"
03"
0;%
01"
0,"
0-"
07%
0+"
0&"
0'"
03%
0%"
0~
0!"
0/%
0}
0x
0y
0+%
0w
0r
0s
0'%
0q
0l
0m
0#%
0k
0f
0g
0}$
0e
0`
0a
0y$
0_
0Z
0[
0u$
0Y
0T
0U
0q$
0S
0N
0O
0m$
0M
0H
0I
0i$
0G
0B
0C
0e$
0A
0<
0=
1a$
0;
b1 &
b1 \$
b1 )
b1 -
16
b0 .
07
03
09
0?
0E
0K
0Q
0W
0]
0c
0i
0o
0u
0{
0#"
0)"
0/"
05"
0;"
0A"
0G"
0M"
0S"
0Y"
0_"
0e"
0k"
0q"
0w"
0}"
0%#
0+#
01#
14
1;#
0:
0?#
0@
0C#
0F
0G#
0L
0K#
0R
0O#
0X
0S#
0^
0W#
0d
0[#
0j
0_#
0p
0c#
0v
0g#
0|
0k#
0$"
0o#
0*"
0s#
00"
0w#
06"
0{#
0<"
0!$
0B"
0%$
0H"
0)$
0N"
0-$
0T"
01$
0Z"
05$
0`"
09$
0f"
0=$
0l"
0A$
0r"
0E$
0x"
0I$
0~"
0M$
0&#
0Q$
0,#
0U$
02#
0Y$
0=#
0A#
0E#
0I#
0M#
0Q#
0U#
0Y#
0]#
0a#
0e#
0i#
0m#
0q#
0u#
0y#
0}#
0#$
0'$
0+$
0/$
03$
07$
0;$
0?$
0C$
0G$
0K$
0O$
0S$
0W$
b0 !
b0 $
b0 *
b0 0
b0 8#
0[$
1c$
0g$
0k$
0o$
0s$
0w$
0{$
0!%
0%%
0)%
0-%
01%
05%
09%
0=%
0A%
0E%
0I%
0M%
0Q%
0U%
0Y%
0]%
0a%
0e%
0i%
0m%
0q%
0u%
0y%
0}%
b1 %
b1 6#
b1 (
b1 /
b1 ^$
0#&
1"
#10
0"
#15
1"
#20
0"
0#
#25
1e$
1<
0a$
1;
b10 &
b10 \$
b10 )
b10 -
06
b10 .
17
13
b1 !
b1 $
b1 *
b1 0
b1 8#
1=#
1"
#30
0"
#35
0i$
0B
1e$
0A
1a$
0;
1<
0=
b11 &
b11 \$
b11 )
b11 -
16
b0 .
07
1:
1?#
04
0;#
1g$
b10 %
b10 6#
b10 (
b10 /
b10 ^$
0c$
1"
#40
0"
#45
1i$
1B
0e$
1A
b101 &
b101 \$
b101 )
b101 -
0<
b100 .
1=
03
19
14
1;#
0=#
b10 !
b10 $
b10 *
b10 0
b10 8#
1A#
b11 %
b11 6#
b11 (
b11 /
b11 ^$
1c$
1"
#50
0"
#55
1m$
1H
0i$
1G
0e$
1A
0a$
1;
0B
1C
0<
1=
b1000 &
b1000 \$
b1000 )
b1000 -
06
b1110 .
17
1@
1C#
0:
0?#
13
1k$
b101 %
b101 6#
b101 (
b101 /
b101 ^$
0g$
b11 !
b11 $
b11 *
b11 0
b11 8#
1=#
1"
#60
0"
#65
1i$
0G
0q$
1B
0C
0N
0e$
0A
1a$
0;
1m$
0M
0<
0=
16
07
b1101 &
b1101 \$
b1101 )
b1101 -
1H
b0 .
0I
09
1?
04
0;#
0@
0C#
1F
1G#
0A#
b101 !
b101 $
b101 *
b101 0
b101 8#
1E#
0c$
0k$
b1000 %
b1000 6#
b1000 (
b1000 /
b1000 ^$
1o$
1"
#70
0"
#75
1q$
1N
0m$
1M
b10101 &
b10101 \$
b10101 )
b10101 -
0H
b10000 .
1I
1@
1C#
14
1;#
1E
0?
03
1k$
b1101 %
b1101 6#
b1101 (
b1101 /
b1101 ^$
1c$
1I#
0E#
b1000 !
b1000 $
b1000 *
b1000 0
b1000 8#
0=#
1"
#80
0"
#85
1e$
1u$
1<
1T
0a$
1;
0i$
1G
0m$
1M
0q$
1S
06
17
0B
1C
0H
1I
b100010 &
b100010 \$
b100010 )
b100010 -
0N
b111010 .
1O
13
1?
0F
0G#
1L
1K#
1=#
b1101 !
b1101 $
b1101 *
b1101 0
b1101 8#
1E#
0o$
b10101 %
b10101 6#
b10101 (
b10101 /
b10101 ^$
1s$
1"
#90
0"
#95
0y$
1q$
0S
0Z
1N
0O
1u$
0Y
1i$
0G
1e$
0A
1a$
0;
0m$
0M
1T
0U
1B
0C
1<
0=
16
07
b110111 &
b110111 \$
b110111 )
b110111 -
0H
b0 .
0I
1R
1O#
0L
0K#
0@
0C#
1:
1?#
04
0;#
1K
0E
1w$
0s$
0k$
1g$
b100010 %
b100010 6#
b100010 (
b100010 /
b100010 ^$
0c$
1M#
b10101 !
b10101 $
b10101 *
b10101 0
b10101 8#
0I#
1"
#100
0"
#105
1m$
1H
0i$
1G
1y$
0B
1C
1Z
0e$
1A
0u$
1Y
0<
1=
b1011001 &
b1011001 \$
b1011001 )
b1011001 -
0T
b1001100 .
1U
03
19
0?
0K
1Q
14
1;#
1@
1C#
1L
1K#
0=#
1A#
0E#
0M#
b100010 !
b100010 $
b100010 *
b100010 0
b100010 8#
1Q#
1c$
1k$
b110111 %
b110111 6#
b110111 (
b110111 /
b110111 ^$
1s$
1"
#110
0"
#115
1}$
0i$
1G
1`
0B
1C
0y$
1_
0u$
1Y
0m$
1M
0e$
1A
1q$
1S
0a$
1;
0Z
1[
0T
1U
0H
1I
0<
1=
1N
1O
b10010000 &
b10010000 \$
b10010000 )
b10010000 -
06
b11111110 .
17
1X
1S#
0R
0O#
1F
1G#
0@
0C#
0:
0?#
1K
1?
13
1{$
0w$
1o$
0k$
b1011001 %
b1011001 6#
b1011001 (
b1011001 /
b1011001 ^$
0g$
1M#
1E#
b110111 !
b110111 $
b110111 *
b110111 0
b110111 8#
1=#
1"
#120
0"
1#
#125
0q$
0}$
0N
0`
1a$
0;
0e$
0A
0i$
0G
0S
0u$
0Y
0m$
0M
0y$
0_
16
07
0<
0=
0B
0C
0O
0T
0U
0H
0I
b1 &
b1 \$
b1 )
b1 -
0Z
b0 .
0[
03
09
0?
0K
0Q
0F
0G#
0L
0K#
0X
0S#
0=#
0A#
0E#
0M#
b0 !
b0 $
b0 *
b0 0
b0 8#
0Q#
0o$
0s$
b1 %
b1 6#
b1 (
b1 /
b1 ^$
0{$
1"
#130
0"
0#
#135
1e$
1<
0a$
1;
b10 &
b10 \$
b10 )
b10 -
06
b10 .
17
13
b1 !
b1 $
b1 *
b1 0
b1 8#
1=#
1"
#140
0"
#145
0i$
0B
1a$
0;
1e$
0A
16
07
b11 &
b11 \$
b11 )
b11 -
1<
b0 .
0=
04
0;#
1:
1?#
0c$
b10 %
b10 6#
b10 (
b10 /
b10 ^$
1g$
1"
#150
0"
#155
1i$
1B
0e$
1A
b101 &
b101 \$
b101 )
b101 -
0<
b100 .
1=
14
1;#
19
03
b11 %
b11 6#
b11 (
b11 /
b11 ^$
1c$
1A#
b10 !
b10 $
b10 *
b10 0
b10 8#
0=#
1"
#160
0"
#165
1m$
1H
0a$
1;
0e$
1A
0i$
1G
06
17
0<
1=
b1000 &
b1000 \$
b1000 )
b1000 -
0B
b1110 .
1C
13
0:
0?#
1@
1C#
b11 !
b11 $
b11 *
b11 0
b11 8#
1=#
0g$
b101 %
b101 6#
b101 (
b101 /
b101 ^$
1k$
1"
#170
0"
#175
0q$
1i$
0G
0N
1B
0C
1m$
0M
1a$
0;
0e$
0A
1H
0I
16
07
b1101 &
b1101 \$
b1101 )
b1101 -
0<
b0 .
0=
1F
1G#
0@
0C#
04
0;#
1?
09
1o$
0k$
b1000 %
b1000 6#
b1000 (
b1000 /
b1000 ^$
0c$
1E#
b101 !
b101 $
b101 *
b101 0
b101 8#
0A#
1"
#180
0"
#185
1q$
1N
0m$
1M
b10101 &
b10101 \$
b10101 )
b10101 -
0H
b10000 .
1I
03
0?
1E
14
1;#
1@
1C#
0=#
0E#
b1000 !
b1000 $
b1000 *
b1000 0
b1000 8#
1I#
1c$
b1101 %
b1101 6#
b1101 (
b1101 /
b1101 ^$
1k$
1"
#190
0"
