{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 21:26:36 2014 " "Info: Processing started: Tue Oct 07 21:26:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off grain0 -c grain0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off grain0 -c grain0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_I " "Info: Assuming node \"CLK_I\" is an undefined clock" {  } { { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_I" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_I register SHIFTREG:shift\|key_count\[4\] register SHIFTREG:shift\|key_count\[31\] 114.18 MHz 8.758 ns Internal " "Info: Clock \"CLK_I\" has Internal fmax of 114.18 MHz between source register \"SHIFTREG:shift\|key_count\[4\]\" and destination register \"SHIFTREG:shift\|key_count\[31\]\" (period= 8.758 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.489 ns + Longest register register " "Info: + Longest register to register delay is 8.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHIFTREG:shift\|key_count\[4\] 1 REG LCFF_X18_Y15_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 3; REG Node = 'SHIFTREG:shift\|key_count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFTREG:shift|key_count[4] } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.623 ns) 1.781 ns SHIFTREG:shift\|Equal0~1 2 COMB LCCOMB_X19_Y15_N2 1 " "Info: 2: + IC(1.158 ns) + CELL(0.623 ns) = 1.781 ns; Loc. = LCCOMB_X19_Y15_N2; Fanout = 1; COMB Node = 'SHIFTREG:shift\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { SHIFTREG:shift|key_count[4] SHIFTREG:shift|Equal0~1 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.589 ns) 2.729 ns SHIFTREG:shift\|Equal0~4 3 COMB LCCOMB_X19_Y15_N0 2 " "Info: 3: + IC(0.359 ns) + CELL(0.589 ns) = 2.729 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 2; COMB Node = 'SHIFTREG:shift\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { SHIFTREG:shift|Equal0~1 SHIFTREG:shift|Equal0~4 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.624 ns) 3.737 ns SHIFTREG:shift\|process_0~0 4 COMB LCCOMB_X19_Y15_N18 2 " "Info: 4: + IC(0.384 ns) + CELL(0.624 ns) = 3.737 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'SHIFTREG:shift\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { SHIFTREG:shift|Equal0~4 SHIFTREG:shift|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.596 ns) 4.998 ns SHIFTREG:shift\|key_count\[0\]~33 5 COMB LCCOMB_X18_Y15_N0 2 " "Info: 5: + IC(0.665 ns) + CELL(0.596 ns) = 4.998 ns; Loc. = LCCOMB_X18_Y15_N0; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[0\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { SHIFTREG:shift|process_0~0 SHIFTREG:shift|key_count[0]~33 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.084 ns SHIFTREG:shift\|key_count\[1\]~35 6 COMB LCCOMB_X18_Y15_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.084 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[1\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[0]~33 SHIFTREG:shift|key_count[1]~35 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.170 ns SHIFTREG:shift\|key_count\[2\]~37 7 COMB LCCOMB_X18_Y15_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.170 ns; Loc. = LCCOMB_X18_Y15_N4; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[2\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[1]~35 SHIFTREG:shift|key_count[2]~37 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.256 ns SHIFTREG:shift\|key_count\[3\]~39 8 COMB LCCOMB_X18_Y15_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.256 ns; Loc. = LCCOMB_X18_Y15_N6; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[3\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[2]~37 SHIFTREG:shift|key_count[3]~39 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.342 ns SHIFTREG:shift\|key_count\[4\]~41 9 COMB LCCOMB_X18_Y15_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.342 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[4\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[3]~39 SHIFTREG:shift|key_count[4]~41 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.428 ns SHIFTREG:shift\|key_count\[5\]~43 10 COMB LCCOMB_X18_Y15_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.428 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[5\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[4]~41 SHIFTREG:shift|key_count[5]~43 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.514 ns SHIFTREG:shift\|key_count\[6\]~45 11 COMB LCCOMB_X18_Y15_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.514 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[6\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[5]~43 SHIFTREG:shift|key_count[6]~45 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.704 ns SHIFTREG:shift\|key_count\[7\]~47 12 COMB LCCOMB_X18_Y15_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 5.704 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[7\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { SHIFTREG:shift|key_count[6]~45 SHIFTREG:shift|key_count[7]~47 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.790 ns SHIFTREG:shift\|key_count\[8\]~49 13 COMB LCCOMB_X18_Y15_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.790 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[8\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[7]~47 SHIFTREG:shift|key_count[8]~49 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.876 ns SHIFTREG:shift\|key_count\[9\]~51 14 COMB LCCOMB_X18_Y15_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.876 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[9\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[8]~49 SHIFTREG:shift|key_count[9]~51 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.962 ns SHIFTREG:shift\|key_count\[10\]~53 15 COMB LCCOMB_X18_Y15_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.962 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[10\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[9]~51 SHIFTREG:shift|key_count[10]~53 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.048 ns SHIFTREG:shift\|key_count\[11\]~55 16 COMB LCCOMB_X18_Y15_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.048 ns; Loc. = LCCOMB_X18_Y15_N22; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[11\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[10]~53 SHIFTREG:shift|key_count[11]~55 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.134 ns SHIFTREG:shift\|key_count\[12\]~57 17 COMB LCCOMB_X18_Y15_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 6.134 ns; Loc. = LCCOMB_X18_Y15_N24; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[12\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[11]~55 SHIFTREG:shift|key_count[12]~57 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.220 ns SHIFTREG:shift\|key_count\[13\]~59 18 COMB LCCOMB_X18_Y15_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 6.220 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[13\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[12]~57 SHIFTREG:shift|key_count[13]~59 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.306 ns SHIFTREG:shift\|key_count\[14\]~61 19 COMB LCCOMB_X18_Y15_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 6.306 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[14\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[13]~59 SHIFTREG:shift|key_count[14]~61 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 6.481 ns SHIFTREG:shift\|key_count\[15\]~63 20 COMB LCCOMB_X18_Y15_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.175 ns) = 6.481 ns; Loc. = LCCOMB_X18_Y15_N30; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[15\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { SHIFTREG:shift|key_count[14]~61 SHIFTREG:shift|key_count[15]~63 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.567 ns SHIFTREG:shift\|key_count\[16\]~65 21 COMB LCCOMB_X18_Y14_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 6.567 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[16\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[15]~63 SHIFTREG:shift|key_count[16]~65 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.653 ns SHIFTREG:shift\|key_count\[17\]~67 22 COMB LCCOMB_X18_Y14_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 6.653 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[17\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[16]~65 SHIFTREG:shift|key_count[17]~67 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.739 ns SHIFTREG:shift\|key_count\[18\]~69 23 COMB LCCOMB_X18_Y14_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 6.739 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[18\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[17]~67 SHIFTREG:shift|key_count[18]~69 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.825 ns SHIFTREG:shift\|key_count\[19\]~71 24 COMB LCCOMB_X18_Y14_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 6.825 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[19\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[18]~69 SHIFTREG:shift|key_count[19]~71 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.911 ns SHIFTREG:shift\|key_count\[20\]~73 25 COMB LCCOMB_X18_Y14_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 6.911 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[20\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[19]~71 SHIFTREG:shift|key_count[20]~73 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.997 ns SHIFTREG:shift\|key_count\[21\]~75 26 COMB LCCOMB_X18_Y14_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 6.997 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[21\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[20]~73 SHIFTREG:shift|key_count[21]~75 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.083 ns SHIFTREG:shift\|key_count\[22\]~77 27 COMB LCCOMB_X18_Y14_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 7.083 ns; Loc. = LCCOMB_X18_Y14_N12; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[22\]~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[21]~75 SHIFTREG:shift|key_count[22]~77 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 7.273 ns SHIFTREG:shift\|key_count\[23\]~79 28 COMB LCCOMB_X18_Y14_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.190 ns) = 7.273 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[23\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { SHIFTREG:shift|key_count[22]~77 SHIFTREG:shift|key_count[23]~79 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.359 ns SHIFTREG:shift\|key_count\[24\]~81 29 COMB LCCOMB_X18_Y14_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 7.359 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[24\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[23]~79 SHIFTREG:shift|key_count[24]~81 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.445 ns SHIFTREG:shift\|key_count\[25\]~83 30 COMB LCCOMB_X18_Y14_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 7.445 ns; Loc. = LCCOMB_X18_Y14_N18; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[25\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[24]~81 SHIFTREG:shift|key_count[25]~83 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.531 ns SHIFTREG:shift\|key_count\[26\]~85 31 COMB LCCOMB_X18_Y14_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 7.531 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[26\]~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[25]~83 SHIFTREG:shift|key_count[26]~85 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.617 ns SHIFTREG:shift\|key_count\[27\]~87 32 COMB LCCOMB_X18_Y14_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 7.617 ns; Loc. = LCCOMB_X18_Y14_N22; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[27\]~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[26]~85 SHIFTREG:shift|key_count[27]~87 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.703 ns SHIFTREG:shift\|key_count\[28\]~89 33 COMB LCCOMB_X18_Y14_N24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 7.703 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[28\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[27]~87 SHIFTREG:shift|key_count[28]~89 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.789 ns SHIFTREG:shift\|key_count\[29\]~91 34 COMB LCCOMB_X18_Y14_N26 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 7.789 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 2; COMB Node = 'SHIFTREG:shift\|key_count\[29\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[28]~89 SHIFTREG:shift|key_count[29]~91 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.875 ns SHIFTREG:shift\|key_count\[30\]~93 35 COMB LCCOMB_X18_Y14_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 7.875 ns; Loc. = LCCOMB_X18_Y14_N28; Fanout = 1; COMB Node = 'SHIFTREG:shift\|key_count\[30\]~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SHIFTREG:shift|key_count[29]~91 SHIFTREG:shift|key_count[30]~93 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.381 ns SHIFTREG:shift\|key_count\[31\]~94 36 COMB LCCOMB_X18_Y14_N30 1 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 8.381 ns; Loc. = LCCOMB_X18_Y14_N30; Fanout = 1; COMB Node = 'SHIFTREG:shift\|key_count\[31\]~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { SHIFTREG:shift|key_count[30]~93 SHIFTREG:shift|key_count[31]~94 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.489 ns SHIFTREG:shift\|key_count\[31\] 37 REG LCFF_X18_Y14_N31 2 " "Info: 37: + IC(0.000 ns) + CELL(0.108 ns) = 8.489 ns; Loc. = LCFF_X18_Y14_N31; Fanout = 2; REG Node = 'SHIFTREG:shift\|key_count\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SHIFTREG:shift|key_count[31]~94 SHIFTREG:shift|key_count[31] } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.923 ns ( 69.77 % ) " "Info: Total cell delay = 5.923 ns ( 69.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.566 ns ( 30.23 % ) " "Info: Total interconnect delay = 2.566 ns ( 30.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.489 ns" { SHIFTREG:shift|key_count[4] SHIFTREG:shift|Equal0~1 SHIFTREG:shift|Equal0~4 SHIFTREG:shift|process_0~0 SHIFTREG:shift|key_count[0]~33 SHIFTREG:shift|key_count[1]~35 SHIFTREG:shift|key_count[2]~37 SHIFTREG:shift|key_count[3]~39 SHIFTREG:shift|key_count[4]~41 SHIFTREG:shift|key_count[5]~43 SHIFTREG:shift|key_count[6]~45 SHIFTREG:shift|key_count[7]~47 SHIFTREG:shift|key_count[8]~49 SHIFTREG:shift|key_count[9]~51 SHIFTREG:shift|key_count[10]~53 SHIFTREG:shift|key_count[11]~55 SHIFTREG:shift|key_count[12]~57 SHIFTREG:shift|key_count[13]~59 SHIFTREG:shift|key_count[14]~61 SHIFTREG:shift|key_count[15]~63 SHIFTREG:shift|key_count[16]~65 SHIFTREG:shift|key_count[17]~67 SHIFTREG:shift|key_count[18]~69 SHIFTREG:shift|key_count[19]~71 SHIFTREG:shift|key_count[20]~73 SHIFTREG:shift|key_count[21]~75 SHIFTREG:shift|key_count[22]~77 SHIFTREG:shift|key_count[23]~79 SHIFTREG:shift|key_count[24]~81 SHIFTREG:shift|key_count[25]~83 SHIFTREG:shift|key_count[26]~85 SHIFTREG:shift|key_count[27]~87 SHIFTREG:shift|key_count[28]~89 SHIFTREG:shift|key_count[29]~91 SHIFTREG:shift|key_count[30]~93 SHIFTREG:shift|key_count[31]~94 SHIFTREG:shift|key_count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.489 ns" { SHIFTREG:shift|key_count[4] {} SHIFTREG:shift|Equal0~1 {} SHIFTREG:shift|Equal0~4 {} SHIFTREG:shift|process_0~0 {} SHIFTREG:shift|key_count[0]~33 {} SHIFTREG:shift|key_count[1]~35 {} SHIFTREG:shift|key_count[2]~37 {} SHIFTREG:shift|key_count[3]~39 {} SHIFTREG:shift|key_count[4]~41 {} SHIFTREG:shift|key_count[5]~43 {} SHIFTREG:shift|key_count[6]~45 {} SHIFTREG:shift|key_count[7]~47 {} SHIFTREG:shift|key_count[8]~49 {} SHIFTREG:shift|key_count[9]~51 {} SHIFTREG:shift|key_count[10]~53 {} SHIFTREG:shift|key_count[11]~55 {} SHIFTREG:shift|key_count[12]~57 {} SHIFTREG:shift|key_count[13]~59 {} SHIFTREG:shift|key_count[14]~61 {} SHIFTREG:shift|key_count[15]~63 {} SHIFTREG:shift|key_count[16]~65 {} SHIFTREG:shift|key_count[17]~67 {} SHIFTREG:shift|key_count[18]~69 {} SHIFTREG:shift|key_count[19]~71 {} SHIFTREG:shift|key_count[20]~73 {} SHIFTREG:shift|key_count[21]~75 {} SHIFTREG:shift|key_count[22]~77 {} SHIFTREG:shift|key_count[23]~79 {} SHIFTREG:shift|key_count[24]~81 {} SHIFTREG:shift|key_count[25]~83 {} SHIFTREG:shift|key_count[26]~85 {} SHIFTREG:shift|key_count[27]~87 {} SHIFTREG:shift|key_count[28]~89 {} SHIFTREG:shift|key_count[29]~91 {} SHIFTREG:shift|key_count[30]~93 {} SHIFTREG:shift|key_count[31]~94 {} SHIFTREG:shift|key_count[31] {} } { 0.000ns 1.158ns 0.359ns 0.384ns 0.665ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.623ns 0.589ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_I destination 2.781 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_I\" to destination register is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns CLK_I 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_I } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns CLK_I~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLK_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK_I CLK_I~clkctrl } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 2.781 ns SHIFTREG:shift\|key_count\[31\] 3 REG LCFF_X18_Y14_N31 2 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.781 ns; Loc. = LCFF_X18_Y14_N31; Fanout = 2; REG Node = 'SHIFTREG:shift\|key_count\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLK_I~clkctrl SHIFTREG:shift|key_count[31] } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.78 % ) " "Info: Total cell delay = 1.746 ns ( 62.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.035 ns ( 37.22 % ) " "Info: Total interconnect delay = 1.035 ns ( 37.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_count[31] {} } { 0.000ns 0.000ns 0.139ns 0.896ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_I source 2.786 ns - Longest register " "Info: - Longest clock path from clock \"CLK_I\" to source register is 2.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns CLK_I 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_I } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns CLK_I~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLK_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK_I CLK_I~clkctrl } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.666 ns) 2.786 ns SHIFTREG:shift\|key_count\[4\] 3 REG LCFF_X18_Y15_N9 3 " "Info: 3: + IC(0.901 ns) + CELL(0.666 ns) = 2.786 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 3; REG Node = 'SHIFTREG:shift\|key_count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLK_I~clkctrl SHIFTREG:shift|key_count[4] } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.67 % ) " "Info: Total cell delay = 1.746 ns ( 62.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.040 ns ( 37.33 % ) " "Info: Total interconnect delay = 1.040 ns ( 37.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_count[4] {} } { 0.000ns 0.000ns 0.139ns 0.901ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_count[31] {} } { 0.000ns 0.000ns 0.139ns 0.896ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_count[4] {} } { 0.000ns 0.000ns 0.139ns 0.901ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.489 ns" { SHIFTREG:shift|key_count[4] SHIFTREG:shift|Equal0~1 SHIFTREG:shift|Equal0~4 SHIFTREG:shift|process_0~0 SHIFTREG:shift|key_count[0]~33 SHIFTREG:shift|key_count[1]~35 SHIFTREG:shift|key_count[2]~37 SHIFTREG:shift|key_count[3]~39 SHIFTREG:shift|key_count[4]~41 SHIFTREG:shift|key_count[5]~43 SHIFTREG:shift|key_count[6]~45 SHIFTREG:shift|key_count[7]~47 SHIFTREG:shift|key_count[8]~49 SHIFTREG:shift|key_count[9]~51 SHIFTREG:shift|key_count[10]~53 SHIFTREG:shift|key_count[11]~55 SHIFTREG:shift|key_count[12]~57 SHIFTREG:shift|key_count[13]~59 SHIFTREG:shift|key_count[14]~61 SHIFTREG:shift|key_count[15]~63 SHIFTREG:shift|key_count[16]~65 SHIFTREG:shift|key_count[17]~67 SHIFTREG:shift|key_count[18]~69 SHIFTREG:shift|key_count[19]~71 SHIFTREG:shift|key_count[20]~73 SHIFTREG:shift|key_count[21]~75 SHIFTREG:shift|key_count[22]~77 SHIFTREG:shift|key_count[23]~79 SHIFTREG:shift|key_count[24]~81 SHIFTREG:shift|key_count[25]~83 SHIFTREG:shift|key_count[26]~85 SHIFTREG:shift|key_count[27]~87 SHIFTREG:shift|key_count[28]~89 SHIFTREG:shift|key_count[29]~91 SHIFTREG:shift|key_count[30]~93 SHIFTREG:shift|key_count[31]~94 SHIFTREG:shift|key_count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.489 ns" { SHIFTREG:shift|key_count[4] {} SHIFTREG:shift|Equal0~1 {} SHIFTREG:shift|Equal0~4 {} SHIFTREG:shift|process_0~0 {} SHIFTREG:shift|key_count[0]~33 {} SHIFTREG:shift|key_count[1]~35 {} SHIFTREG:shift|key_count[2]~37 {} SHIFTREG:shift|key_count[3]~39 {} SHIFTREG:shift|key_count[4]~41 {} SHIFTREG:shift|key_count[5]~43 {} SHIFTREG:shift|key_count[6]~45 {} SHIFTREG:shift|key_count[7]~47 {} SHIFTREG:shift|key_count[8]~49 {} SHIFTREG:shift|key_count[9]~51 {} SHIFTREG:shift|key_count[10]~53 {} SHIFTREG:shift|key_count[11]~55 {} SHIFTREG:shift|key_count[12]~57 {} SHIFTREG:shift|key_count[13]~59 {} SHIFTREG:shift|key_count[14]~61 {} SHIFTREG:shift|key_count[15]~63 {} SHIFTREG:shift|key_count[16]~65 {} SHIFTREG:shift|key_count[17]~67 {} SHIFTREG:shift|key_count[18]~69 {} SHIFTREG:shift|key_count[19]~71 {} SHIFTREG:shift|key_count[20]~73 {} SHIFTREG:shift|key_count[21]~75 {} SHIFTREG:shift|key_count[22]~77 {} SHIFTREG:shift|key_count[23]~79 {} SHIFTREG:shift|key_count[24]~81 {} SHIFTREG:shift|key_count[25]~83 {} SHIFTREG:shift|key_count[26]~85 {} SHIFTREG:shift|key_count[27]~87 {} SHIFTREG:shift|key_count[28]~89 {} SHIFTREG:shift|key_count[29]~91 {} SHIFTREG:shift|key_count[30]~93 {} SHIFTREG:shift|key_count[31]~94 {} SHIFTREG:shift|key_count[31] {} } { 0.000ns 1.158ns 0.359ns 0.384ns 0.665ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.623ns 0.589ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_count[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_count[31] {} } { 0.000ns 0.000ns 0.139ns 0.896ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_count[4] {} } { 0.000ns 0.000ns 0.139ns 0.901ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SHIFTREG:shift\|key_memory\[31\] CLKEN_I CLK_I 4.597 ns register " "Info: tsu for register \"SHIFTREG:shift\|key_memory\[31\]\" (data pin = \"CLKEN_I\", clock pin = \"CLK_I\") is 4.597 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.441 ns + Longest pin register " "Info: + Longest pin to register delay is 7.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns CLKEN_I 1 PIN PIN_J16 211 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 211; PIN Node = 'CLKEN_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKEN_I } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.835 ns) + CELL(0.651 ns) 4.566 ns SHIFTREG:shift\|key_memory\[79\]~0 2 COMB LCCOMB_X19_Y15_N8 82 " "Info: 2: + IC(2.835 ns) + CELL(0.651 ns) = 4.566 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 82; COMB Node = 'SHIFTREG:shift\|key_memory\[79\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { CLKEN_I SHIFTREG:shift|key_memory[79]~0 } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.020 ns) + CELL(0.855 ns) 7.441 ns SHIFTREG:shift\|key_memory\[31\] 3 REG LCFF_X1_Y16_N9 2 " "Info: 3: + IC(2.020 ns) + CELL(0.855 ns) = 7.441 ns; Loc. = LCFF_X1_Y16_N9; Fanout = 2; REG Node = 'SHIFTREG:shift\|key_memory\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { SHIFTREG:shift|key_memory[79]~0 SHIFTREG:shift|key_memory[31] } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 34.75 % ) " "Info: Total cell delay = 2.586 ns ( 34.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.855 ns ( 65.25 % ) " "Info: Total interconnect delay = 4.855 ns ( 65.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { CLKEN_I SHIFTREG:shift|key_memory[79]~0 SHIFTREG:shift|key_memory[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { CLKEN_I {} CLKEN_I~combout {} SHIFTREG:shift|key_memory[79]~0 {} SHIFTREG:shift|key_memory[31] {} } { 0.000ns 0.000ns 2.835ns 2.020ns } { 0.000ns 1.080ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_I destination 2.804 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_I\" to destination register is 2.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns CLK_I 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_I } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns CLK_I~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLK_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK_I CLK_I~clkctrl } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.804 ns SHIFTREG:shift\|key_memory\[31\] 3 REG LCFF_X1_Y16_N9 2 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.804 ns; Loc. = LCFF_X1_Y16_N9; Fanout = 2; REG Node = 'SHIFTREG:shift\|key_memory\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CLK_I~clkctrl SHIFTREG:shift|key_memory[31] } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.27 % ) " "Info: Total cell delay = 1.746 ns ( 62.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.058 ns ( 37.73 % ) " "Info: Total interconnect delay = 1.058 ns ( 37.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_memory[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_memory[31] {} } { 0.000ns 0.000ns 0.139ns 0.919ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { CLKEN_I SHIFTREG:shift|key_memory[79]~0 SHIFTREG:shift|key_memory[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { CLKEN_I {} CLKEN_I~combout {} SHIFTREG:shift|key_memory[79]~0 {} SHIFTREG:shift|key_memory[31] {} } { 0.000ns 0.000ns 2.835ns 2.020ns } { 0.000ns 1.080ns 0.651ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_memory[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_memory[31] {} } { 0.000ns 0.000ns 0.139ns 0.919ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_I DOUT\[9\] SHIFTREG:shift\|key_memory\[0\]~en 10.369 ns register " "Info: tco from clock \"CLK_I\" to destination pin \"DOUT\[9\]\" through register \"SHIFTREG:shift\|key_memory\[0\]~en\" is 10.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_I source 2.788 ns + Longest register " "Info: + Longest clock path from clock \"CLK_I\" to source register is 2.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns CLK_I 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_I } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns CLK_I~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLK_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK_I CLK_I~clkctrl } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.788 ns SHIFTREG:shift\|key_memory\[0\]~en 3 REG LCFF_X19_Y15_N27 158 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.788 ns; Loc. = LCFF_X19_Y15_N27; Fanout = 158; REG Node = 'SHIFTREG:shift\|key_memory\[0\]~en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK_I~clkctrl SHIFTREG:shift|key_memory[0]~en } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.63 % ) " "Info: Total cell delay = 1.746 ns ( 62.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 37.37 % ) " "Info: Total interconnect delay = 1.042 ns ( 37.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_memory[0]~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_memory[0]~en {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.277 ns + Longest register pin " "Info: + Longest register to pin delay is 7.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHIFTREG:shift\|key_memory\[0\]~en 1 REG LCFF_X19_Y15_N27 158 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N27; Fanout = 158; REG Node = 'SHIFTREG:shift\|key_memory\[0\]~en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFTREG:shift|key_memory[0]~en } "NODE_NAME" } } { "shiftreg.vhd" "" { Text "D:/projects/grain/shiftreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.009 ns) + CELL(3.268 ns) 7.277 ns DOUT\[9\] 2 PIN PIN_L11 0 " "Info: 2: + IC(4.009 ns) + CELL(3.268 ns) = 7.277 ns; Loc. = PIN_L11; Fanout = 0; PIN Node = 'DOUT\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { SHIFTREG:shift|key_memory[0]~en DOUT[9] } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 44.91 % ) " "Info: Total cell delay = 3.268 ns ( 44.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.009 ns ( 55.09 % ) " "Info: Total interconnect delay = 4.009 ns ( 55.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { SHIFTREG:shift|key_memory[0]~en DOUT[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.277 ns" { SHIFTREG:shift|key_memory[0]~en {} DOUT[9] {} } { 0.000ns 4.009ns } { 0.000ns 3.268ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { CLK_I CLK_I~clkctrl SHIFTREG:shift|key_memory[0]~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} SHIFTREG:shift|key_memory[0]~en {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { SHIFTREG:shift|key_memory[0]~en DOUT[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.277 ns" { SHIFTREG:shift|key_memory[0]~en {} DOUT[9] {} } { 0.000ns 4.009ns } { 0.000ns 3.268ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "grain:top\|grain_datapath_slow:\\slow_design:functions0\|lfsr\[79\] IV_I CLK_I 0.179 ns register " "Info: th for register \"grain:top\|grain_datapath_slow:\\slow_design:functions0\|lfsr\[79\]\" (data pin = \"IV_I\", clock pin = \"CLK_I\") is 0.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_I destination 2.781 ns + Longest register " "Info: + Longest clock path from clock \"CLK_I\" to destination register is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns CLK_I 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_I } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns CLK_I~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLK_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK_I CLK_I~clkctrl } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 2.781 ns grain:top\|grain_datapath_slow:\\slow_design:functions0\|lfsr\[79\] 3 REG LCFF_X23_Y12_N13 1 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.781 ns; Loc. = LCFF_X23_Y12_N13; Fanout = 1; REG Node = 'grain:top\|grain_datapath_slow:\\slow_design:functions0\|lfsr\[79\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLK_I~clkctrl grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] } "NODE_NAME" } } { "grain_datapath_slow.vhd" "" { Text "D:/projects/grain/grain_datapath_slow.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.78 % ) " "Info: Total cell delay = 1.746 ns ( 62.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.035 ns ( 37.22 % ) " "Info: Total interconnect delay = 1.035 ns ( 37.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { CLK_I CLK_I~clkctrl grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] {} } { 0.000ns 0.000ns 0.139ns 0.896ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "grain_datapath_slow.vhd" "" { Text "D:/projects/grain/grain_datapath_slow.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.908 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns IV_I 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'IV_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IV_I } "NODE_NAME" } } { "hw1_grain.vhd" "" { Text "D:/projects/grain/hw1_grain.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.206 ns) 2.800 ns grain:top\|grain_datapath_slow:\\slow_design:functions0\|lfsr~2 2 COMB LCCOMB_X23_Y12_N12 1 " "Info: 2: + IC(1.514 ns) + CELL(0.206 ns) = 2.800 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'grain:top\|grain_datapath_slow:\\slow_design:functions0\|lfsr~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { IV_I grain:top|grain_datapath_slow:\slow_design:functions0|lfsr~2 } "NODE_NAME" } } { "grain_datapath_slow.vhd" "" { Text "D:/projects/grain/grain_datapath_slow.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.908 ns grain:top\|grain_datapath_slow:\\slow_design:functions0\|lfsr\[79\] 3 REG LCFF_X23_Y12_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.908 ns; Loc. = LCFF_X23_Y12_N13; Fanout = 1; REG Node = 'grain:top\|grain_datapath_slow:\\slow_design:functions0\|lfsr\[79\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { grain:top|grain_datapath_slow:\slow_design:functions0|lfsr~2 grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] } "NODE_NAME" } } { "grain_datapath_slow.vhd" "" { Text "D:/projects/grain/grain_datapath_slow.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 47.94 % ) " "Info: Total cell delay = 1.394 ns ( 47.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.514 ns ( 52.06 % ) " "Info: Total interconnect delay = 1.514 ns ( 52.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { IV_I grain:top|grain_datapath_slow:\slow_design:functions0|lfsr~2 grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { IV_I {} IV_I~combout {} grain:top|grain_datapath_slow:\slow_design:functions0|lfsr~2 {} grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] {} } { 0.000ns 0.000ns 1.514ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { CLK_I CLK_I~clkctrl grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { CLK_I {} CLK_I~combout {} CLK_I~clkctrl {} grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] {} } { 0.000ns 0.000ns 0.139ns 0.896ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { IV_I grain:top|grain_datapath_slow:\slow_design:functions0|lfsr~2 grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { IV_I {} IV_I~combout {} grain:top|grain_datapath_slow:\slow_design:functions0|lfsr~2 {} grain:top|grain_datapath_slow:\slow_design:functions0|lfsr[79] {} } { 0.000ns 0.000ns 1.514ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 21:26:38 2014 " "Info: Processing ended: Tue Oct 07 21:26:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
