

================================================================
== Synthesis Summary Report of 'scheduler_hls'
================================================================
+ General Information: 
    * Date:           Tue Nov 25 21:53:15 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        scheduler_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |     Modules     | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |           |           |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ scheduler_hls  |     -|  4.36|        0|  0.000|         -|        1|     -|        no|     -|   -|  150 (~0%)|  929 (~0%)|    -|
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------------+---------+-----------+----------+
| Port            | Mode    | Direction | Bitwidth |
+-----------------+---------+-----------+----------+
| STATE           | ap_vld  | out       | 32       |
| axis_in_last    | ap_none | in        | 1        |
| axis_in_ready   | ap_vld  | out       | 1        |
| axis_in_valid   | ap_none | in        | 1        |
| cntrl_busy      | ap_vld  | out       | 1        |
| cntrl_layer_idx | ap_vld  | out       | 32       |
| cntrl_reset_n   | ap_none | in        | 1        |
| cntrl_start     | ap_none | in        | 1        |
| cntrl_start_out | ap_vld  | out       | 1        |
| compute_done    | ap_none | in        | 1        |
| compute_op      | ap_vld  | out       | 32       |
| compute_ready   | ap_none | in        | 1        |
| compute_start   | ap_vld  | out       | 1        |
| dma_done        | ap_none | in        | 1        |
| done            | ap_vld  | out       | 1        |
| requant_done    | ap_none | in        | 1        |
| requant_op      | ap_vld  | out       | 32       |
| requant_ready   | ap_none | in        | 1        |
| requant_start   | ap_vld  | out       | 1        |
| stream_done     | ap_none | in        | 1        |
| stream_ready    | ap_none | in        | 1        |
| stream_start    | ap_vld  | out       | 1        |
| wl_addr_sel     | ap_vld  | out       | 32       |
| wl_head         | ap_vld  | out       | 32       |
| wl_layer        | ap_vld  | out       | 32       |
| wl_ready        | ap_none | in        | 1        |
| wl_start        | ap_vld  | out       | 1        |
| wl_tile         | ap_vld  | out       | 32       |
+-----------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+---------------+
| Argument        | Direction | Datatype      |
+-----------------+-----------+---------------+
| cntrl_start     | in        | bool          |
| cntrl_reset_n   | in        | bool          |
| cntrl_layer_idx | out       | unsigned int& |
| cntrl_busy      | out       | bool&         |
| cntrl_start_out | out       | bool&         |
| axis_in_valid   | in        | bool          |
| axis_in_last    | in        | bool          |
| axis_in_ready   | out       | bool&         |
| wl_ready        | in        | bool          |
| wl_start        | out       | bool&         |
| wl_addr_sel     | out       | int&          |
| wl_layer        | out       | int&          |
| wl_head         | out       | int&          |
| wl_tile         | out       | int&          |
| dma_done        | in        | bool          |
| compute_ready   | in        | bool          |
| compute_done    | in        | bool          |
| requant_ready   | in        | bool          |
| requant_done    | in        | bool          |
| compute_start   | out       | bool&         |
| compute_op      | out       | int&          |
| requant_start   | out       | bool&         |
| requant_op      | out       | int&          |
| stream_ready    | in        | bool          |
| stream_start    | out       | bool&         |
| stream_done     | in        | bool          |
| done            | out       | bool&         |
| STATE           | out       | SchedState&   |
+-----------------+-----------+---------------+

* SW-to-HW Mapping
+-----------------+------------------------+---------+
| Argument        | HW Interface           | HW Type |
+-----------------+------------------------+---------+
| cntrl_start     | cntrl_start            | port    |
| cntrl_reset_n   | cntrl_reset_n          | port    |
| cntrl_layer_idx | cntrl_layer_idx        | port    |
| cntrl_layer_idx | cntrl_layer_idx_ap_vld | port    |
| cntrl_busy      | cntrl_busy             | port    |
| cntrl_busy      | cntrl_busy_ap_vld      | port    |
| cntrl_start_out | cntrl_start_out        | port    |
| cntrl_start_out | cntrl_start_out_ap_vld | port    |
| axis_in_valid   | axis_in_valid          | port    |
| axis_in_last    | axis_in_last           | port    |
| axis_in_ready   | axis_in_ready          | port    |
| axis_in_ready   | axis_in_ready_ap_vld   | port    |
| wl_ready        | wl_ready               | port    |
| wl_start        | wl_start               | port    |
| wl_start        | wl_start_ap_vld        | port    |
| wl_addr_sel     | wl_addr_sel            | port    |
| wl_addr_sel     | wl_addr_sel_ap_vld     | port    |
| wl_layer        | wl_layer               | port    |
| wl_layer        | wl_layer_ap_vld        | port    |
| wl_head         | wl_head                | port    |
| wl_head         | wl_head_ap_vld         | port    |
| wl_tile         | wl_tile                | port    |
| wl_tile         | wl_tile_ap_vld         | port    |
| dma_done        | dma_done               | port    |
| compute_ready   | compute_ready          | port    |
| compute_done    | compute_done           | port    |
| requant_ready   | requant_ready          | port    |
| requant_done    | requant_done           | port    |
| compute_start   | compute_start          | port    |
| compute_start   | compute_start_ap_vld   | port    |
| compute_op      | compute_op             | port    |
| compute_op      | compute_op_ap_vld      | port    |
| requant_start   | requant_start          | port    |
| requant_start   | requant_start_ap_vld   | port    |
| requant_op      | requant_op             | port    |
| requant_op      | requant_op_ap_vld      | port    |
| stream_ready    | stream_ready           | port    |
| stream_start    | stream_start           | port    |
| stream_start    | stream_start_ap_vld    | port    |
| stream_done     | stream_done            | port    |
| done            | done                   | port    |
| done            | done_ap_vld            | port    |
| STATE           | STATE                  | port    |
| STATE           | STATE_ap_vld           | port    |
+-----------------+------------------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+--------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable     | Op     | Impl     | Latency |
+-------------------------+-----+--------+--------------+--------+----------+---------+
| + scheduler_hls         | 0   |        |              |        |          |         |
|   add_ln400_fu_2259_p2  |     |        | add_ln400    | add    | fabric   | 0       |
|   icmp_ln400_fu_2275_p2 |     |        | icmp_ln400   | setlt  | auto     | 0       |
|   xor_ln389_fu_2309_p2  |     |        | xor_ln389    | xor    | auto     | 0       |
|   or_ln389_fu_2315_p2   |     |        | or_ln389     | or     | auto     | 0       |
|   and_ln393_fu_2327_p2  |     |        | and_ln393    | and    | auto     | 0       |
|   xor_ln378_fu_2349_p2  |     |        | xor_ln378    | xor    | auto     | 0       |
|   or_ln378_fu_2355_p2   |     |        | or_ln378     | or     | auto     | 0       |
|   and_ln382_fu_2367_p2  |     |        | and_ln382    | and    | auto     | 0       |
|   xor_ln338_fu_2397_p2  |     |        | xor_ln338    | xor    | auto     | 0       |
|   or_ln338_fu_2403_p2   |     |        | or_ln338     | or     | auto     | 0       |
|   and_ln342_fu_2415_p2  |     |        | and_ln342    | and    | auto     | 0       |
|   icmp_ln348_fu_2448_p2 |     |        | icmp_ln348   | setgt  | auto     | 0       |
|   xor_ln355_fu_2454_p2  |     |        | xor_ln355    | xor    | auto     | 0       |
|   or_ln355_fu_2460_p2   |     |        | or_ln355     | or     | auto     | 0       |
|   and_ln362_fu_2482_p2  |     |        | and_ln362    | and    | auto     | 0       |
|   and_ln365_fu_2492_p2  |     |        | and_ln365    | and    | auto     | 0       |
|   xor_ln369_fu_2498_p2  |     |        | xor_ln369    | xor    | auto     | 0       |
|   or_ln369_fu_2504_p2   |     |        | or_ln369     | or     | auto     | 0       |
|   or_ln369_1_fu_2510_p2 |     |        | or_ln369_1   | or     | auto     | 0       |
|   add_ln371_fu_2522_p2  |     |        | add_ln371    | add    | fabric   | 0       |
|   icmp_ln312_fu_2585_p2 |     |        | icmp_ln312   | setgt  | auto     | 0       |
|   xor_ln318_fu_2591_p2  |     |        | xor_ln318    | xor    | auto     | 0       |
|   or_ln318_fu_2597_p2   |     |        | or_ln318     | or     | auto     | 0       |
|   and_ln325_fu_2619_p2  |     |        | and_ln325    | and    | auto     | 0       |
|   and_ln328_fu_2629_p2  |     |        | and_ln328    | and    | auto     | 0       |
|   xor_ln332_fu_2635_p2  |     |        | xor_ln332    | xor    | auto     | 0       |
|   or_ln332_fu_2641_p2   |     |        | or_ln332     | or     | auto     | 0       |
|   or_ln332_1_fu_2647_p2 |     |        | or_ln332_1   | or     | auto     | 0       |
|   add_ln334_fu_2659_p2  |     |        | add_ln334    | add    | fabric   | 0       |
|   xor_ln298_fu_2705_p2  |     |        | xor_ln298    | xor    | auto     | 0       |
|   or_ln298_fu_2711_p2   |     |        | or_ln298     | or     | auto     | 0       |
|   and_ln302_fu_2723_p2  |     |        | and_ln302    | and    | auto     | 0       |
|   xor_ln287_fu_2745_p2  |     |        | xor_ln287    | xor    | auto     | 0       |
|   or_ln287_fu_2751_p2   |     |        | or_ln287     | or     | auto     | 0       |
|   and_ln291_fu_2763_p2  |     |        | and_ln291    | and    | auto     | 0       |
|   icmp_ln259_fu_2796_p2 |     |        | icmp_ln259   | setgt  | auto     | 0       |
|   xor_ln265_fu_2806_p2  |     |        | xor_ln265    | xor    | auto     | 0       |
|   or_ln265_fu_2812_p2   |     |        | or_ln265     | or     | auto     | 0       |
|   and_ln272_fu_2834_p2  |     |        | and_ln272    | and    | auto     | 0       |
|   and_ln275_fu_2844_p2  |     |        | and_ln275    | and    | auto     | 0       |
|   xor_ln279_fu_2850_p2  |     |        | xor_ln279    | xor    | auto     | 0       |
|   or_ln279_fu_2856_p2   |     |        | or_ln279     | or     | auto     | 0       |
|   or_ln279_1_fu_2862_p2 |     |        | or_ln279_1   | or     | auto     | 0       |
|   add_ln282_fu_2874_p2  |     |        | add_ln282    | add    | fabric   | 0       |
|   xor_ln248_fu_2920_p2  |     |        | xor_ln248    | xor    | auto     | 0       |
|   or_ln248_fu_2926_p2   |     |        | or_ln248     | or     | auto     | 0       |
|   and_ln252_fu_2938_p2  |     |        | and_ln252    | and    | auto     | 0       |
|   xor_ln237_fu_2960_p2  |     |        | xor_ln237    | xor    | auto     | 0       |
|   or_ln237_fu_2966_p2   |     |        | or_ln237     | or     | auto     | 0       |
|   and_ln241_fu_2978_p2  |     |        | and_ln241    | and    | auto     | 0       |
|   and_ln204_fu_3110_p2  |     |        | and_ln204    | and    | auto     | 0       |
|   xor_ln410_fu_3126_p2  |     |        | xor_ln410    | xor    | auto     | 0       |
|   or_ln410_fu_3132_p2   |     |        | or_ln410     | or     | auto     | 0       |
|   and_ln413_fu_3144_p2  |     |        | and_ln413    | and    | auto     | 0       |
|   wl_head               |     |        | select_ln152 | select | auto_sel | 0       |
+-------------------------+-----+--------+--------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-------+----------------------------+------------------------------------------------------------------------------------------------------------------------+
| Type  | Options                    | Location                                                                                                               |
+-------+----------------------------+------------------------------------------------------------------------------------------------------------------------+
| RESET | variable = st              | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:74 in scheduler_hls  |
| RESET | variable = layer_idx       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:76 in scheduler_hls  |
| RESET | variable = attn_started    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:80 in scheduler_hls  |
| RESET | variable = attn_done       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:82 in scheduler_hls  |
| RESET | variable = attn_group_done | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:84 in scheduler_hls  |
| RESET | variable = concat_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:87 in scheduler_hls  |
| RESET | variable = outproj_started | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:89 in scheduler_hls  |
| RESET | variable = resid0_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:91 in scheduler_hls  |
| RESET | variable = ln0_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:93 in scheduler_hls  |
| RESET | variable = ffn_stage       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:96 in scheduler_hls  |
| RESET | variable = ffn_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:98 in scheduler_hls  |
| RESET | variable = resid1_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:100 in scheduler_hls |
| RESET | variable = ln1_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:102 in scheduler_hls |
| RESET | variable = stream_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:104 in scheduler_hls |
| RESET | variable = wo_tile         | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:106 in scheduler_hls |
| RESET | variable = wo_dma_busy     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:108 in scheduler_hls |
| RESET | variable = wo_comp_busy    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:110 in scheduler_hls |
| RESET | variable = w1_tile         | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:112 in scheduler_hls |
| RESET | variable = w1_dma_busy     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:114 in scheduler_hls |
| RESET | variable = w1_comp_busy    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:116 in scheduler_hls |
| RESET | variable = w2_tile         | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:118 in scheduler_hls |
| RESET | variable = w2_dma_busy     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:120 in scheduler_hls |
| RESET | variable = w2_comp_busy    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:122 in scheduler_hls |
+-------+----------------------------+------------------------------------------------------------------------------------------------------------------------+


