
*** Running vivado
    with args -log blk_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_ram.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 379.449 ; gain = 97.000
INFO: [Synth 8-638] synthesizing module 'blk_ram' [p:/18summer/engs031/G19/Etch-a-Sketch/Etch-a-Sketch.srcs/sources_1/ip/blk_ram/synth/blk_ram.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'blk_ram' (9#1) [p:/18summer/engs031/G19/Etch-a-Sketch/Etch-a-Sketch.srcs/sources_1/ip/blk_ram/synth/blk_ram.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 587.172 ; gain = 304.723
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 587.172 ; gain = 304.723
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 646.801 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 646.801 ; gain = 364.352
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 646.801 ; gain = 364.352
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 646.801 ; gain = 364.352
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 646.801 ; gain = 364.352
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 646.801 ; gain = 364.352
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 681.441 ; gain = 398.992
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 681.441 ; gain = 398.992
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 690.582 ; gain = 408.133
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 690.582 ; gain = 408.133
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 690.582 ; gain = 408.133
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 690.582 ; gain = 408.133
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 690.582 ; gain = 408.133
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 690.582 ; gain = 408.133
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 690.582 ; gain = 408.133

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 690.582 ; gain = 408.133
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:43 . Memory (MB): peak = 702.105 ; gain = 428.676
