Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x7301ee95

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3763 LCs used as LUT4 only
Info:      515 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      668 LCs used as DFF only
Info: Packing carries..
Info:       22 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1239)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.r[13]_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.r[10]_SB_DFFESR_Q_30_R_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.div0.step_SB_LUT4_I1_O [cen] (fanout 66)
Info: promoting cpu0.alu0.cmp_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.step_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0x75148613

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x3c9dc90f

Info: Device utilisation:
Info: 	         ICESTORM_LC:  5004/ 5280    94%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 5046 cells.
Info:   initial placement placed 500/5046 cells
Info:   initial placement placed 1000/5046 cells
Info:   initial placement placed 1500/5046 cells
Info:   initial placement placed 2000/5046 cells
Info:   initial placement placed 2500/5046 cells
Info:   initial placement placed 3000/5046 cells
Info:   initial placement placed 3500/5046 cells
Info:   initial placement placed 4000/5046 cells
Info:   initial placement placed 4500/5046 cells
Info:   initial placement placed 5000/5046 cells
Info:   initial placement placed 5046/5046 cells
Info: Initial placement time 2.31s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 5842, wirelen = 138257
Info:   at iteration #5: temp = 0.062500, timing cost = 7241, wirelen = 140096
Info:   at iteration #10: temp = 0.020503, timing cost = 6126, wirelen = 136850
Info:   at iteration #15: temp = 0.014239, timing cost = 6087, wirelen = 134290
Info:   at iteration #20: temp = 0.011018, timing cost = 7343, wirelen = 133422
Info:   at iteration #25: temp = 0.008974, timing cost = 6742, wirelen = 131258
Info:   at iteration #30: temp = 0.006944, timing cost = 6638, wirelen = 131703
Info:   at iteration #35: temp = 0.005656, timing cost = 6076, wirelen = 130509
Info:   at iteration #40: temp = 0.004376, timing cost = 6240, wirelen = 129397
Info:   at iteration #45: temp = 0.003386, timing cost = 5711, wirelen = 129437
Info:   at iteration #50: temp = 0.002620, timing cost = 6742, wirelen = 131049
Info:   at iteration #55: temp = 0.002028, timing cost = 7085, wirelen = 129822
Info:   at iteration #60: temp = 0.001651, timing cost = 7104, wirelen = 127724
Info:   at iteration #65: temp = 0.001278, timing cost = 6282, wirelen = 128932
Info:   at iteration #70: temp = 0.000989, timing cost = 6688, wirelen = 128809
Info:   at iteration #75: temp = 0.000765, timing cost = 6865, wirelen = 127598
Info:   at iteration #80: temp = 0.000623, timing cost = 6393, wirelen = 126830
Info:   at iteration #85: temp = 0.000482, timing cost = 7104, wirelen = 126038
Info:   at iteration #90: temp = 0.000393, timing cost = 7212, wirelen = 126915
Info:   at iteration #95: temp = 0.000320, timing cost = 6744, wirelen = 124936
Info:   at iteration #100: temp = 0.000274, timing cost = 7402, wirelen = 121666
Info:   at iteration #105: temp = 0.000212, timing cost = 6997, wirelen = 120791
Info:   at iteration #110: temp = 0.000182, timing cost = 7652, wirelen = 118553
Info:   at iteration #115: temp = 0.000148, timing cost = 7048, wirelen = 117043
Info:   at iteration #120: temp = 0.000127, timing cost = 7290, wirelen = 114155
Info:   at iteration #125: temp = 0.000115, timing cost = 7679, wirelen = 111324
Info:   at iteration #130: temp = 0.000104, timing cost = 6793, wirelen = 107413
Info:   at iteration #135: temp = 0.000093, timing cost = 8211, wirelen = 103443
Info:   at iteration #140: temp = 0.000084, timing cost = 7102, wirelen = 98920
Info:   at iteration #145: temp = 0.000076, timing cost = 6396, wirelen = 95835
Info:   at iteration #150: temp = 0.000072, timing cost = 6026, wirelen = 91605
Info:   at iteration #155: temp = 0.000069, timing cost = 6982, wirelen = 87977
Info:   at iteration #160: temp = 0.000065, timing cost = 6057, wirelen = 83002
Info:   at iteration #165: temp = 0.000059, timing cost = 7463, wirelen = 80716
Info:   at iteration #170: temp = 0.000059, timing cost = 7218, wirelen = 75621
Info:   at iteration #175: temp = 0.000053, timing cost = 6278, wirelen = 73556
Info:   at iteration #180: temp = 0.000050, timing cost = 6249, wirelen = 70347
Info:   at iteration #185: temp = 0.000050, timing cost = 6630, wirelen = 66471
Info:   at iteration #190: temp = 0.000046, timing cost = 6117, wirelen = 63685
Info:   at iteration #195: temp = 0.000046, timing cost = 5963, wirelen = 60370
Info: Legalising relative constraints...
Info:     moved 327 cells, 188 unplaced (after legalising chains)
Info:        average distance 2.240120
Info:        maximum distance 5.385165
Info:     moved 525 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.653055
Info:        maximum distance 23.086792
Info:   at iteration #200: temp = 0.000043, timing cost = 6448, wirelen = 55733
Info:   at iteration #205: temp = 0.000041, timing cost = 5926, wirelen = 53203
Info:   at iteration #210: temp = 0.000039, timing cost = 5848, wirelen = 51402
Info:   at iteration #215: temp = 0.000037, timing cost = 6397, wirelen = 48485
Info:   at iteration #220: temp = 0.000035, timing cost = 5718, wirelen = 46793
Info:   at iteration #225: temp = 0.000033, timing cost = 5617, wirelen = 44311
Info:   at iteration #230: temp = 0.000030, timing cost = 5629, wirelen = 42964
Info:   at iteration #235: temp = 0.000029, timing cost = 5536, wirelen = 41077
Info:   at iteration #240: temp = 0.000027, timing cost = 5806, wirelen = 39474
Info:   at iteration #245: temp = 0.000025, timing cost = 4892, wirelen = 37875
Info:   at iteration #250: temp = 0.000022, timing cost = 5396, wirelen = 36649
Info:   at iteration #255: temp = 0.000020, timing cost = 5339, wirelen = 35716
Info:   at iteration #260: temp = 0.000018, timing cost = 5290, wirelen = 34505
Info:   at iteration #265: temp = 0.000014, timing cost = 5049, wirelen = 32949
Info:   at iteration #270: temp = 0.000009, timing cost = 5146, wirelen = 31983
Info:   at iteration #275: temp = 0.000006, timing cost = 4860, wirelen = 31131
Info:   at iteration #280: temp = 0.000002, timing cost = 4977, wirelen = 30750
Info:   at iteration #285: temp = 0.000001, timing cost = 4963, wirelen = 30663
Info:   at iteration #290: temp = 0.000000, timing cost = 4946, wirelen = 30619
Info:   at iteration #295: temp = 0.000000, timing cost = 4939, wirelen = 30594
Info:   at iteration #300: temp = 0.000000, timing cost = 4938, wirelen = 30578
Info:   at iteration #305: temp = 0.000000, timing cost = 4938, wirelen = 30578
Info:   at iteration #308: temp = 0.000000, timing cost = 4937, wirelen = 30576 
Info: SA placement time 97.55s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.89 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 55.01 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 20.31 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 48.51 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 10.17 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ 11338,  14781) |***+
Info: [ 14781,  18224) |****************+
Info: [ 18224,  21667) |**************+
Info: [ 21667,  25110) |*********+
Info: [ 25110,  28553) |************************************+
Info: [ 28553,  31996) |**********************************+
Info: [ 31996,  35439) |**************+
Info: [ 35439,  38882) |**********************+
Info: [ 38882,  42325) |********************+
Info: [ 42325,  45768) |*********+
Info: [ 45768,  49211) |********+
Info: [ 49211,  52654) |*********+
Info: [ 52654,  56097) |*************+
Info: [ 56097,  59540) |***************+
Info: [ 59540,  62983) |*********************+
Info: [ 62983,  66426) |***************+
Info: [ 66426,  69869) |**************************+
Info: [ 69869,  73312) |************************************************************ 
Info: [ 73312,  76755) |********************************+
Info: [ 76755,  80198) |*************************************************+
Info: Checksum: 0x7f7649c8

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17750 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       16        983 |   16   983 |     16768
Info:       2000 |       59       1940 |   43   957 |     15851
Info:       3000 |      115       2884 |   56   944 |     14943
Info:       4000 |      238       3761 |  123   877 |     14127
Info:       5000 |      367       4632 |  129   871 |     13353
Info:       6000 |      618       5381 |  251   749 |     12751
Info:       7000 |      939       6060 |  321   679 |     12288
Info:       8000 |     1301       6698 |  362   638 |     11829
Info:       9000 |     1683       7316 |  382   618 |     11497
Info:      10000 |     2055       7944 |  372   628 |     11098
Info:      11000 |     2469       8530 |  414   586 |     10844
Info:      12000 |     2896       9103 |  427   573 |     10607
Info:      13000 |     3375       9624 |  479   521 |     10384
Info:      14000 |     3602      10397 |  227   773 |      9728
Info:      15000 |     4102      10897 |  500   500 |      9568
Info:      16000 |     4599      11400 |  497   503 |      9403
Info:      17000 |     5010      11989 |  411   589 |      9065
Info:      18000 |     5323      12676 |  313   687 |      8552
Info:      19000 |     5808      13191 |  485   515 |      8400
Info:      20000 |     6302      13697 |  494   506 |      8159
Info:      21000 |     6827      14172 |  525   475 |      7997
Info:      22000 |     7359      14640 |  532   468 |      7804
Info:      23000 |     7908      15091 |  549   451 |      7687
Info:      24000 |     8508      15491 |  600   400 |      7533
Info:      25000 |     9058      15941 |  550   450 |      7388
Info:      26000 |     9594      16405 |  536   464 |      7230
Info:      27000 |    10141      16858 |  547   453 |      7042
Info:      28000 |    10692      17307 |  551   449 |      6938
Info:      29000 |    11216      17783 |  524   476 |      6858
Info:      30000 |    11699      18300 |  483   517 |      6619
Info:      31000 |    12231      18768 |  532   468 |      6465
Info:      32000 |    12722      19277 |  491   509 |      6342
Info:      33000 |    13240      19759 |  518   482 |      6163
Info:      34000 |    13782      20217 |  542   458 |      6042
Info:      35000 |    14326      20673 |  544   456 |      5983
Info:      36000 |    14857      21142 |  531   469 |      5827
Info:      37000 |    15383      21616 |  526   474 |      5622
Info:      38000 |    15945      22054 |  562   438 |      5520
Info:      39000 |    16524      22475 |  579   421 |      5447
Info:      40000 |    16991      23008 |  467   533 |      5316
Info:      41000 |    17498      23501 |  507   493 |      5204
Info:      42000 |    18030      23969 |  532   468 |      5049
Info:      43000 |    18530      24469 |  500   500 |      4861
Info:      44000 |    19070      24929 |  540   460 |      4730
Info:      45000 |    19629      25370 |  559   441 |      4568
Info:      46000 |    20203      25796 |  574   426 |      4471
Info:      47000 |    20742      26257 |  539   461 |      4325
Info:      48000 |    21314      26685 |  572   428 |      4267
Info:      49000 |    21928      27071 |  614   386 |      4255
Info:      50000 |    22509      27490 |  581   419 |      4221
Info:      51000 |    23066      27933 |  557   443 |      4094
Info:      52000 |    23675      28324 |  609   391 |      4028
Info:      53000 |    24220      28779 |  545   455 |      3979
Info:      54000 |    24788      29211 |  568   432 |      3925
Info:      55000 |    25329      29670 |  541   459 |      3764
Info:      56000 |    25838      30161 |  509   491 |      3584
Info:      57000 |    26408      30591 |  570   430 |      3504
Info:      58000 |    26963      31036 |  555   445 |      3436
Info:      59000 |    27586      31413 |  623   377 |      3386
Info:      60000 |    28183      31816 |  597   403 |      3338
Info:      61000 |    28819      32180 |  636   364 |      3330
Info:      62000 |    29411      32588 |  592   408 |      3239
Info:      63000 |    30007      32992 |  596   404 |      3185
Info:      64000 |    30603      33396 |  596   404 |      3110
Info:      65000 |    31143      33856 |  540   460 |      3006
Info:      66000 |    31655      34344 |  512   488 |      2838
Info:      67000 |    32252      34747 |  597   403 |      2773
Info:      68000 |    32870      35129 |  618   382 |      2725
Info:      69000 |    33451      35548 |  581   419 |      2685
Info:      70000 |    34060      35939 |  609   391 |      2661
Info:      71000 |    34680      36319 |  620   380 |      2649
Info:      72000 |    35292      36707 |  612   388 |      2658
Info:      73000 |    35907      37092 |  615   385 |      2588
Info:      74000 |    36540      37459 |  633   367 |      2547
Info:      75000 |    37181      37818 |  641   359 |      2524
Info:      76000 |    37768      38231 |  587   413 |      2499
Info:      77000 |    38326      38673 |  558   442 |      2502
Info:      78000 |    38917      39082 |  591   409 |      2449
Info:      79000 |    39533      39466 |  616   384 |      2443
Info:      80000 |    40136      39863 |  603   397 |      2383
Info:      81000 |    40697      40302 |  561   439 |      2363
Info:      82000 |    41340      40659 |  643   357 |      2361
Info:      83000 |    41944      41055 |  604   396 |      2326
Info:      84000 |    42593      41406 |  649   351 |      2342
Info:      85000 |    43196      41803 |  603   397 |      2327
Info:      86000 |    43801      42198 |  605   395 |      2297
Info:      87000 |    44425      42574 |  624   376 |      2332
Info:      88000 |    45041      42958 |  616   384 |      2233
Info:      89000 |    45661      43338 |  620   380 |      2246
Info:      90000 |    46281      43718 |  620   380 |      2218
Info:      91000 |    46898      44101 |  617   383 |      2170
Info:      92000 |    47512      44487 |  614   386 |      2152
Info:      93000 |    48134      44865 |  622   378 |      2074
Info:      94000 |    48748      45251 |  614   386 |      2083
Info:      95000 |    49328      45671 |  580   420 |      2053
Info:      96000 |    49897      46102 |  569   431 |      2089
Info:      97000 |    50471      46528 |  574   426 |      2054
Info:      98000 |    51066      46933 |  595   405 |      2044
Info:      99000 |    51665      47334 |  599   401 |      2013
Info:     100000 |    52225      47774 |  560   440 |      1941
Info:     101000 |    52844      48155 |  619   381 |      1892
Info:     102000 |    53483      48516 |  639   361 |      1884
Info:     103000 |    54039      48960 |  556   444 |      1790
Info:     104000 |    54648      49351 |  609   391 |      1767
Info:     105000 |    55165      49834 |  517   483 |      1582
Info:     106000 |    55764      50235 |  599   401 |      1523
Info:     107000 |    56365      50634 |  601   399 |      1506
Info:     108000 |    57009      50990 |  644   356 |      1504
Info:     109000 |    57560      51439 |  551   449 |      1503
Info:     110000 |    58193      51806 |  633   367 |      1470
Info:     111000 |    58827      52172 |  634   366 |      1552
Info:     112000 |    59406      52593 |  579   421 |      1449
Info:     113000 |    60002      52997 |  596   404 |      1415
Info:     114000 |    60548      53451 |  546   454 |      1449
Info:     115000 |    61073      53926 |  525   475 |      1382
Info:     116000 |    61639      54360 |  566   434 |      1334
Info:     117000 |    62175      54824 |  536   464 |      1339
Info:     118000 |    62734      55265 |  559   441 |      1301
Info:     119000 |    63321      55678 |  587   413 |      1279
Info:     120000 |    63943      56056 |  622   378 |      1282
Info:     121000 |    64548      56451 |  605   395 |      1220
Info:     122000 |    65174      56825 |  626   374 |      1200
Info:     123000 |    65604      57395 |  430   570 |       859
Info:     124000 |    66117      57882 |  513   487 |       642
Info:     125000 |    66638      58361 |  521   479 |       410
Info:     126000 |    67135      58864 |  497   503 |       192
Info:     126701 |    67489      59212 |  354   348 |         0
Info: Routing complete.
Info: Route time 85.20s
Info: Checksum: 0xf17a7be9

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_4_DFFLC.O
Info:  1.8  3.2    Net cpu0.R1[1] budget -8.010000 ns (16,8) -> (17,8)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source cpu0.alu0.b_not_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5  7.9    Net cpu0.alu0.b_not_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget -4.445000 ns (17,8) -> (13,4)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  9.1  Source cpu0.alu0.b_not_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 10.9    Net cpu0.alu0.b_not_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 budget -2.773000 ns (13,4) -> (14,5)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 12.1  Source cpu0.alu0.b_not_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.3 14.4    Net cpu0.alu0.b_not_SB_LUT4_O_25_I0_SB_LUT4_O_I1 budget -3.325000 ns (14,5) -> (13,5)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_25_I0_SB_LUT4_O_LC.I1
Info:  1.2 15.7  Source cpu0.alu0.b_not_SB_LUT4_O_25_I0_SB_LUT4_O_LC.O
Info:  1.8 17.4    Net cpu0.alu0.b_not_SB_LUT4_O_25_I0 budget -3.666000 ns (13,5) -> (13,6)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_25_LC.I0
Info:  1.3 18.7  Source cpu0.alu0.b_not_SB_LUT4_O_25_LC.O
Info:  3.1 21.8    Net cpu0.alu0.b_not[2] budget -1.905000 ns (13,6) -> (13,11)
Info:                Sink cpu0.alu0.a_SB_LUT4_O_29_LC.I3
Info:  0.9 22.6  Source cpu0.alu0.a_SB_LUT4_O_29_LC.O
Info:  1.8 24.4    Net cpu0.alu_a[2] budget -0.743000 ns (13,11) -> (14,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_LC.I1
Info:  0.7 25.1  Source cpu0.alu0.sub_SB_LUT4_O_8_LC.COUT
Info:  0.0 25.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (14,11) -> (14,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_6_LC.CIN
Info:  0.3 25.4  Source cpu0.alu0.sub_SB_LUT4_O_6_LC.COUT
Info:  0.0 25.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (14,11) -> (14,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.CIN
Info:  0.3 25.6  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 25.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (14,11) -> (14,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 25.9  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 25.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (14,11) -> (14,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 26.2  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 26.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (14,11) -> (14,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.5  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 27.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (14,11) -> (14,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 27.3  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 27.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 27.6  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 27.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 27.9  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 27.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 28.1  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 28.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 28.4  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 28.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 28.7  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 28.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 29.0  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 29.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 29.2  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 29.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (14,12) -> (14,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 30.1  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 30.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 30.4  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 30.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 30.6  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 30.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 30.9  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 30.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 31.2  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 31.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 31.5  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 31.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 31.7  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 31.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 32.0  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 32.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (14,13) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 32.9  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 32.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 33.1  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 33.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 33.4  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 33.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 33.7  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 33.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 34.0  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 34.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 34.2  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 34.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 34.5  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 35.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (14,14) -> (14,14)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 36.1  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  1.8 37.8    Net cpu0.alu0.cmp[10] budget -0.513000 ns (14,14) -> (14,15)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I0_LC.I0
Info:  1.3 39.1  Source cpu0.alu0.cmp_SB_LUT4_I0_LC.O
Info:  1.8 40.9    Net cpu0.alu0.cmp_SB_LUT4_I0_O budget -1.077000 ns (14,15) -> (13,14)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I0_O_SB_LUT4_I1_LC.I1
Info:  1.2 42.1  Source cpu0.alu0.cmp_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  1.8 43.9    Net cpu0.alu0.cmp_SB_LUT4_I0_O_SB_LUT4_I1_O budget -0.456000 ns (13,14) -> (13,14)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_LC.I2
Info:  1.2 45.1  Source cpu0.alu0.cmp_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:  1.8 46.8    Net cpu0.alu0.cmp_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O budget 0.365000 ns (13,14) -> (13,15)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_LC.I2
Info:  1.2 48.0  Source cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_LC.O
Info:  3.6 51.6    Net cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_O budget 0.093000 ns (13,15) -> (11,21)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_I0_LC.I0
Info:  1.3 52.9  Source cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_I0_LC.O
Info:  1.8 54.7    Net cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O budget -1.048000 ns (11,21) -> (10,22)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_LC.I0
Info:  1.3 56.0  Source cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_LC.O
Info:  1.8 57.7    Net cpu0.alu0.cmp_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O budget -0.495000 ns (10,22) -> (9,22)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 59.0  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 60.8    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 budget -1.027000 ns (9,22) -> (8,22)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.9 61.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.8 63.4    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O budget -0.786000 ns (8,22) -> (7,21)
Info:                Sink mem0.mem.0.3.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_LC.I0
Info:  1.3 64.7  Source mem0.mem.0.3.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_LC.O
Info:  6.0 70.7    Net mem0.mem.0.3.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I0_I3 budget -0.786000 ns (7,21) -> (4,6)
Info:                Sink mem0.mem.0.3.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I0_LC.I3
Info:  0.9 71.5  Source mem0.mem.0.3.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  4.1 75.7    Net mem0.mem.0.3.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I0_O budget -0.259000 ns (4,6) -> (7,7)
Info:                Sink cpu0.r[11]_SB_DFFE_Q_D_SB_LUT4_O_LC.I2
Info:  1.2 76.8  Setup cpu0.r[11]_SB_DFFE_Q_D_SB_LUT4_O_LC.I2
Info: 30.8 ns logic, 46.0 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_DSP.O_1
Info:  3.5  3.6    Net cpu0.alu0.mult_al_bh[1] budget 0.000000 ns (25,23) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  0.6  4.2  Source cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.5  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.8  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.0  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.3  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.6  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.9  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  6.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8] budget 0.560000 ns (24,19) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.7  Source cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.0  Source cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.3  Source cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.5  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.8  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.1  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.1    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.4  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.7  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  1.2  9.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16] budget 1.220000 ns (24,20) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 10.7  Source cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  5.7 16.4    Net cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2 budget 2.230000 ns (24,21) -> (1,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I1_SB_LUT4_O_LC.I2
Info:  1.2 17.6  Source cpu0.alu0.mult64_SB_LUT4_O_29_I1_SB_LUT4_O_LC.O
Info:  1.8 19.4    Net cpu0.alu0.mult64_SB_LUT4_O_29_I1 budget 2.639000 ns (1,20) -> (2,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_LC.I1
Info:  0.7 20.1  Source cpu0.alu0.mult64_SB_LUT4_O_29_LC.COUT
Info:  0.6 20.6    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[33] budget 0.560000 ns (2,20) -> (2,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_LC.CIN
Info:  0.3 20.9  Source cpu0.alu0.mult64_SB_LUT4_O_28_LC.COUT
Info:  0.0 20.9    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[34] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_LC.CIN
Info:  0.3 21.2  Source cpu0.alu0.mult64_SB_LUT4_O_27_LC.COUT
Info:  0.0 21.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[35] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_LC.CIN
Info:  0.3 21.4  Source cpu0.alu0.mult64_SB_LUT4_O_26_LC.COUT
Info:  0.0 21.4    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[36] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_LC.CIN
Info:  0.3 21.7  Source cpu0.alu0.mult64_SB_LUT4_O_25_LC.COUT
Info:  0.0 21.7    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[37] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_LC.CIN
Info:  0.3 22.0  Source cpu0.alu0.mult64_SB_LUT4_O_24_LC.COUT
Info:  0.0 22.0    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[38] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_LC.CIN
Info:  0.3 22.3  Source cpu0.alu0.mult64_SB_LUT4_O_23_LC.COUT
Info:  0.0 22.3    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[39] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_LC.CIN
Info:  0.3 22.6  Source cpu0.alu0.mult64_SB_LUT4_O_22_LC.COUT
Info:  0.0 22.6    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[40] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.CIN
Info:  0.3 22.8  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.6 23.4    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[41] budget 0.560000 ns (2,21) -> (2,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 23.7  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 23.7    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (2,22) -> (2,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 23.9  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 23.9    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (2,22) -> (2,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 24.2  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 24.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (2,22) -> (2,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 24.5  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 24.5    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (2,22) -> (2,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 24.8  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 24.8    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (2,22) -> (2,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 25.1  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.0 25.1    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (2,22) -> (2,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 25.3  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.7 26.0    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[48] budget 0.660000 ns (2,22) -> (2,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.I3
Info:  0.9 26.9  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.O
Info:  3.1 29.9    Net cpu0.alu0.mult64[48] budget 1.489000 ns (2,22) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_I2_LC.I3
Info:  0.9 30.8  Source cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  3.0 33.8    Net cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_I2_O budget -15.610000 ns (3,19) -> (11,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_LC.I0
Info:  1.3 35.1  Source cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_LC.O
Info:  2.3 37.4    Net cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O budget -1.877000 ns (11,19) -> (12,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_LC.I1
Info:  1.2 38.6  Source cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  2.3 40.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 1.411000 ns (12,19) -> (13,19)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.9 41.8  Source cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 44.8    Net cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 1.196000 ns (13,19) -> (16,19)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 46.1  Source cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 47.8    Net cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 0.528000 ns (16,19) -> (16,18)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 49.1  Source cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.7 53.7    Net cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I3 budget 1.447000 ns (16,18) -> (23,10)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 54.6  Source cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  3.1 57.7    Net cpu0.r[15]_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I2_O budget 0.401000 ns (23,10) -> (24,16)
Info:                Sink cpu0.r[14]_SB_DFFESR_Q_15_DFFLC.I0
Info:  1.2 58.9  Setup cpu0.r[14]_SB_DFFESR_Q_15_DFFLC.I0
Info: 21.3 ns logic, 37.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  8.0  8.0    Net RX$SB_IO_IN budget 16.566000 ns (13,0) -> (20,28)
Info:                Sink RX_SB_LUT4_I3_1_LC.I3
Info:  0.9  8.9  Source RX_SB_LUT4_I3_1_LC.O
Info:  3.1 12.0    Net uart0.rx_clk_SB_DFF_Q_2_D_SB_LUT4_O_I2 budget 8.239000 ns (20,28) -> (20,24)
Info:                Sink LEDR_N_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_LC.I2
Info:  1.2 13.2  Source LEDR_N_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  5.5 18.6    Net uart0.rx_clk_SB_DFF_Q_D_SB_LUT4_O_I2 budget 8.536000 ns (20,24) -> (20,11)
Info:                Sink uart0.rx_clk_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 19.9  Source uart0.rx_clk_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 21.7    Net uart0.rx_clk_SB_DFF_Q_10_D_SB_LUT4_O_I3 budget 6.084000 ns (20,11) -> (20,11)
Info:                Sink uart0.rx_clk_SB_DFF_Q_10_D_SB_LUT4_O_LC.I3
Info:  0.8 22.5  Setup uart0.rx_clk_SB_DFF_Q_10_D_SB_LUT4_O_LC.I3
Info: 4.2 ns logic, 18.3 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_DFFLC.O
Info:  4.2  5.6    Net cpu0.R0[2] budget -3.803000 ns (17,7) -> (5,7)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2  6.8  Source cpu0.alu0.b_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  8.6    Net cpu0.alu0.b_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -3.122000 ns (5,7) -> (4,6)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  9.9  Source cpu0.alu0.b_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 11.6    Net cpu0.alu0.b_SB_LUT4_O_23_I1_SB_LUT4_O_I1 budget -3.271000 ns (4,6) -> (4,6)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I1_SB_LUT4_O_LC.I1
Info:  1.2 12.9  Source cpu0.alu0.b_SB_LUT4_O_23_I1_SB_LUT4_O_LC.O
Info:  1.8 14.6    Net cpu0.alu0.b_SB_LUT4_O_23_I1 budget -4.231000 ns (4,6) -> (4,5)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_LC.I1
Info:  1.2 15.9  Source cpu0.alu0.b_SB_LUT4_O_23_LC.O
Info:  4.1 20.0    Net cpu0.alu_b[0] budget -3.302000 ns (4,5) -> (13,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.I3
Info:  0.9 20.9  Source cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.O
Info:  3.6 24.5    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[1] budget 2.547000 ns (13,10) -> (16,15)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:  0.7 25.2  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0 25.2    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (16,15) -> (16,15)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_3_LC.CIN
Info:  0.3 25.4  Source cpu0.alu0.invertshift_SB_LUT4_O_3_LC.COUT
Info:  0.7 26.1    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[2] budget 0.660000 ns (16,15) -> (16,15)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.I3
Info:  0.9 27.0  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.O
Info:  4.1 31.1    Net cpu0.alu0.invertshift[2] budget 1.503000 ns (16,15) -> (18,21)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_3_LC.I3
Info:  0.9 32.0  Source cpu0.alu0.invertshift_SB_LUT4_I3_3_LC.O
Info:  3.5 35.5    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_15_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 2.186000 ns (18,21) -> (24,23)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 36.7  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 38.5    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 2.878000 ns (24,23) -> (24,23)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 39.7  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 42.7    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_3_SB_LUT4_O_I2 budget 3.025000 ns (24,23) -> (23,18)
Info:                Sink cpu0.alu0.mult_al_bl_SB_MAC16_O_B_3_SB_LUT4_O_LC.I1
Info:  1.2 44.0  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_B_3_SB_LUT4_O_LC.O
Info:  6.9 50.9    Net cpu0.alu0.mult_al_bl_SB_MAC16_O_B_3 budget 2.594000 ns (23,18) -> (0,15)
Info:                Sink cpu0.alu0.mult_ah_bl_SB_MAC16_O_DSP.B_12
Info:  0.1 51.0  Setup cpu0.alu0.mult_ah_bl_SB_MAC16_O_DSP.B_12
Info: 13.7 ns logic, 37.3 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source TX_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  4.8  6.2    Net TX_SB_LUT4_O_I3 budget 38.446999 ns (1,10) -> (8,1)
Info:                Sink TX_SB_LUT4_O_LC.I3
Info:  0.9  7.1  Source TX_SB_LUT4_O_LC.O
Info:  3.8 10.9    Net TX$SB_IO_OUT budget 38.381001 ns (8,1) -> (15,0)
Info:                Sink TX$sb_io.D_OUT_0
Info: 2.3 ns logic, 8.6 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.01 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 58.91 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 22.49 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 51.00 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 10.85 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [  6494,  10179) |*+
Info: [ 10179,  13864) |*******+
Info: [ 13864,  17549) |********************+
Info: [ 17549,  21234) |**************+
Info: [ 21234,  24919) |****************+
Info: [ 24919,  28604) |**************************************+
Info: [ 28604,  32289) |***********************************+
Info: [ 32289,  35974) |********************************+
Info: [ 35974,  39659) |*******************+
Info: [ 39659,  43344) |***********+
Info: [ 43344,  47029) |****+
Info: [ 47029,  50714) |**********+
Info: [ 50714,  54399) |******************+
Info: [ 54399,  58084) |**************+
Info: [ 58084,  61769) |*******************+
Info: [ 61769,  65454) |*************+
Info: [ 65454,  69139) |******************************+
Info: [ 69139,  72824) |************************************************************ 
Info: [ 72824,  76509) |************************************************+
Info: [ 76509,  80194) |******************************************************+
