// Seed: 3255151208
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output tri id_2,
    output wand id_3,
    input wand id_4,
    input uwire id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9
);
  wire id_11;
  assign id_6 = 1'b0;
  assign id_6 = id_8 >> id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    inout wire id_4,
    input wand id_5,
    input tri1 id_6,
    input wor id_7,
    input wire id_8,
    input supply0 id_9,
    input uwire id_10
);
  wire id_12;
  module_0(
      id_10, id_4, id_4, id_0, id_6, id_5, id_4, id_3, id_1, id_8
  );
endmodule
