<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu_rtl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_rtl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_rtl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_rtl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_rtl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu_rtl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_rtl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="alu_rtl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="alu_rtl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="alu_rtl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_rtl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="alu_rtl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_rtl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_rtl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="alu_rtl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="alu_rtl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="alu_rtl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="alu_rtl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_rtl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_rtl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu_rtl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_rtl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_rtl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_rtl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="alu_rtl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_rtl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_rtl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="alu_rtl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="alu_rtl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_rtl_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_rtl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="alu_rtl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="alu_rtl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_rtl_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1744614916" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1744614916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744614916" xil_pn:in_ck="5002074556309001780" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1744614916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_rtl.vhd"/>
      <outfile xil_pn:name="alu_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1744614916" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2152961398533089919" xil_pn:start_ts="1744614916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744614916" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1863869762086997805" xil_pn:start_ts="1744614916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744614916" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5168135260027452557" xil_pn:start_ts="1744614916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744614916" xil_pn:in_ck="5002074556309001780" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1744614916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_rtl.vhd"/>
      <outfile xil_pn:name="alu_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1744614917" xil_pn:in_ck="5002074556309001780" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4710973834093435735" xil_pn:start_ts="1744614916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_test_beh.prj"/>
      <outfile xil_pn:name="alu_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1744615134" xil_pn:in_ck="114504842337157910" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3056788660296547148" xil_pn:start_ts="1744615133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1744570377" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1744570377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744570377" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6634410078035036716" xil_pn:start_ts="1744570377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744570377" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5168135260027452557" xil_pn:start_ts="1744570377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744570377" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1744570377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744570377" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5916377192282592768" xil_pn:start_ts="1744570377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744570377" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1744570377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744570377" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2263741814517633641" xil_pn:start_ts="1744570377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744614848" xil_pn:in_ck="153744352343398147" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8628764449803923849" xil_pn:start_ts="1744614827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu_rtl.lso"/>
      <outfile xil_pn:name="alu_rtl.ngc"/>
      <outfile xil_pn:name="alu_rtl.ngr"/>
      <outfile xil_pn:name="alu_rtl.prj"/>
      <outfile xil_pn:name="alu_rtl.stx"/>
      <outfile xil_pn:name="alu_rtl.syr"/>
      <outfile xil_pn:name="alu_rtl.xst"/>
      <outfile xil_pn:name="alu_rtl_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1744614866" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6251801824837645653" xil_pn:start_ts="1744614866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744614871" xil_pn:in_ck="153744352343389401" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9000572507001974443" xil_pn:start_ts="1744614866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="alu_rtl.bld"/>
      <outfile xil_pn:name="alu_rtl.ngd"/>
      <outfile xil_pn:name="alu_rtl_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1744614886" xil_pn:in_ck="153744352343389402" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="3373610943407121171" xil_pn:start_ts="1744614871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="alu_rtl.pcf"/>
      <outfile xil_pn:name="alu_rtl_map.map"/>
      <outfile xil_pn:name="alu_rtl_map.mrp"/>
      <outfile xil_pn:name="alu_rtl_map.ncd"/>
      <outfile xil_pn:name="alu_rtl_map.ngm"/>
      <outfile xil_pn:name="alu_rtl_map.xrpt"/>
      <outfile xil_pn:name="alu_rtl_summary.xml"/>
      <outfile xil_pn:name="alu_rtl_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1744614904" xil_pn:in_ck="1037652966288269555" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8066324139983898644" xil_pn:start_ts="1744614886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="alu_rtl.ncd"/>
      <outfile xil_pn:name="alu_rtl.pad"/>
      <outfile xil_pn:name="alu_rtl.par"/>
      <outfile xil_pn:name="alu_rtl.ptwx"/>
      <outfile xil_pn:name="alu_rtl.unroutes"/>
      <outfile xil_pn:name="alu_rtl.xpi"/>
      <outfile xil_pn:name="alu_rtl_pad.csv"/>
      <outfile xil_pn:name="alu_rtl_pad.txt"/>
      <outfile xil_pn:name="alu_rtl_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1744614904" xil_pn:in_ck="153744352343389270" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817471" xil_pn:start_ts="1744614897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="alu_rtl.twr"/>
      <outfile xil_pn:name="alu_rtl.twx"/>
    </transform>
  </transforms>

</generated_project>
