// Seed: 2917611683
module module_0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0();
  assign id_2 = id_2;
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2
    , id_9,
    input supply0 id_3,
    input uwire id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply1 id_7
);
  module_0();
endmodule
module module_3 (
    input logic id_0,
    input uwire id_1,
    input logic id_2
);
  always
    case (~1)
      default: begin
        begin
          id_4 = 1;
        end
      end
    endcase
  always begin
    @(id_1) #1 id_5 <= 1 == id_5;
  end
  assign id_6 = id_0.product;
  initial id_6 <= id_0;
  id_7 :
  assert property (@(id_7) id_0)
    if (1) begin
      $display(1, id_2, id_7);
    end else @(*) id_7 <= id_7;
  wire id_8;
  module_0();
endmodule
