INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/julix/git/DDCA/Lab6Report/Lab6Report.srcs/sources_1/imports/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/julix/git/DDCA/Lab6Report/Lab6Report.srcs/sources_1/imports/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/julix/git/DDCA/Lab6Report/Lab6Report.srcs/sources_1/imports/new/top_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/julix/git/DDCA/Lab6Report/Lab6Report.srcs/sim_1/new/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
