// Seed: 2693455887
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4
);
  assign id_4 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
  logic [7:0] id_6;
  assign id_6[-1'h0] = id_6 + id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wand id_2,
    output wor id_3
);
  assign id_1 = id_0 == id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    output uwire id_7
);
endmodule
