library ieee;
use ieee.std_logic_1164.all;
entity half_sbtract is
port(a,b:in std_logic;c,d:out std_logic);
end half_sbtract;
architecture half_sbtract of half_sbtract is
begin
    c<=a xor b;
    d<=(not a)and b;
end half_sbtract;