
Riverdi_101STM32H7_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a90  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08100d28  08100d28  00010d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08100d38  08100d38  00010d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08100d3c  08100d3c  00010d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  10000000  08100d40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  10000010  08100d50  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000200  10000030  08100d50  00020030  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 10 .debug_info   00006b7d  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000147e  00000000  00000000  00026c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000740  00000000  00000000  00028080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000054e  00000000  00000000  000287c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003dc82  00000000  00000000  00028d0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000088b1  00000000  00000000  00066990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018f57f  00000000  00000000  0006f241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  00001b28  00000000  00000000  001fe7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000006f  00000000  00000000  002002e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08100d10 	.word	0x08100d10

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08100d10 	.word	0x08100d10

081002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81002d8:	b580      	push	{r7, lr}
 81002da:	b082      	sub	sp, #8
 81002dc:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81002de:	4b1b      	ldr	r3, [pc, #108]	; (810034c <main+0x74>)
 81002e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81002e4:	4a19      	ldr	r2, [pc, #100]	; (810034c <main+0x74>)
 81002e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81002ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81002ee:	4b17      	ldr	r3, [pc, #92]	; (810034c <main+0x74>)
 81002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81002f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81002f8:	607b      	str	r3, [r7, #4]
 81002fa:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81002fc:	2001      	movs	r0, #1
 81002fe:	f000 fa79 	bl	81007f4 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100302:	f000 fb59 	bl	81009b8 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100306:	2201      	movs	r2, #1
 8100308:	2102      	movs	r1, #2
 810030a:	2000      	movs	r0, #0
 810030c:	f000 fada 	bl	81008c4 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100310:	4b0f      	ldr	r3, [pc, #60]	; (8100350 <main+0x78>)
 8100312:	681b      	ldr	r3, [r3, #0]
 8100314:	091b      	lsrs	r3, r3, #4
 8100316:	f003 030f 	and.w	r3, r3, #15
 810031a:	2b07      	cmp	r3, #7
 810031c:	d108      	bne.n	8100330 <main+0x58>
 810031e:	4b0d      	ldr	r3, [pc, #52]	; (8100354 <main+0x7c>)
 8100320:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100324:	4a0b      	ldr	r2, [pc, #44]	; (8100354 <main+0x7c>)
 8100326:	f043 0301 	orr.w	r3, r3, #1
 810032a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810032e:	e007      	b.n	8100340 <main+0x68>
 8100330:	4b08      	ldr	r3, [pc, #32]	; (8100354 <main+0x7c>)
 8100332:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100336:	4a07      	ldr	r2, [pc, #28]	; (8100354 <main+0x7c>)
 8100338:	f043 0301 	orr.w	r3, r3, #1
 810033c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100340:	f000 f8b8 	bl	81004b4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_MDMA_Init();
 8100344:	f000 f808 	bl	8100358 <MX_MDMA_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8100348:	e7fe      	b.n	8100348 <main+0x70>
 810034a:	bf00      	nop
 810034c:	58024400 	.word	0x58024400
 8100350:	e000ed00 	.word	0xe000ed00
 8100354:	58026400 	.word	0x58026400

08100358 <MX_MDMA_Init>:

/**
  * Enable MDMA controller clock
  */
void MX_MDMA_Init(void)
{
 8100358:	b480      	push	{r7}
 810035a:	b083      	sub	sp, #12
 810035c:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 810035e:	4b0a      	ldr	r3, [pc, #40]	; (8100388 <MX_MDMA_Init+0x30>)
 8100360:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8100364:	4a08      	ldr	r2, [pc, #32]	; (8100388 <MX_MDMA_Init+0x30>)
 8100366:	f043 0301 	orr.w	r3, r3, #1
 810036a:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 810036e:	4b06      	ldr	r3, [pc, #24]	; (8100388 <MX_MDMA_Init+0x30>)
 8100370:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8100374:	f003 0301 	and.w	r3, r3, #1
 8100378:	607b      	str	r3, [r7, #4]
 810037a:	687b      	ldr	r3, [r7, #4]
  /* Local variables */

}
 810037c:	bf00      	nop
 810037e:	370c      	adds	r7, #12
 8100380:	46bd      	mov	sp, r7
 8100382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100386:	4770      	bx	lr
 8100388:	58024400 	.word	0x58024400

0810038c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 810038c:	b580      	push	{r7, lr}
 810038e:	b084      	sub	sp, #16
 8100390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 8100392:	f107 0308 	add.w	r3, r7, #8
 8100396:	2200      	movs	r2, #0
 8100398:	601a      	str	r2, [r3, #0]
 810039a:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810039c:	4b0e      	ldr	r3, [pc, #56]	; (81003d8 <HAL_MspInit+0x4c>)
 810039e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81003a2:	4a0d      	ldr	r2, [pc, #52]	; (81003d8 <HAL_MspInit+0x4c>)
 81003a4:	f043 0302 	orr.w	r3, r3, #2
 81003a8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81003ac:	4b0a      	ldr	r3, [pc, #40]	; (81003d8 <HAL_MspInit+0x4c>)
 81003ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81003b2:	f003 0302 	and.w	r3, r3, #2
 81003b6:	607b      	str	r3, [r7, #4]
 81003b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 81003ba:	2300      	movs	r3, #0
 81003bc:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 81003be:	2300      	movs	r3, #0
 81003c0:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 81003c2:	f107 0308 	add.w	r3, r7, #8
 81003c6:	4618      	mov	r0, r3
 81003c8:	f000 fa26 	bl	8100818 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 81003cc:	f000 fa6a 	bl	81008a4 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81003d0:	bf00      	nop
 81003d2:	3710      	adds	r7, #16
 81003d4:	46bd      	mov	sp, r7
 81003d6:	bd80      	pop	{r7, pc}
 81003d8:	58024400 	.word	0x58024400

081003dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 81003dc:	b480      	push	{r7}
 81003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 81003e0:	e7fe      	b.n	81003e0 <NMI_Handler+0x4>

081003e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81003e2:	b480      	push	{r7}
 81003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81003e6:	e7fe      	b.n	81003e6 <HardFault_Handler+0x4>

081003e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81003e8:	b480      	push	{r7}
 81003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81003ec:	e7fe      	b.n	81003ec <MemManage_Handler+0x4>

081003ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81003ee:	b480      	push	{r7}
 81003f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81003f2:	e7fe      	b.n	81003f2 <BusFault_Handler+0x4>

081003f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81003f4:	b480      	push	{r7}
 81003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81003f8:	e7fe      	b.n	81003f8 <UsageFault_Handler+0x4>

081003fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81003fa:	b480      	push	{r7}
 81003fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81003fe:	bf00      	nop
 8100400:	46bd      	mov	sp, r7
 8100402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100406:	4770      	bx	lr

08100408 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100408:	b480      	push	{r7}
 810040a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810040c:	bf00      	nop
 810040e:	46bd      	mov	sp, r7
 8100410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100414:	4770      	bx	lr

08100416 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100416:	b480      	push	{r7}
 8100418:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810041a:	bf00      	nop
 810041c:	46bd      	mov	sp, r7
 810041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100422:	4770      	bx	lr

08100424 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100424:	b580      	push	{r7, lr}
 8100426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100428:	f000 f8d8 	bl	81005dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810042c:	bf00      	nop
 810042e:	bd80      	pop	{r7, pc}

08100430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100468 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8100434:	f000 f826 	bl	8100484 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100438:	480c      	ldr	r0, [pc, #48]	; (810046c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810043a:	490d      	ldr	r1, [pc, #52]	; (8100470 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 810043c:	4a0d      	ldr	r2, [pc, #52]	; (8100474 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810043e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100440:	e002      	b.n	8100448 <LoopCopyDataInit>

08100442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100446:	3304      	adds	r3, #4

08100448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810044a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 810044c:	d3f9      	bcc.n	8100442 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810044e:	4a0a      	ldr	r2, [pc, #40]	; (8100478 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100450:	4c0a      	ldr	r4, [pc, #40]	; (810047c <LoopFillZerobss+0x22>)
  movs r3, #0
 8100452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100454:	e001      	b.n	810045a <LoopFillZerobss>

08100456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100458:	3204      	adds	r2, #4

0810045a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810045a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 810045c:	d3fb      	bcc.n	8100456 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810045e:	f000 fc33 	bl	8100cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100462:	f7ff ff39 	bl	81002d8 <main>
  bx  lr
 8100466:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100468:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 810046c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100470:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8100474:	08100d40 	.word	0x08100d40
  ldr r2, =_sbss
 8100478:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 810047c:	10000030 	.word	0x10000030

08100480 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100480:	e7fe      	b.n	8100480 <ADC3_IRQHandler>
	...

08100484 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100484:	b480      	push	{r7}
 8100486:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100488:	4b09      	ldr	r3, [pc, #36]	; (81004b0 <SystemInit+0x2c>)
 810048a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810048e:	4a08      	ldr	r2, [pc, #32]	; (81004b0 <SystemInit+0x2c>)
 8100490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100498:	4b05      	ldr	r3, [pc, #20]	; (81004b0 <SystemInit+0x2c>)
 810049a:	691b      	ldr	r3, [r3, #16]
 810049c:	4a04      	ldr	r2, [pc, #16]	; (81004b0 <SystemInit+0x2c>)
 810049e:	f043 0310 	orr.w	r3, r3, #16
 81004a2:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81004a4:	bf00      	nop
 81004a6:	46bd      	mov	sp, r7
 81004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81004ac:	4770      	bx	lr
 81004ae:	bf00      	nop
 81004b0:	e000ed00 	.word	0xe000ed00

081004b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81004b4:	b580      	push	{r7, lr}
 81004b6:	b082      	sub	sp, #8
 81004b8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81004ba:	4b28      	ldr	r3, [pc, #160]	; (810055c <HAL_Init+0xa8>)
 81004bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81004c0:	4a26      	ldr	r2, [pc, #152]	; (810055c <HAL_Init+0xa8>)
 81004c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81004c6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81004ca:	4b24      	ldr	r3, [pc, #144]	; (810055c <HAL_Init+0xa8>)
 81004cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81004d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81004d4:	603b      	str	r3, [r7, #0]
 81004d6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81004d8:	4b21      	ldr	r3, [pc, #132]	; (8100560 <HAL_Init+0xac>)
 81004da:	681b      	ldr	r3, [r3, #0]
 81004dc:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81004e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81004e4:	4a1e      	ldr	r2, [pc, #120]	; (8100560 <HAL_Init+0xac>)
 81004e6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81004ea:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81004ec:	4b1c      	ldr	r3, [pc, #112]	; (8100560 <HAL_Init+0xac>)
 81004ee:	681b      	ldr	r3, [r3, #0]
 81004f0:	4a1b      	ldr	r2, [pc, #108]	; (8100560 <HAL_Init+0xac>)
 81004f2:	f043 0301 	orr.w	r3, r3, #1
 81004f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81004f8:	2003      	movs	r0, #3
 81004fa:	f000 f935 	bl	8100768 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81004fe:	f000 fa69 	bl	81009d4 <HAL_RCC_GetSysClockFreq>
 8100502:	4602      	mov	r2, r0
 8100504:	4b15      	ldr	r3, [pc, #84]	; (810055c <HAL_Init+0xa8>)
 8100506:	699b      	ldr	r3, [r3, #24]
 8100508:	0a1b      	lsrs	r3, r3, #8
 810050a:	f003 030f 	and.w	r3, r3, #15
 810050e:	4915      	ldr	r1, [pc, #84]	; (8100564 <HAL_Init+0xb0>)
 8100510:	5ccb      	ldrb	r3, [r1, r3]
 8100512:	f003 031f 	and.w	r3, r3, #31
 8100516:	fa22 f303 	lsr.w	r3, r2, r3
 810051a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810051c:	4b0f      	ldr	r3, [pc, #60]	; (810055c <HAL_Init+0xa8>)
 810051e:	699b      	ldr	r3, [r3, #24]
 8100520:	f003 030f 	and.w	r3, r3, #15
 8100524:	4a0f      	ldr	r2, [pc, #60]	; (8100564 <HAL_Init+0xb0>)
 8100526:	5cd3      	ldrb	r3, [r2, r3]
 8100528:	f003 031f 	and.w	r3, r3, #31
 810052c:	687a      	ldr	r2, [r7, #4]
 810052e:	fa22 f303 	lsr.w	r3, r2, r3
 8100532:	4a0d      	ldr	r2, [pc, #52]	; (8100568 <HAL_Init+0xb4>)
 8100534:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100536:	4b0c      	ldr	r3, [pc, #48]	; (8100568 <HAL_Init+0xb4>)
 8100538:	681b      	ldr	r3, [r3, #0]
 810053a:	4a0c      	ldr	r2, [pc, #48]	; (810056c <HAL_Init+0xb8>)
 810053c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810053e:	2000      	movs	r0, #0
 8100540:	f000 f816 	bl	8100570 <HAL_InitTick>
 8100544:	4603      	mov	r3, r0
 8100546:	2b00      	cmp	r3, #0
 8100548:	d001      	beq.n	810054e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810054a:	2301      	movs	r3, #1
 810054c:	e002      	b.n	8100554 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810054e:	f7ff ff1d 	bl	810038c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100552:	2300      	movs	r3, #0
}
 8100554:	4618      	mov	r0, r3
 8100556:	3708      	adds	r7, #8
 8100558:	46bd      	mov	sp, r7
 810055a:	bd80      	pop	{r7, pc}
 810055c:	58024400 	.word	0x58024400
 8100560:	40024400 	.word	0x40024400
 8100564:	08100d28 	.word	0x08100d28
 8100568:	10000004 	.word	0x10000004
 810056c:	10000000 	.word	0x10000000

08100570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100570:	b580      	push	{r7, lr}
 8100572:	b082      	sub	sp, #8
 8100574:	af00      	add	r7, sp, #0
 8100576:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100578:	4b15      	ldr	r3, [pc, #84]	; (81005d0 <HAL_InitTick+0x60>)
 810057a:	781b      	ldrb	r3, [r3, #0]
 810057c:	2b00      	cmp	r3, #0
 810057e:	d101      	bne.n	8100584 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100580:	2301      	movs	r3, #1
 8100582:	e021      	b.n	81005c8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100584:	4b13      	ldr	r3, [pc, #76]	; (81005d4 <HAL_InitTick+0x64>)
 8100586:	681a      	ldr	r2, [r3, #0]
 8100588:	4b11      	ldr	r3, [pc, #68]	; (81005d0 <HAL_InitTick+0x60>)
 810058a:	781b      	ldrb	r3, [r3, #0]
 810058c:	4619      	mov	r1, r3
 810058e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8100592:	fbb3 f3f1 	udiv	r3, r3, r1
 8100596:	fbb2 f3f3 	udiv	r3, r2, r3
 810059a:	4618      	mov	r0, r3
 810059c:	f000 f909 	bl	81007b2 <HAL_SYSTICK_Config>
 81005a0:	4603      	mov	r3, r0
 81005a2:	2b00      	cmp	r3, #0
 81005a4:	d001      	beq.n	81005aa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81005a6:	2301      	movs	r3, #1
 81005a8:	e00e      	b.n	81005c8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81005aa:	687b      	ldr	r3, [r7, #4]
 81005ac:	2b0f      	cmp	r3, #15
 81005ae:	d80a      	bhi.n	81005c6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81005b0:	2200      	movs	r2, #0
 81005b2:	6879      	ldr	r1, [r7, #4]
 81005b4:	f04f 30ff 	mov.w	r0, #4294967295
 81005b8:	f000 f8e1 	bl	810077e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81005bc:	4a06      	ldr	r2, [pc, #24]	; (81005d8 <HAL_InitTick+0x68>)
 81005be:	687b      	ldr	r3, [r7, #4]
 81005c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81005c2:	2300      	movs	r3, #0
 81005c4:	e000      	b.n	81005c8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81005c6:	2301      	movs	r3, #1
}
 81005c8:	4618      	mov	r0, r3
 81005ca:	3708      	adds	r7, #8
 81005cc:	46bd      	mov	sp, r7
 81005ce:	bd80      	pop	{r7, pc}
 81005d0:	1000000c 	.word	0x1000000c
 81005d4:	10000000 	.word	0x10000000
 81005d8:	10000008 	.word	0x10000008

081005dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81005dc:	b480      	push	{r7}
 81005de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81005e0:	4b06      	ldr	r3, [pc, #24]	; (81005fc <HAL_IncTick+0x20>)
 81005e2:	781b      	ldrb	r3, [r3, #0]
 81005e4:	461a      	mov	r2, r3
 81005e6:	4b06      	ldr	r3, [pc, #24]	; (8100600 <HAL_IncTick+0x24>)
 81005e8:	681b      	ldr	r3, [r3, #0]
 81005ea:	4413      	add	r3, r2
 81005ec:	4a04      	ldr	r2, [pc, #16]	; (8100600 <HAL_IncTick+0x24>)
 81005ee:	6013      	str	r3, [r2, #0]
}
 81005f0:	bf00      	nop
 81005f2:	46bd      	mov	sp, r7
 81005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81005f8:	4770      	bx	lr
 81005fa:	bf00      	nop
 81005fc:	1000000c 	.word	0x1000000c
 8100600:	1000002c 	.word	0x1000002c

08100604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100604:	b480      	push	{r7}
 8100606:	b085      	sub	sp, #20
 8100608:	af00      	add	r7, sp, #0
 810060a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810060c:	687b      	ldr	r3, [r7, #4]
 810060e:	f003 0307 	and.w	r3, r3, #7
 8100612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100614:	4b0c      	ldr	r3, [pc, #48]	; (8100648 <__NVIC_SetPriorityGrouping+0x44>)
 8100616:	68db      	ldr	r3, [r3, #12]
 8100618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810061a:	68ba      	ldr	r2, [r7, #8]
 810061c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8100620:	4013      	ands	r3, r2
 8100622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100624:	68fb      	ldr	r3, [r7, #12]
 8100626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100628:	68bb      	ldr	r3, [r7, #8]
 810062a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810062c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8100630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8100634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100636:	4a04      	ldr	r2, [pc, #16]	; (8100648 <__NVIC_SetPriorityGrouping+0x44>)
 8100638:	68bb      	ldr	r3, [r7, #8]
 810063a:	60d3      	str	r3, [r2, #12]
}
 810063c:	bf00      	nop
 810063e:	3714      	adds	r7, #20
 8100640:	46bd      	mov	sp, r7
 8100642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100646:	4770      	bx	lr
 8100648:	e000ed00 	.word	0xe000ed00

0810064c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 810064c:	b480      	push	{r7}
 810064e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100650:	4b04      	ldr	r3, [pc, #16]	; (8100664 <__NVIC_GetPriorityGrouping+0x18>)
 8100652:	68db      	ldr	r3, [r3, #12]
 8100654:	0a1b      	lsrs	r3, r3, #8
 8100656:	f003 0307 	and.w	r3, r3, #7
}
 810065a:	4618      	mov	r0, r3
 810065c:	46bd      	mov	sp, r7
 810065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100662:	4770      	bx	lr
 8100664:	e000ed00 	.word	0xe000ed00

08100668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100668:	b480      	push	{r7}
 810066a:	b083      	sub	sp, #12
 810066c:	af00      	add	r7, sp, #0
 810066e:	4603      	mov	r3, r0
 8100670:	6039      	str	r1, [r7, #0]
 8100672:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100674:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100678:	2b00      	cmp	r3, #0
 810067a:	db0a      	blt.n	8100692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810067c:	683b      	ldr	r3, [r7, #0]
 810067e:	b2da      	uxtb	r2, r3
 8100680:	490c      	ldr	r1, [pc, #48]	; (81006b4 <__NVIC_SetPriority+0x4c>)
 8100682:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100686:	0112      	lsls	r2, r2, #4
 8100688:	b2d2      	uxtb	r2, r2
 810068a:	440b      	add	r3, r1
 810068c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100690:	e00a      	b.n	81006a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100692:	683b      	ldr	r3, [r7, #0]
 8100694:	b2da      	uxtb	r2, r3
 8100696:	4908      	ldr	r1, [pc, #32]	; (81006b8 <__NVIC_SetPriority+0x50>)
 8100698:	88fb      	ldrh	r3, [r7, #6]
 810069a:	f003 030f 	and.w	r3, r3, #15
 810069e:	3b04      	subs	r3, #4
 81006a0:	0112      	lsls	r2, r2, #4
 81006a2:	b2d2      	uxtb	r2, r2
 81006a4:	440b      	add	r3, r1
 81006a6:	761a      	strb	r2, [r3, #24]
}
 81006a8:	bf00      	nop
 81006aa:	370c      	adds	r7, #12
 81006ac:	46bd      	mov	sp, r7
 81006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006b2:	4770      	bx	lr
 81006b4:	e000e100 	.word	0xe000e100
 81006b8:	e000ed00 	.word	0xe000ed00

081006bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81006bc:	b480      	push	{r7}
 81006be:	b089      	sub	sp, #36	; 0x24
 81006c0:	af00      	add	r7, sp, #0
 81006c2:	60f8      	str	r0, [r7, #12]
 81006c4:	60b9      	str	r1, [r7, #8]
 81006c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81006c8:	68fb      	ldr	r3, [r7, #12]
 81006ca:	f003 0307 	and.w	r3, r3, #7
 81006ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81006d0:	69fb      	ldr	r3, [r7, #28]
 81006d2:	f1c3 0307 	rsb	r3, r3, #7
 81006d6:	2b04      	cmp	r3, #4
 81006d8:	bf28      	it	cs
 81006da:	2304      	movcs	r3, #4
 81006dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81006de:	69fb      	ldr	r3, [r7, #28]
 81006e0:	3304      	adds	r3, #4
 81006e2:	2b06      	cmp	r3, #6
 81006e4:	d902      	bls.n	81006ec <NVIC_EncodePriority+0x30>
 81006e6:	69fb      	ldr	r3, [r7, #28]
 81006e8:	3b03      	subs	r3, #3
 81006ea:	e000      	b.n	81006ee <NVIC_EncodePriority+0x32>
 81006ec:	2300      	movs	r3, #0
 81006ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81006f0:	f04f 32ff 	mov.w	r2, #4294967295
 81006f4:	69bb      	ldr	r3, [r7, #24]
 81006f6:	fa02 f303 	lsl.w	r3, r2, r3
 81006fa:	43da      	mvns	r2, r3
 81006fc:	68bb      	ldr	r3, [r7, #8]
 81006fe:	401a      	ands	r2, r3
 8100700:	697b      	ldr	r3, [r7, #20]
 8100702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100704:	f04f 31ff 	mov.w	r1, #4294967295
 8100708:	697b      	ldr	r3, [r7, #20]
 810070a:	fa01 f303 	lsl.w	r3, r1, r3
 810070e:	43d9      	mvns	r1, r3
 8100710:	687b      	ldr	r3, [r7, #4]
 8100712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100714:	4313      	orrs	r3, r2
         );
}
 8100716:	4618      	mov	r0, r3
 8100718:	3724      	adds	r7, #36	; 0x24
 810071a:	46bd      	mov	sp, r7
 810071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100720:	4770      	bx	lr
	...

08100724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8100724:	b580      	push	{r7, lr}
 8100726:	b082      	sub	sp, #8
 8100728:	af00      	add	r7, sp, #0
 810072a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 810072c:	687b      	ldr	r3, [r7, #4]
 810072e:	3b01      	subs	r3, #1
 8100730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8100734:	d301      	bcc.n	810073a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8100736:	2301      	movs	r3, #1
 8100738:	e00f      	b.n	810075a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810073a:	4a0a      	ldr	r2, [pc, #40]	; (8100764 <SysTick_Config+0x40>)
 810073c:	687b      	ldr	r3, [r7, #4]
 810073e:	3b01      	subs	r3, #1
 8100740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8100742:	210f      	movs	r1, #15
 8100744:	f04f 30ff 	mov.w	r0, #4294967295
 8100748:	f7ff ff8e 	bl	8100668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 810074c:	4b05      	ldr	r3, [pc, #20]	; (8100764 <SysTick_Config+0x40>)
 810074e:	2200      	movs	r2, #0
 8100750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8100752:	4b04      	ldr	r3, [pc, #16]	; (8100764 <SysTick_Config+0x40>)
 8100754:	2207      	movs	r2, #7
 8100756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100758:	2300      	movs	r3, #0
}
 810075a:	4618      	mov	r0, r3
 810075c:	3708      	adds	r7, #8
 810075e:	46bd      	mov	sp, r7
 8100760:	bd80      	pop	{r7, pc}
 8100762:	bf00      	nop
 8100764:	e000e010 	.word	0xe000e010

08100768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100768:	b580      	push	{r7, lr}
 810076a:	b082      	sub	sp, #8
 810076c:	af00      	add	r7, sp, #0
 810076e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100770:	6878      	ldr	r0, [r7, #4]
 8100772:	f7ff ff47 	bl	8100604 <__NVIC_SetPriorityGrouping>
}
 8100776:	bf00      	nop
 8100778:	3708      	adds	r7, #8
 810077a:	46bd      	mov	sp, r7
 810077c:	bd80      	pop	{r7, pc}

0810077e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810077e:	b580      	push	{r7, lr}
 8100780:	b086      	sub	sp, #24
 8100782:	af00      	add	r7, sp, #0
 8100784:	4603      	mov	r3, r0
 8100786:	60b9      	str	r1, [r7, #8]
 8100788:	607a      	str	r2, [r7, #4]
 810078a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 810078c:	f7ff ff5e 	bl	810064c <__NVIC_GetPriorityGrouping>
 8100790:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100792:	687a      	ldr	r2, [r7, #4]
 8100794:	68b9      	ldr	r1, [r7, #8]
 8100796:	6978      	ldr	r0, [r7, #20]
 8100798:	f7ff ff90 	bl	81006bc <NVIC_EncodePriority>
 810079c:	4602      	mov	r2, r0
 810079e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81007a2:	4611      	mov	r1, r2
 81007a4:	4618      	mov	r0, r3
 81007a6:	f7ff ff5f 	bl	8100668 <__NVIC_SetPriority>
}
 81007aa:	bf00      	nop
 81007ac:	3718      	adds	r7, #24
 81007ae:	46bd      	mov	sp, r7
 81007b0:	bd80      	pop	{r7, pc}

081007b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81007b2:	b580      	push	{r7, lr}
 81007b4:	b082      	sub	sp, #8
 81007b6:	af00      	add	r7, sp, #0
 81007b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81007ba:	6878      	ldr	r0, [r7, #4]
 81007bc:	f7ff ffb2 	bl	8100724 <SysTick_Config>
 81007c0:	4603      	mov	r3, r0
}
 81007c2:	4618      	mov	r0, r3
 81007c4:	3708      	adds	r7, #8
 81007c6:	46bd      	mov	sp, r7
 81007c8:	bd80      	pop	{r7, pc}
	...

081007cc <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81007cc:	b480      	push	{r7}
 81007ce:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81007d0:	4b07      	ldr	r3, [pc, #28]	; (81007f0 <HAL_GetCurrentCPUID+0x24>)
 81007d2:	681b      	ldr	r3, [r3, #0]
 81007d4:	091b      	lsrs	r3, r3, #4
 81007d6:	f003 030f 	and.w	r3, r3, #15
 81007da:	2b07      	cmp	r3, #7
 81007dc:	d101      	bne.n	81007e2 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81007de:	2303      	movs	r3, #3
 81007e0:	e000      	b.n	81007e4 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81007e2:	2301      	movs	r3, #1
  }
}
 81007e4:	4618      	mov	r0, r3
 81007e6:	46bd      	mov	sp, r7
 81007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007ec:	4770      	bx	lr
 81007ee:	bf00      	nop
 81007f0:	e000ed00 	.word	0xe000ed00

081007f4 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81007f4:	b480      	push	{r7}
 81007f6:	b083      	sub	sp, #12
 81007f8:	af00      	add	r7, sp, #0
 81007fa:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81007fc:	4b05      	ldr	r3, [pc, #20]	; (8100814 <HAL_HSEM_ActivateNotification+0x20>)
 81007fe:	681a      	ldr	r2, [r3, #0]
 8100800:	4904      	ldr	r1, [pc, #16]	; (8100814 <HAL_HSEM_ActivateNotification+0x20>)
 8100802:	687b      	ldr	r3, [r7, #4]
 8100804:	4313      	orrs	r3, r2
 8100806:	600b      	str	r3, [r1, #0]
#endif
}
 8100808:	bf00      	nop
 810080a:	370c      	adds	r7, #12
 810080c:	46bd      	mov	sp, r7
 810080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100812:	4770      	bx	lr
 8100814:	58026510 	.word	0x58026510

08100818 <HAL_PWR_ConfigPVD>:
  *         driver. All combination are allowed: wake up only Cortex-M7, wake up
  *         only Cortex-M4 or wake up Cortex-M7 and Cortex-M4.
  * @retval None.
  */
void HAL_PWR_ConfigPVD (PWR_PVDTypeDef *sConfigPVD)
{
 8100818:	b480      	push	{r7}
 810081a:	b083      	sub	sp, #12
 810081c:	af00      	add	r7, sp, #0
 810081e:	6078      	str	r0, [r7, #4]
  /* Check the PVD configuration parameter */
  if (sConfigPVD == NULL)
 8100820:	687b      	ldr	r3, [r7, #4]
 8100822:	2b00      	cmp	r3, #0
 8100824:	d035      	beq.n	8100892 <HAL_PWR_ConfigPVD+0x7a>
  /* Check the parameters */
  assert_param (IS_PWR_PVD_LEVEL (sConfigPVD->PVDLevel));
  assert_param (IS_PWR_PVD_MODE (sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG (PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
 8100826:	4b1e      	ldr	r3, [pc, #120]	; (81008a0 <HAL_PWR_ConfigPVD+0x88>)
 8100828:	681b      	ldr	r3, [r3, #0]
 810082a:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 810082e:	687b      	ldr	r3, [r7, #4]
 8100830:	681b      	ldr	r3, [r3, #0]
 8100832:	491b      	ldr	r1, [pc, #108]	; (81008a0 <HAL_PWR_ConfigPVD+0x88>)
 8100834:	4313      	orrs	r3, r2
 8100836:	600b      	str	r3, [r1, #0]
#if !defined (DUAL_CORE)
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT ();
  __HAL_PWR_PVD_EXTI_DISABLE_IT ();
#endif /* !defined (DUAL_CORE) */

  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE ();
 8100838:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810083c:	681b      	ldr	r3, [r3, #0]
 810083e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8100846:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE ();
 8100848:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810084c:	685b      	ldr	r3, [r3, #4]
 810084e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100852:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8100856:	6053      	str	r3, [r2, #4]
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT ();
  }
#endif /* !defined (DUAL_CORE) */

  /* Rising edge configuration */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8100858:	687b      	ldr	r3, [r7, #4]
 810085a:	685b      	ldr	r3, [r3, #4]
 810085c:	f003 0301 	and.w	r3, r3, #1
 8100860:	2b00      	cmp	r3, #0
 8100862:	d007      	beq.n	8100874 <HAL_PWR_ConfigPVD+0x5c>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE ();
 8100864:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100868:	681b      	ldr	r3, [r3, #0]
 810086a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810086e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8100872:	6013      	str	r3, [r2, #0]
  }

  /* Falling edge configuration */
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8100874:	687b      	ldr	r3, [r7, #4]
 8100876:	685b      	ldr	r3, [r3, #4]
 8100878:	f003 0302 	and.w	r3, r3, #2
 810087c:	2b00      	cmp	r3, #0
 810087e:	d009      	beq.n	8100894 <HAL_PWR_ConfigPVD+0x7c>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE ();
 8100880:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100884:	685b      	ldr	r3, [r3, #4]
 8100886:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810088a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810088e:	6053      	str	r3, [r2, #4]
 8100890:	e000      	b.n	8100894 <HAL_PWR_ConfigPVD+0x7c>
    return;
 8100892:	bf00      	nop
  }
}
 8100894:	370c      	adds	r7, #12
 8100896:	46bd      	mov	sp, r7
 8100898:	f85d 7b04 	ldr.w	r7, [sp], #4
 810089c:	4770      	bx	lr
 810089e:	bf00      	nop
 81008a0:	58024800 	.word	0x58024800

081008a4 <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Programmable Voltage Detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD (void)
{
 81008a4:	b480      	push	{r7}
 81008a6:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT (PWR->CR1, PWR_CR1_PVDEN);
 81008a8:	4b05      	ldr	r3, [pc, #20]	; (81008c0 <HAL_PWR_EnablePVD+0x1c>)
 81008aa:	681b      	ldr	r3, [r3, #0]
 81008ac:	4a04      	ldr	r2, [pc, #16]	; (81008c0 <HAL_PWR_EnablePVD+0x1c>)
 81008ae:	f043 0310 	orr.w	r3, r3, #16
 81008b2:	6013      	str	r3, [r2, #0]
}
 81008b4:	bf00      	nop
 81008b6:	46bd      	mov	sp, r7
 81008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008bc:	4770      	bx	lr
 81008be:	bf00      	nop
 81008c0:	58024800 	.word	0x58024800

081008c4 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81008c4:	b580      	push	{r7, lr}
 81008c6:	b084      	sub	sp, #16
 81008c8:	af00      	add	r7, sp, #0
 81008ca:	60f8      	str	r0, [r7, #12]
 81008cc:	460b      	mov	r3, r1
 81008ce:	607a      	str	r2, [r7, #4]
 81008d0:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81008d2:	4b37      	ldr	r3, [pc, #220]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81008d4:	681b      	ldr	r3, [r3, #0]
 81008d6:	f023 0201 	bic.w	r2, r3, #1
 81008da:	4935      	ldr	r1, [pc, #212]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81008dc:	68fb      	ldr	r3, [r7, #12]
 81008de:	4313      	orrs	r3, r2
 81008e0:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81008e2:	687b      	ldr	r3, [r7, #4]
 81008e4:	2b00      	cmp	r3, #0
 81008e6:	d123      	bne.n	8100930 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81008e8:	f7ff ff70 	bl	81007cc <HAL_GetCurrentCPUID>
 81008ec:	4603      	mov	r3, r0
 81008ee:	2b03      	cmp	r3, #3
 81008f0:	d158      	bne.n	81009a4 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81008f2:	4b2f      	ldr	r3, [pc, #188]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81008f4:	691b      	ldr	r3, [r3, #16]
 81008f6:	4a2e      	ldr	r2, [pc, #184]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81008f8:	f023 0301 	bic.w	r3, r3, #1
 81008fc:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81008fe:	4b2d      	ldr	r3, [pc, #180]	; (81009b4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100900:	691b      	ldr	r3, [r3, #16]
 8100902:	4a2c      	ldr	r2, [pc, #176]	; (81009b4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100904:	f043 0304 	orr.w	r3, r3, #4
 8100908:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 810090a:	f3bf 8f4f 	dsb	sy
}
 810090e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8100910:	f3bf 8f6f 	isb	sy
}
 8100914:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100916:	7afb      	ldrb	r3, [r7, #11]
 8100918:	2b01      	cmp	r3, #1
 810091a:	d101      	bne.n	8100920 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810091c:	bf30      	wfi
 810091e:	e000      	b.n	8100922 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8100920:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100922:	4b24      	ldr	r3, [pc, #144]	; (81009b4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100924:	691b      	ldr	r3, [r3, #16]
 8100926:	4a23      	ldr	r2, [pc, #140]	; (81009b4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100928:	f023 0304 	bic.w	r3, r3, #4
 810092c:	6113      	str	r3, [r2, #16]
 810092e:	e03c      	b.n	81009aa <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8100930:	687b      	ldr	r3, [r7, #4]
 8100932:	2b01      	cmp	r3, #1
 8100934:	d123      	bne.n	810097e <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8100936:	f7ff ff49 	bl	81007cc <HAL_GetCurrentCPUID>
 810093a:	4603      	mov	r3, r0
 810093c:	2b01      	cmp	r3, #1
 810093e:	d133      	bne.n	81009a8 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8100940:	4b1b      	ldr	r3, [pc, #108]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100942:	695b      	ldr	r3, [r3, #20]
 8100944:	4a1a      	ldr	r2, [pc, #104]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100946:	f023 0302 	bic.w	r3, r3, #2
 810094a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810094c:	4b19      	ldr	r3, [pc, #100]	; (81009b4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810094e:	691b      	ldr	r3, [r3, #16]
 8100950:	4a18      	ldr	r2, [pc, #96]	; (81009b4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100952:	f043 0304 	orr.w	r3, r3, #4
 8100956:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8100958:	f3bf 8f4f 	dsb	sy
}
 810095c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810095e:	f3bf 8f6f 	isb	sy
}
 8100962:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100964:	7afb      	ldrb	r3, [r7, #11]
 8100966:	2b01      	cmp	r3, #1
 8100968:	d101      	bne.n	810096e <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810096a:	bf30      	wfi
 810096c:	e000      	b.n	8100970 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810096e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100970:	4b10      	ldr	r3, [pc, #64]	; (81009b4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100972:	691b      	ldr	r3, [r3, #16]
 8100974:	4a0f      	ldr	r2, [pc, #60]	; (81009b4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100976:	f023 0304 	bic.w	r3, r3, #4
 810097a:	6113      	str	r3, [r2, #16]
 810097c:	e015      	b.n	81009aa <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810097e:	f7ff ff25 	bl	81007cc <HAL_GetCurrentCPUID>
 8100982:	4603      	mov	r3, r0
 8100984:	2b03      	cmp	r3, #3
 8100986:	d106      	bne.n	8100996 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8100988:	4b09      	ldr	r3, [pc, #36]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 810098a:	691b      	ldr	r3, [r3, #16]
 810098c:	4a08      	ldr	r2, [pc, #32]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 810098e:	f023 0304 	bic.w	r3, r3, #4
 8100992:	6113      	str	r3, [r2, #16]
 8100994:	e009      	b.n	81009aa <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8100996:	4b06      	ldr	r3, [pc, #24]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100998:	695b      	ldr	r3, [r3, #20]
 810099a:	4a05      	ldr	r2, [pc, #20]	; (81009b0 <HAL_PWREx_EnterSTOPMode+0xec>)
 810099c:	f023 0304 	bic.w	r3, r3, #4
 81009a0:	6153      	str	r3, [r2, #20]
 81009a2:	e002      	b.n	81009aa <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81009a4:	bf00      	nop
 81009a6:	e000      	b.n	81009aa <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81009a8:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81009aa:	3710      	adds	r7, #16
 81009ac:	46bd      	mov	sp, r7
 81009ae:	bd80      	pop	{r7, pc}
 81009b0:	58024800 	.word	0x58024800
 81009b4:	e000ed00 	.word	0xe000ed00

081009b8 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81009b8:	b580      	push	{r7, lr}
 81009ba:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81009bc:	f7ff ff06 	bl	81007cc <HAL_GetCurrentCPUID>
 81009c0:	4603      	mov	r3, r0
 81009c2:	2b03      	cmp	r3, #3
 81009c4:	d101      	bne.n	81009ca <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81009c6:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81009c8:	e001      	b.n	81009ce <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81009ca:	bf40      	sev
    __WFE ();
 81009cc:	bf20      	wfe
}
 81009ce:	bf00      	nop
 81009d0:	bd80      	pop	{r7, pc}
	...

081009d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81009d4:	b480      	push	{r7}
 81009d6:	b089      	sub	sp, #36	; 0x24
 81009d8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81009da:	4bb3      	ldr	r3, [pc, #716]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81009dc:	691b      	ldr	r3, [r3, #16]
 81009de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81009e2:	2b18      	cmp	r3, #24
 81009e4:	f200 8155 	bhi.w	8100c92 <HAL_RCC_GetSysClockFreq+0x2be>
 81009e8:	a201      	add	r2, pc, #4	; (adr r2, 81009f0 <HAL_RCC_GetSysClockFreq+0x1c>)
 81009ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81009ee:	bf00      	nop
 81009f0:	08100a55 	.word	0x08100a55
 81009f4:	08100c93 	.word	0x08100c93
 81009f8:	08100c93 	.word	0x08100c93
 81009fc:	08100c93 	.word	0x08100c93
 8100a00:	08100c93 	.word	0x08100c93
 8100a04:	08100c93 	.word	0x08100c93
 8100a08:	08100c93 	.word	0x08100c93
 8100a0c:	08100c93 	.word	0x08100c93
 8100a10:	08100a7b 	.word	0x08100a7b
 8100a14:	08100c93 	.word	0x08100c93
 8100a18:	08100c93 	.word	0x08100c93
 8100a1c:	08100c93 	.word	0x08100c93
 8100a20:	08100c93 	.word	0x08100c93
 8100a24:	08100c93 	.word	0x08100c93
 8100a28:	08100c93 	.word	0x08100c93
 8100a2c:	08100c93 	.word	0x08100c93
 8100a30:	08100a81 	.word	0x08100a81
 8100a34:	08100c93 	.word	0x08100c93
 8100a38:	08100c93 	.word	0x08100c93
 8100a3c:	08100c93 	.word	0x08100c93
 8100a40:	08100c93 	.word	0x08100c93
 8100a44:	08100c93 	.word	0x08100c93
 8100a48:	08100c93 	.word	0x08100c93
 8100a4c:	08100c93 	.word	0x08100c93
 8100a50:	08100a87 	.word	0x08100a87
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100a54:	4b94      	ldr	r3, [pc, #592]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a56:	681b      	ldr	r3, [r3, #0]
 8100a58:	f003 0320 	and.w	r3, r3, #32
 8100a5c:	2b00      	cmp	r3, #0
 8100a5e:	d009      	beq.n	8100a74 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8100a60:	4b91      	ldr	r3, [pc, #580]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a62:	681b      	ldr	r3, [r3, #0]
 8100a64:	08db      	lsrs	r3, r3, #3
 8100a66:	f003 0303 	and.w	r3, r3, #3
 8100a6a:	4a90      	ldr	r2, [pc, #576]	; (8100cac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8100a70:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8100a72:	e111      	b.n	8100c98 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8100a74:	4b8d      	ldr	r3, [pc, #564]	; (8100cac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100a76:	61bb      	str	r3, [r7, #24]
      break;
 8100a78:	e10e      	b.n	8100c98 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8100a7a:	4b8d      	ldr	r3, [pc, #564]	; (8100cb0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8100a7c:	61bb      	str	r3, [r7, #24]
      break;
 8100a7e:	e10b      	b.n	8100c98 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8100a80:	4b8c      	ldr	r3, [pc, #560]	; (8100cb4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8100a82:	61bb      	str	r3, [r7, #24]
      break;
 8100a84:	e108      	b.n	8100c98 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8100a86:	4b88      	ldr	r3, [pc, #544]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8100a8a:	f003 0303 	and.w	r3, r3, #3
 8100a8e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8100a90:	4b85      	ldr	r3, [pc, #532]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8100a94:	091b      	lsrs	r3, r3, #4
 8100a96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8100a9a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8100a9c:	4b82      	ldr	r3, [pc, #520]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8100aa0:	f003 0301 	and.w	r3, r3, #1
 8100aa4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8100aa6:	4b80      	ldr	r3, [pc, #512]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8100aaa:	08db      	lsrs	r3, r3, #3
 8100aac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8100ab0:	68fa      	ldr	r2, [r7, #12]
 8100ab2:	fb02 f303 	mul.w	r3, r2, r3
 8100ab6:	ee07 3a90 	vmov	s15, r3
 8100aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100abe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8100ac2:	693b      	ldr	r3, [r7, #16]
 8100ac4:	2b00      	cmp	r3, #0
 8100ac6:	f000 80e1 	beq.w	8100c8c <HAL_RCC_GetSysClockFreq+0x2b8>
 8100aca:	697b      	ldr	r3, [r7, #20]
 8100acc:	2b02      	cmp	r3, #2
 8100ace:	f000 8083 	beq.w	8100bd8 <HAL_RCC_GetSysClockFreq+0x204>
 8100ad2:	697b      	ldr	r3, [r7, #20]
 8100ad4:	2b02      	cmp	r3, #2
 8100ad6:	f200 80a1 	bhi.w	8100c1c <HAL_RCC_GetSysClockFreq+0x248>
 8100ada:	697b      	ldr	r3, [r7, #20]
 8100adc:	2b00      	cmp	r3, #0
 8100ade:	d003      	beq.n	8100ae8 <HAL_RCC_GetSysClockFreq+0x114>
 8100ae0:	697b      	ldr	r3, [r7, #20]
 8100ae2:	2b01      	cmp	r3, #1
 8100ae4:	d056      	beq.n	8100b94 <HAL_RCC_GetSysClockFreq+0x1c0>
 8100ae6:	e099      	b.n	8100c1c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100ae8:	4b6f      	ldr	r3, [pc, #444]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100aea:	681b      	ldr	r3, [r3, #0]
 8100aec:	f003 0320 	and.w	r3, r3, #32
 8100af0:	2b00      	cmp	r3, #0
 8100af2:	d02d      	beq.n	8100b50 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8100af4:	4b6c      	ldr	r3, [pc, #432]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100af6:	681b      	ldr	r3, [r3, #0]
 8100af8:	08db      	lsrs	r3, r3, #3
 8100afa:	f003 0303 	and.w	r3, r3, #3
 8100afe:	4a6b      	ldr	r2, [pc, #428]	; (8100cac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100b00:	fa22 f303 	lsr.w	r3, r2, r3
 8100b04:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100b06:	687b      	ldr	r3, [r7, #4]
 8100b08:	ee07 3a90 	vmov	s15, r3
 8100b0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100b10:	693b      	ldr	r3, [r7, #16]
 8100b12:	ee07 3a90 	vmov	s15, r3
 8100b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100b1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100b1e:	4b62      	ldr	r3, [pc, #392]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8100b22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100b26:	ee07 3a90 	vmov	s15, r3
 8100b2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100b2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8100b32:	eddf 5a61 	vldr	s11, [pc, #388]	; 8100cb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100b36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100b3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100b3e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8100b42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100b4a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8100b4e:	e087      	b.n	8100c60 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100b50:	693b      	ldr	r3, [r7, #16]
 8100b52:	ee07 3a90 	vmov	s15, r3
 8100b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100b5a:	eddf 6a58 	vldr	s13, [pc, #352]	; 8100cbc <HAL_RCC_GetSysClockFreq+0x2e8>
 8100b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100b62:	4b51      	ldr	r3, [pc, #324]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8100b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100b6a:	ee07 3a90 	vmov	s15, r3
 8100b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100b72:	ed97 6a02 	vldr	s12, [r7, #8]
 8100b76:	eddf 5a50 	vldr	s11, [pc, #320]	; 8100cb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100b7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100b7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100b82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8100b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100b8e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100b92:	e065      	b.n	8100c60 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100b94:	693b      	ldr	r3, [r7, #16]
 8100b96:	ee07 3a90 	vmov	s15, r3
 8100b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100b9e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8100cc0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8100ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100ba6:	4b40      	ldr	r3, [pc, #256]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8100baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100bae:	ee07 3a90 	vmov	s15, r3
 8100bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100bb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8100bba:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8100cb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100bc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8100bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100bd2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100bd6:	e043      	b.n	8100c60 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100bd8:	693b      	ldr	r3, [r7, #16]
 8100bda:	ee07 3a90 	vmov	s15, r3
 8100bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100be2:	eddf 6a38 	vldr	s13, [pc, #224]	; 8100cc4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8100be6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100bea:	4b2f      	ldr	r3, [pc, #188]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8100bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100bf2:	ee07 3a90 	vmov	s15, r3
 8100bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100bfa:	ed97 6a02 	vldr	s12, [r7, #8]
 8100bfe:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8100cb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100c02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100c0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8100c0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100c16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100c1a:	e021      	b.n	8100c60 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8100c1c:	693b      	ldr	r3, [r7, #16]
 8100c1e:	ee07 3a90 	vmov	s15, r3
 8100c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100c26:	eddf 6a26 	vldr	s13, [pc, #152]	; 8100cc0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8100c2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100c2e:	4b1e      	ldr	r3, [pc, #120]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8100c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100c36:	ee07 3a90 	vmov	s15, r3
 8100c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100c3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8100c42:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8100cb8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100c4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8100c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100c5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8100c5e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8100c60:	4b11      	ldr	r3, [pc, #68]	; (8100ca8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8100c64:	0a5b      	lsrs	r3, r3, #9
 8100c66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8100c6a:	3301      	adds	r3, #1
 8100c6c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8100c6e:	683b      	ldr	r3, [r7, #0]
 8100c70:	ee07 3a90 	vmov	s15, r3
 8100c74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8100c78:	edd7 6a07 	vldr	s13, [r7, #28]
 8100c7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8100c80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8100c84:	ee17 3a90 	vmov	r3, s15
 8100c88:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8100c8a:	e005      	b.n	8100c98 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8100c8c:	2300      	movs	r3, #0
 8100c8e:	61bb      	str	r3, [r7, #24]
      break;
 8100c90:	e002      	b.n	8100c98 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8100c92:	4b07      	ldr	r3, [pc, #28]	; (8100cb0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8100c94:	61bb      	str	r3, [r7, #24]
      break;
 8100c96:	bf00      	nop
  }

  return sysclockfreq;
 8100c98:	69bb      	ldr	r3, [r7, #24]
}
 8100c9a:	4618      	mov	r0, r3
 8100c9c:	3724      	adds	r7, #36	; 0x24
 8100c9e:	46bd      	mov	sp, r7
 8100ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ca4:	4770      	bx	lr
 8100ca6:	bf00      	nop
 8100ca8:	58024400 	.word	0x58024400
 8100cac:	03d09000 	.word	0x03d09000
 8100cb0:	003d0900 	.word	0x003d0900
 8100cb4:	00f42400 	.word	0x00f42400
 8100cb8:	46000000 	.word	0x46000000
 8100cbc:	4c742400 	.word	0x4c742400
 8100cc0:	4a742400 	.word	0x4a742400
 8100cc4:	4b742400 	.word	0x4b742400

08100cc8 <__libc_init_array>:
 8100cc8:	b570      	push	{r4, r5, r6, lr}
 8100cca:	4d0d      	ldr	r5, [pc, #52]	; (8100d00 <__libc_init_array+0x38>)
 8100ccc:	4c0d      	ldr	r4, [pc, #52]	; (8100d04 <__libc_init_array+0x3c>)
 8100cce:	1b64      	subs	r4, r4, r5
 8100cd0:	10a4      	asrs	r4, r4, #2
 8100cd2:	2600      	movs	r6, #0
 8100cd4:	42a6      	cmp	r6, r4
 8100cd6:	d109      	bne.n	8100cec <__libc_init_array+0x24>
 8100cd8:	4d0b      	ldr	r5, [pc, #44]	; (8100d08 <__libc_init_array+0x40>)
 8100cda:	4c0c      	ldr	r4, [pc, #48]	; (8100d0c <__libc_init_array+0x44>)
 8100cdc:	f000 f818 	bl	8100d10 <_init>
 8100ce0:	1b64      	subs	r4, r4, r5
 8100ce2:	10a4      	asrs	r4, r4, #2
 8100ce4:	2600      	movs	r6, #0
 8100ce6:	42a6      	cmp	r6, r4
 8100ce8:	d105      	bne.n	8100cf6 <__libc_init_array+0x2e>
 8100cea:	bd70      	pop	{r4, r5, r6, pc}
 8100cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8100cf0:	4798      	blx	r3
 8100cf2:	3601      	adds	r6, #1
 8100cf4:	e7ee      	b.n	8100cd4 <__libc_init_array+0xc>
 8100cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8100cfa:	4798      	blx	r3
 8100cfc:	3601      	adds	r6, #1
 8100cfe:	e7f2      	b.n	8100ce6 <__libc_init_array+0x1e>
 8100d00:	08100d38 	.word	0x08100d38
 8100d04:	08100d38 	.word	0x08100d38
 8100d08:	08100d38 	.word	0x08100d38
 8100d0c:	08100d3c 	.word	0x08100d3c

08100d10 <_init>:
 8100d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8100d12:	bf00      	nop
 8100d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8100d16:	bc08      	pop	{r3}
 8100d18:	469e      	mov	lr, r3
 8100d1a:	4770      	bx	lr

08100d1c <_fini>:
 8100d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8100d1e:	bf00      	nop
 8100d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8100d22:	bc08      	pop	{r3}
 8100d24:	469e      	mov	lr, r3
 8100d26:	4770      	bx	lr
