* Z:\mnt\design.r\spice\examples\4623.asc
V1 IN 0 12
C1 N002 0 .005µ
R1 N003 0 40.2K
C2 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 .5
XU1 NC_01 N001 N001 N003 N002 NC_02 IN NC_03 OUT 0 0 IN IN MP_04 MP_05 MP_06 NC_07 NC_08 NC_09 LTM4623
.tran 1.5m startup
.lib LTM4623.sub
.backanno
.end
