<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>VDISR_EL2</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">VDISR_EL2, Virtual Deferred Interrupt Status Register</h1><p>The VDISR_EL2 characteristics are:</p><h2>Purpose</h2><p>Records that a virtual SError interrupt has been consumed by an <span class="instruction">ESB</span> instruction executed at EL1.</p><p>An indirect write to VDISR_EL2 made by an <span class="instruction">ESB</span> instruction does not require an explicit synchronization operation for the value written to be observed by a direct read of <a href="AArch64-disr_el1.html">DISR_EL1</a> or <a href="AArch32-disr.html">DISR</a> occurring in program order after the <span class="instruction">ESB</span> instruction.</p><h2>Configuration</h2><p>AArch64 System register VDISR_EL2 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-vdisr.html">VDISR[31:0]
            </a>.
          </p><p>This register is present only
    when RAS is implemented.
      
    Otherwise, direct accesses to VDISR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p><p>This register has no effect if EL2 is not enabled in the current Security state.</p><p><del class="nocount">
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>VDISR_EL2 is a 64-bit register.</p><h2>Field descriptions</h2><p>The VDISR_EL2 bit assignments are:</p><h3>When <del>!ELUsingAArch32(</del>EL1<ins> is using AArch64:</ins><del>):</del></h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenEL1isusingAArch64_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch64_A_31">A</a></td><td class="lr" colspan="6"><a href="#WhenEL1isusingAArch64_0_30">RES0</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch64_IDS_24">IDS</a></td><td class="lr" colspan="24"><a href="#WhenEL1isusingAArch64_ISS_23">ISS</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenEL1isusingAArch64_0_63">
                Bits [63:32]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch64_A_31">A, bit [31]
              </h4><p>Set to 1 when an <span class="instruction">ESB</span> instruction defers a virtual SError interrupt.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch64_0_30">
                Bits [30:25]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch64_IDS_24">IDS, bit [24]
              </h4><p>The value copied from <a href="AArch64-vsesr_el2.html">VSESR_EL2</a>.IDS.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch64_ISS_23">ISS, bits [23:0]
                  </h4><p>The value copied from <a href="AArch64-vsesr_el2.html">VSESR_EL2</a>.ISS.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><h3>When <del>ELUsingAArch32(</del>EL1<ins> is using AArch32</ins><del>)</del> and VDISR_EL2.LPAE == 0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_A_31">A</a></td><td class="lr" colspan="15"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_30">RES0</a></td><td class="lr" colspan="2"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_AET_15">AET</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_13">RES0</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_ExT_12">ExT</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_11">RES0</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_FS4_10">FS[4]</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_LPAE_9">LPAE</a></td><td class="lr" colspan="5"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_8">RES0</a></td><td class="lr" colspan="4"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE0_FS3:0_3">FS[3:0]</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_63">
                Bits [63:32]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_A_31">A, bit [31]
              </h4><p>Set to 1 when an <span class="instruction">ESB</span> instruction defers a virtual SError interrupt.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_30">
                Bits [30:16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_AET_15">AET, bits [15:14]
                  </h4><p>The value copied from <a href="AArch64-vsesr_el2.html">VSESR_EL2</a>.AET.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_13">
                Bit [13]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_ExT_12">ExT, bit [12]
              </h4><p>The value copied from <a href="AArch64-vsesr_el2.html">VSESR_EL2</a>.ExT.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_11">
                Bit [11]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_FS4_10">FS[4], bit [10]
              </h4><p>This field is bit[4] of FS[4:0].</p><p>Fault status code. Set to <span class="binarynumber">0b10110</span> when an <span class="instruction">ESB</span> instruction defers a virtual SError interrupt.</p><table class="valuetable"><tr><th>FS</th><th>Meaning</th></tr><tr><td class="bitfield">0b10110</td><td><p>Asynchronous SError interrupt.</p></td></tr></table><p>All other values are reserved.</p><p>The FS field is split as follows:</p><ul><li>FS[4] is VDISR_EL2[10].
</li><li>FS[3:0] is VDISR_EL2[3:0].
</li></ul><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_LPAE_9">LPAE, bit [9]
              </h4><p>Format.</p><p>Set to <a href="AArch32-ttbcr.html">TTBCR</a>.EAE when an <span class="instruction">ESB</span> instruction defers a virtual SError interrupt.</p><table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Using the Short-descriptor translation table format.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_0_8">
                Bits [8:4]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE0_FS3:0_3">FS[3:0], bits [3:0]
                  </h4><p>This field is bits[3:0] of FS[4:0].</p><p>See FS[4] for the field description.</p><div class="text_after_fields"></div><h3>When <del>ELUsingAArch32(</del>EL1<ins> is using AArch32</ins><del>)</del> and VDISR_EL2.LPAE == 1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_A_31">A</a></td><td class="lr" colspan="15"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_30">RES0</a></td><td class="lr" colspan="2"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_AET_15">AET</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_13">RES0</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_ExT_12">ExT</a></td><td class="lr" colspan="2"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_11">RES0</a></td><td class="lr" colspan="1"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_LPAE_9">LPAE</a></td><td class="lr" colspan="3"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_8">RES0</a></td><td class="lr" colspan="6"><a href="#WhenEL1isusingAArch32andVDISR_EL2.LPAE1_STATUS_5">STATUS</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_63">
                Bits [63:32]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_A_31">A, bit [31]
              </h4><p>Set to 1 when an <span class="instruction">ESB</span> instruction defers a virtual SError interrupt.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_30">
                Bits [30:16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_AET_15">AET, bits [15:14]
                  </h4><p>The value copied from <a href="AArch64-vsesr_el2.html">VSESR_EL2</a>.AET.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_13">
                Bit [13]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_ExT_12">ExT, bit [12]
              </h4><p>The value copied from <a href="AArch64-vsesr_el2.html">VSESR_EL2</a>.ExT.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_11">
                Bits [11:10]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_LPAE_9">LPAE, bit [9]
              </h4><p>Format.</p><p>Set to <a href="AArch32-ttbcr.html">TTBCR</a>.EAE when an <span class="instruction">ESB</span> instruction defers a virtual SError interrupt.</p><table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">0b1</td><td><p>Using the Long-descriptor translation table format.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_0_8">
                Bits [8:6]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenEL1isusingAArch32andVDISR_EL2.LPAE1_STATUS_5">STATUS, bits [5:0]
                  </h4><p>Fault status code. Set to <span class="binarynumber">0b010001</span> when an <span class="instruction">ESB</span> instruction defers a virtual SError interrupt.</p><table class="valuetable"><tr><th>STATUS</th><th>Meaning</th></tr><tr><td class="bitfield">0b010001</td><td><p>Asynchronous SError interrupt.</p></td></tr></table><p>All other values are reserved.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the VDISR_EL2</h2><p>An indirect write to VDISR_EL2 made by an <span class="instruction">ESB</span> instruction does not require an explicit synchronization operation for the value that is written to be observed by a direct read of <a href="AArch64-disr_el1.html">DISR_EL1</a> or <a href="AArch32-disr.html">DISR</a> occurring in program order after the <span class="instruction">ESB</span> instruction.</p><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, VDISR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b0001</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV> == '11' then
        return NVMem[0x500];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    return VDISR_EL2;
elsif PSTATE.EL == EL3 then
    return VDISR_EL2;
              </p><h4 class="assembler">MSR VDISR_EL2, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b0001</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV> == '11' then
        NVMem[0x500] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    VDISR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    VDISR_EL2 = X[t];
              </p><h4 class="assembler">MRS &lt;Xt>, DISR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b0001</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.AMO == '1' then
        return VDISR_EL2;
    else
        return DISR_EL1;
elsif PSTATE.EL == EL2 then
    return DISR_EL1;
elsif PSTATE.EL == EL3 then
    return DISR_EL1;
              </p><h4 class="assembler">MSR DISR_EL1, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1100</td><td>0b0001</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.AMO == '1' then
        VDISR_EL2 = X[t];
    else
        DISR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    DISR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    DISR_EL1 = X[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>