**************************************************
Report         : passing_points

Reference      : r:/WORK/UART_Tx
Implementation : i:/WORK/UART_Tx
Version        : L-2016.03-SP1
Date           : Fri Jul 26 03:12:27 2024
**************************************************

30 Passing compare points:

  Ref  DFF        r:/WORK/UART_Tx/FSM_control_block/current_state_reg[0]
  Impl DFF        i:/WORK/UART_Tx/FSM_control_block/current_state_reg[0]

  Ref  DFF        r:/WORK/UART_Tx/FSM_control_block/current_state_reg[1]
  Impl DFF        i:/WORK/UART_Tx/FSM_control_block/current_state_reg[1]

  Ref  DFF        r:/WORK/UART_Tx/FSM_control_block/current_state_reg[2]
  Impl DFF        i:/WORK/UART_Tx/FSM_control_block/current_state_reg[2]

  Ref  DFF        r:/WORK/UART_Tx/parity_block/internal_reg_reg[0]
  Impl DFF        i:/WORK/UART_Tx/parity_block/internal_reg_reg[0]

  Ref  DFF        r:/WORK/UART_Tx/parity_block/internal_reg_reg[1]
  Impl DFF        i:/WORK/UART_Tx/parity_block/internal_reg_reg[1]

  Ref  DFF        r:/WORK/UART_Tx/parity_block/internal_reg_reg[2]
  Impl DFF        i:/WORK/UART_Tx/parity_block/internal_reg_reg[2]

  Ref  DFF        r:/WORK/UART_Tx/parity_block/internal_reg_reg[3]
  Impl DFF        i:/WORK/UART_Tx/parity_block/internal_reg_reg[3]

  Ref  DFF        r:/WORK/UART_Tx/parity_block/internal_reg_reg[4]
  Impl DFF        i:/WORK/UART_Tx/parity_block/internal_reg_reg[4]

  Ref  DFF        r:/WORK/UART_Tx/parity_block/internal_reg_reg[5]
  Impl DFF        i:/WORK/UART_Tx/parity_block/internal_reg_reg[5]

  Ref  DFF        r:/WORK/UART_Tx/parity_block/internal_reg_reg[6]
  Impl DFF        i:/WORK/UART_Tx/parity_block/internal_reg_reg[6]

  Ref  DFF        r:/WORK/UART_Tx/parity_block/internal_reg_reg[7]
  Impl DFF        i:/WORK/UART_Tx/parity_block/internal_reg_reg[7]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/Counter_reg[0]
  Impl DFF        i:/WORK/UART_Tx/ser_block/Counter_reg[0]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/Counter_reg[1]
  Impl DFF        i:/WORK/UART_Tx/ser_block/Counter_reg[1]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/Counter_reg[2]
  Impl DFF        i:/WORK/UART_Tx/ser_block/Counter_reg[2]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/Counter_reg[3]
  Impl DFF        i:/WORK/UART_Tx/ser_block/Counter_reg[3]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/Counter_reg[4]
  Impl DFF        i:/WORK/UART_Tx/ser_block/Counter_reg[4]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/Counter_reg[5]
  Impl DFF        i:/WORK/UART_Tx/ser_block/Counter_reg[5]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/Counter_reg[6]
  Impl DFF        i:/WORK/UART_Tx/ser_block/Counter_reg[6]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/Counter_reg[7]
  Impl DFF        i:/WORK/UART_Tx/ser_block/Counter_reg[7]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/data_reg_reg[0]
  Impl DFF        i:/WORK/UART_Tx/ser_block/data_reg_reg[0]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/data_reg_reg[1]
  Impl DFF        i:/WORK/UART_Tx/ser_block/data_reg_reg[1]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/data_reg_reg[2]
  Impl DFF        i:/WORK/UART_Tx/ser_block/data_reg_reg[2]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/data_reg_reg[3]
  Impl DFF        i:/WORK/UART_Tx/ser_block/data_reg_reg[3]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/data_reg_reg[4]
  Impl DFF        i:/WORK/UART_Tx/ser_block/data_reg_reg[4]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/data_reg_reg[5]
  Impl DFF        i:/WORK/UART_Tx/ser_block/data_reg_reg[5]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/data_reg_reg[6]
  Impl DFF        i:/WORK/UART_Tx/ser_block/data_reg_reg[6]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/data_reg_reg[7]
  Impl DFF        i:/WORK/UART_Tx/ser_block/data_reg_reg[7]

  Ref  DFF        r:/WORK/UART_Tx/ser_block/serial_out_reg
  Impl DFF        i:/WORK/UART_Tx/ser_block/serial_out_reg

  Ref  Port       r:/WORK/UART_Tx/Busy
  Impl Port       i:/WORK/UART_Tx/Busy

  Ref  Port       r:/WORK/UART_Tx/Tx_out
  Impl Port       i:/WORK/UART_Tx/Tx_out

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
