
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU, prioritize clean lines

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:    11M    11M    11M    11M ]
	progress: ..................................................
CYCLE =  100M [ INST:    22M    22M    22M    22M ]
	progress: ..................................................
CYCLE =  150M [ INST:    33M    33M    33M    33M ]
	progress: ..................................................
CYCLE =  200M [ INST:    44M    44M    44M    44M ]
	progress: ..................................................
CYCLE =  250M [ INST:    56M    56M    56M    56M ]
	progress: ..................................................
CYCLE =  300M [ INST:    67M    67M    67M    67M ]
	progress: ..................................................
CYCLE =  350M [ INST:    78M    78M    78M    78M ]
	progress: ..................................................
CYCLE =  400M [ INST:    89M    89M    89M    89M ]
	progress: ........................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	178.379
SIM_TIME_IN_MEM         	1171.47
SYS_CYCLES              	423468795

CORE_0_INST             	100041090
CORE_0_IPC              	0.236242
CORE_0_MISSES           	16206252
CORE_0_ACCESSES         	26715145
CORE_0_MPKI             	161.996
CORE_0_APKI             	267.042

CORE_1_INST             	100134186
CORE_1_IPC              	0.236462
CORE_1_MISSES           	16203465
CORE_1_ACCESSES         	26717147
CORE_1_MPKI             	161.818
CORE_1_APKI             	266.813

CORE_2_INST             	100000001
CORE_2_IPC              	0.236145
CORE_2_MISSES           	16217502
CORE_2_ACCESSES         	26714703
CORE_2_MPKI             	162.175
CORE_2_APKI             	267.147

CORE_3_INST             	100217814
CORE_3_IPC              	0.236659
CORE_3_MISSES           	16221855
CORE_3_ACCESSES         	26718266
CORE_3_MPKI             	161.866
CORE_3_APKI             	266.602

LLC_MISSES              	64849074
LLC_ACCESSES            	106865261
LLC_MISS_RATE           	60.683
LLC_LRU_WB_AVOIDED      	11578894

LLC_MISS_PENALTY        	743.662

OS_MAPPED_PAGES         	840559
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	712

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =       238399   # ACTs Counter
acts.0.7.1                     =       234663   # ACTs Counter
acts.0.7.0                     =       232631   # ACTs Counter
acts.0.6.2                     =       236526   # ACTs Counter
acts.0.6.1                     =       233834   # ACTs Counter
acts.0.5.2                     =       236040   # ACTs Counter
acts.0.5.1                     =       234409   # ACTs Counter
acts.0.4.3                     =       237316   # ACTs Counter
acts.0.4.2                     =       235694   # ACTs Counter
acts.0.4.1                     =       234118   # ACTs Counter
acts.0.4.0                     =       233446   # ACTs Counter
acts.0.3.3                     =       237394   # ACTs Counter
acts.0.3.1                     =       234176   # ACTs Counter
acts.0.3.0                     =       233975   # ACTs Counter
acts.0.2.3                     =       237761   # ACTs Counter
acts.0.2.2                     =       236412   # ACTs Counter
num_ondemand_pres              =      6702494   # Number of ondemend PRE commands
num_pre_cmds                   =      7530618   # Number of PRE commands
num_act_cmds                   =      7530643   # Number of ACT commands
num_write_row_hits             =        91607   # Number of write row buffer hits
num_writes_done                =     26553396   # Number of read requests issued
acts.0.5.0                     =       232082   # ACTs Counter
num_read_cmds                  =     26702965   # Number of READ/READP commands
num_refab_cmds                 =        27058   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       238513   # ACTs Counter
acts.0.1.2                     =       236314   # ACTs Counter
num_read_row_hits              =     19707802   # Number of read row buffer hits
num_reads_done                 =     26702969   # Number of read requests issued
acts.0.7.2                     =       236609   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       232811   # ACTs Counter
acts.0.2.1                     =       234406   # ACTs Counter
num_write_cmds                 =       504462   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       233080   # ACTs Counter
num_cycles                     =    254081277   # Number of DRAM cycles
acts.0.5.3                     =       239300   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       235672   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            2   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       236763   # ACTs Counter
acts.0.0.2                     =       235846   # ACTs Counter
acts.0.1.0                     =       233052   # ACTs Counter
acts.0.0.1                     =       233673   # ACTs Counter
acts.0.1.1                     =       234648   # ACTs Counter
acts.0.2.0                     =       233681   # ACTs Counter
acts.0.1.3                     =       237399   # ACTs Counter
rank_active_cycles.0           =    226371687   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     27709590   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      9183420   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      3526821   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       927412   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       210652   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         4610   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =           13   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          768   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     47695661   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      2320575   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =      1304060   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       700938   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       560713   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       200309   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =       168895   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        66104   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        57827   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        34337   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       146947   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           36   # Write cmd latency (cycles)
write_latency[60-79]           =           50   # Write cmd latency (cycles)
write_latency[80-99]           =           64   # Write cmd latency (cycles)
write_latency[100-119]         =           86   # Write cmd latency (cycles)
write_latency[120-139]         =          157   # Write cmd latency (cycles)
write_latency[140-159]         =          337   # Write cmd latency (cycles)
write_latency[160-179]         =          464   # Write cmd latency (cycles)
write_latency[180-199]         =          517   # Write cmd latency (cycles)
write_latency[200-]            =       502751   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        78174   # Read request latency (cycles)
read_latency[60-79]            =        94074   # Read request latency (cycles)
read_latency[80-99]            =       155018   # Read request latency (cycles)
read_latency[100-119]          =       183432   # Read request latency (cycles)
read_latency[120-139]          =       734685   # Read request latency (cycles)
read_latency[140-159]          =      1177298   # Read request latency (cycles)
read_latency[160-179]          =      1407738   # Read request latency (cycles)
read_latency[180-199]          =      1065743   # Read request latency (cycles)
read_latency[200-]             =     21806803   # Read request latency (cycles)
refab_energy                   =  5.06089e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.79678e+09   # Write energy
read_energy                    =  2.37891e+11   # Read energy
act_energy                     =  8.56686e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  9.84245e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  1.13005e+11   # Active standby energy rank.0
average_read_latency           =      445.974   # Average read request latency (cycles)
average_interarrival           =      4.77091   # Average request interarrival latency (cycles)
total_energy                   =  4.50204e+11   # Total energy (pJ)
average_power                  =      1771.89   # Average power (mW)
average_bandwidth              =      32.2467   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =       238096   # ACTs Counter
acts.0.7.1                     =       233308   # ACTs Counter
acts.0.7.0                     =       232575   # ACTs Counter
acts.0.6.2                     =       237099   # ACTs Counter
acts.0.6.1                     =       234793   # ACTs Counter
acts.0.5.2                     =       236084   # ACTs Counter
acts.0.5.1                     =       233643   # ACTs Counter
acts.0.4.3                     =       246006   # ACTs Counter
acts.0.4.2                     =       240462   # ACTs Counter
acts.0.4.1                     =       236069   # ACTs Counter
acts.0.4.0                     =       233564   # ACTs Counter
acts.0.3.3                     =       237286   # ACTs Counter
acts.0.3.1                     =       234495   # ACTs Counter
acts.0.3.0                     =       233635   # ACTs Counter
acts.0.2.3                     =       237542   # ACTs Counter
acts.0.2.2                     =       235767   # ACTs Counter
num_ondemand_pres              =      6720127   # Number of ondemend PRE commands
num_pre_cmds                   =      7548169   # Number of PRE commands
num_act_cmds                   =      7548198   # Number of ACT commands
num_write_row_hits             =        91823   # Number of write row buffer hits
num_writes_done                =     26585667   # Number of read requests issued
acts.0.5.0                     =       232802   # ACTs Counter
num_read_cmds                  =     26702985   # Number of READ/READP commands
num_refab_cmds                 =        27058   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       238223   # ACTs Counter
acts.0.1.2                     =       237357   # ACTs Counter
num_read_row_hits              =     19691745   # Number of read row buffer hits
num_reads_done                 =     26702992   # Number of read requests issued
acts.0.7.2                     =       236306   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       232561   # ACTs Counter
acts.0.2.1                     =       233935   # ACTs Counter
num_write_cmds                 =       505437   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       233047   # ACTs Counter
num_cycles                     =    254081277   # Number of DRAM cycles
acts.0.5.3                     =       238408   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       236237   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            2   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       237367   # ACTs Counter
acts.0.0.2                     =       235760   # ACTs Counter
acts.0.1.0                     =       234850   # ACTs Counter
acts.0.0.1                     =       234085   # ACTs Counter
acts.0.1.1                     =       234813   # ACTs Counter
acts.0.2.0                     =       233566   # ACTs Counter
acts.0.1.3                     =       238457   # ACTs Counter
rank_active_cycles.0           =    226372528   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     27708749   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      9183398   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      3517705   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       932585   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       214310   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         4919   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =           11   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          768   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     47688446   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      2353357   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =      1315049   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       705680   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       565212   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       197510   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =       166041   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        65240   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        56762   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        33368   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       141999   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           36   # Write cmd latency (cycles)
write_latency[60-79]           =           55   # Write cmd latency (cycles)
write_latency[80-99]           =           50   # Write cmd latency (cycles)
write_latency[100-119]         =           84   # Write cmd latency (cycles)
write_latency[120-139]         =          167   # Write cmd latency (cycles)
write_latency[140-159]         =          279   # Write cmd latency (cycles)
write_latency[160-179]         =          429   # Write cmd latency (cycles)
write_latency[180-199]         =          482   # Write cmd latency (cycles)
write_latency[200-]            =       503855   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        83988   # Read request latency (cycles)
read_latency[60-79]            =       103765   # Read request latency (cycles)
read_latency[80-99]            =       163557   # Read request latency (cycles)
read_latency[100-119]          =       189552   # Read request latency (cycles)
read_latency[120-139]          =       739545   # Read request latency (cycles)
read_latency[140-159]          =      1174965   # Read request latency (cycles)
read_latency[160-179]          =      1406853   # Read request latency (cycles)
read_latency[180-199]          =      1057673   # Read request latency (cycles)
read_latency[200-]             =     21783085   # Read request latency (cycles)
refab_energy                   =  5.06089e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.80412e+09   # Write energy
read_energy                    =  2.37892e+11   # Read energy
act_energy                     =  8.58683e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  9.84215e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  1.13005e+11   # Active standby energy rank.0
average_read_latency           =      444.875   # Average read request latency (cycles)
average_interarrival           =      4.76802   # Average request interarrival latency (cycles)
total_energy                   =  4.50411e+11   # Total energy (pJ)
average_power                  =      1772.71   # Average power (mW)
average_bandwidth              =      32.2663   # Average bandwidth
