set_property SRC_FILE_INFO {cfile:C:/Users/dora_/controlador_vga_sim/controlador_vga_sim.srcs/constrs_1/imports/new/Arty-Z7-10-Master.xdc rfile:../../../controlador_vga_sim.srcs/constrs_1/imports/new/Arty-Z7-10-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H16    IOSTANDARD LVCMOS33 } [get_ports { clk50MHz_vga }]; #IO_L13P_T2_MRCC_35 Sch=SYSCLK
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN D19    IOSTANDARD LVCMOS33 } [get_ports { reset_vga }]; #IO_L4P_T0_35 Sch=BTN0
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN Y18   IOSTANDARD LVCMOS33 } [get_ports { hsync_vga }]; #IO_L17P_T2_34 Sch=JA1_P (Pin 1)
set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN Y19   IOSTANDARD LVCMOS33 } [get_ports { vsync_vga }]; #IO_L17N_T2_34 Sch=JA1_N (Pin 2)
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN Y16   IOSTANDARD LVCMOS33 } [get_ports { blank_vga }]; #IO_L7P_T1_34 Sch=JA2_P (Pin 3)
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN Y17   IOSTANDARD LVCMOS33 } [get_ports { R_vga }]; #IO_L7N_T1_34 Sch=JA2_N (Pin 4)
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U18   IOSTANDARD LVCMOS33 } [get_ports { G_vga }]; #IO_L12P_T1_MRCC_34 Sch=JA3_P (Pin 7)
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U19   IOSTANDARD LVCMOS33 } [get_ports { B_vga }]; #IO_L12N_T1_MRCC_34 Sch=JA3_N (Pin 8)
