{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556855137438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556855137454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:45:37 2019 " "Processing started: Thu May 02 21:45:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556855137454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855137454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855137454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556855137930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556855137930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoSeg-synth " "Found design unit 1: DecoSeg-synth" {  } { { "DecoSeg.vhd" "" { Text "D:/FPGA Projects/Lab5/VGA/DecoSeg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146682 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoSeg " "Found entity 1: DecoSeg" {  } { { "DecoSeg.vhd" "" { Text "D:/FPGA Projects/Lab5/VGA/DecoSeg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/mux_8_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/wordspritedeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/wordspritedeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSpriteDeco " "Found entity 1: wordSpriteDeco" {  } { { "Painter/wordSpriteDeco.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSpriteDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/wordsprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/wordsprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSprite " "Found entity 1: wordSprite" {  } { { "Painter/wordSprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/decopostionx.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/decopostionx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionX " "Found entity 1: decoPostionX" {  } { { "Random/decoPostionX.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/decoPostionX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/counter_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/counter_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_fsm " "Found entity 1: counter_fsm" {  } { { "FSM/counter_fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/counter_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/frequency_divider_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/frequency_divider_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_fsm " "Found entity 1: frequency_divider_fsm" {  } { { "FSM/frequency_divider_fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/frequency_divider_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/fsm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/fsm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_top " "Found entity 1: fsm_top" {  } { { "FSM/fsm_top.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "FSM/fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydividers/frequency_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencydividers/frequency_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FrequencyDividers/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146698 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FrequencyDividers/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556855146698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydividers/clkdivisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencydividers/clkdivisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FrequencyDividers/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file animation/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Animation/counter.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "Painter/mux_4_x_1.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "Painter/mux_2_x_1.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllersync.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllersync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "Controller/ControllerSync.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/decorgb.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/decorgb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "Painter/decoRGB.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/decoRGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/pixelgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/pixelgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "Painter/PixelGenerator.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation/movecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file animation/movecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moveCounter " "Found entity 1: moveCounter" {  } { { "Animation/moveCounter.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/moveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation/animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file animation/animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "Animation/animation.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/decopostiony.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/decopostiony.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionY " "Found entity 1: decoPostionY" {  } { { "Random/decoPostionY.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/decoPostionY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/decolimitx.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/decolimitx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoLimitX " "Found entity 1: decoLimitX" {  } { { "Random/decoLimitX.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/decoLimitX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "Random/random.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/decobuttons.sv 1 1 " "Found 1 design units, including 1 entities, in source file win/decobuttons.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoButtons " "Found entity 1: decoButtons" {  } { { "Win/decoButtons.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Win/decoButtons.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/win_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file win/win_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_module " "Found entity 1: win_module" {  } { { "Win/win_module.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Win/win_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Found entity 1: debouncing" {  } { { "debouncing.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/debouncing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_deb.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_deb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_deb " "Found entity 1: frequency_divider_deb" {  } { { "frequency_divider_deb.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/frequency_divider_deb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/rng.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/rng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "Random/rng.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/rng.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/flip_flop_d_enl.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/flip_flop_d_enl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_ENL " "Found entity 1: flip_flop_D_ENL" {  } { { "Random/flip_flop_D_ENL.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/flip_flop_D_ENL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterbtn.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterbtn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterBtn " "Found entity 1: counterBtn" {  } { { "counterBtn.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/counterBtn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556855146751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855146751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556855146814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:divider " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:divider\"" {  } { { "VGA.sv" "divider" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 frequency_divider.sv(20) " "Verilog HDL assignment warning at frequency_divider.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FrequencyDividers/frequency_divider.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556855146814 "|VGA|frequency_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_deb frequency_divider_deb:fddeb " "Elaborating entity \"frequency_divider_deb\" for hierarchy \"frequency_divider_deb:fddeb\"" {  } { { "VGA.sv" "fddeb" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider_deb.sv(20) " "Verilog HDL assignment warning at frequency_divider_deb.sv(20): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider_deb.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/frequency_divider_deb.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556855146814 "|VGA|frequency_divider_deb:fddeb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:deb " "Elaborating entity \"debouncing\" for hierarchy \"debouncing:deb\"" {  } { { "VGA.sv" "deb" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D debouncing:deb\|flip_flop_D:ffD1 " "Elaborating entity \"flip_flop_D\" for hierarchy \"debouncing:deb\|flip_flop_D:ffD1\"" {  } { { "debouncing.sv" "ffD1" { Text "D:/FPGA Projects/Lab5/VGA/debouncing.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterBtn counterBtn:count " "Elaborating entity \"counterBtn\" for hierarchy \"counterBtn:count\"" {  } { { "VGA.sv" "count" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counterBtn.sv(8) " "Verilog HDL assignment warning at counterBtn.sv(8): truncated value with size 32 to match size of target (2)" {  } { { "counterBtn.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/counterBtn.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 "|VGA|counterBtn:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:rnd " "Elaborating entity \"random\" for hierarchy \"random:rnd\"" {  } { { "VGA.sv" "rnd" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng random:rnd\|rng:random " "Elaborating entity \"rng\" for hierarchy \"random:rnd\|rng:random\"" {  } { { "Random/random.sv" "random" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_ENL random:rnd\|rng:random\|flip_flop_D_ENL:ffD2 " "Elaborating entity \"flip_flop_D_ENL\" for hierarchy \"random:rnd\|rng:random\|flip_flop_D_ENL:ffD2\"" {  } { { "Random/rng.sv" "ffD2" { Text "D:/FPGA Projects/Lab5/VGA/Random/rng.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPostionX random:rnd\|decoPostionX:decoX " "Elaborating entity \"decoPostionX\" for hierarchy \"random:rnd\|decoPostionX:decoX\"" {  } { { "Random/random.sv" "decoX" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPostionY random:rnd\|decoPostionY:decoY " "Elaborating entity \"decoPostionY\" for hierarchy \"random:rnd\|decoPostionY:decoY\"" {  } { { "Random/random.sv" "decoY" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoLimitX random:rnd\|decoLimitX:decoX2 " "Elaborating entity \"decoLimitX\" for hierarchy \"random:rnd\|decoLimitX:decoX2\"" {  } { { "Random/random.sv" "decoX2" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_module win_module:win " "Elaborating entity \"win_module\" for hierarchy \"win_module:win\"" {  } { { "VGA.sv" "win" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_top fsm_top:fsm " "Elaborating entity \"fsm_top\" for hierarchy \"fsm_top:fsm\"" {  } { { "VGA.sv" "fsm" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_fsm fsm_top:fsm\|frequency_divider_fsm:divider " "Elaborating entity \"frequency_divider_fsm\" for hierarchy \"fsm_top:fsm\|frequency_divider_fsm:divider\"" {  } { { "FSM/fsm_top.sv" "divider" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider_fsm.sv(20) " "Verilog HDL assignment warning at frequency_divider_fsm.sv(20): truncated value with size 32 to match size of target (28)" {  } { { "FSM/frequency_divider_fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/frequency_divider_fsm.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556855146845 "|VGA|fsm_top:fsm|frequency_divider_fsm:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_fsm fsm_top:fsm\|counter_fsm:counter " "Elaborating entity \"counter_fsm\" for hierarchy \"fsm_top:fsm\|counter_fsm:counter\"" {  } { { "FSM/fsm_top.sv" "counter" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter_fsm.sv(6) " "Verilog HDL assignment warning at counter_fsm.sv(6): truncated value with size 32 to match size of target (2)" {  } { { "FSM/counter_fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/counter_fsm.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556855146845 "|VGA|fsm_top:fsm|counter_fsm:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm_top:fsm\|fsm:fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm_top:fsm\|fsm:fsm\"" {  } { { "FSM/fsm_top.sv" "fsm" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation animation:anm " "Elaborating entity \"animation\" for hierarchy \"animation:anm\"" {  } { { "VGA.sv" "anm" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"animation:anm\|counter:count\"" {  } { { "Animation/animation.sv" "count" { Text "D:/FPGA Projects/Lab5/VGA/Animation/animation.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (2)" {  } { { "Animation/counter.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556855146852 "|VGA|animation:anm|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveCounter animation:anm\|moveCounter:moveCnt " "Elaborating entity \"moveCounter\" for hierarchy \"animation:anm\|moveCounter:moveCnt\"" {  } { { "Animation/animation.sv" "moveCnt" { Text "D:/FPGA Projects/Lab5/VGA/Animation/animation.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 moveCounter.sv(9) " "Verilog HDL assignment warning at moveCounter.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "Animation/moveCounter.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/moveCounter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556855146852 "|VGA|animation:anm|moveCounter:moveCnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 mux_8_x_1:muxX " "Elaborating entity \"mux_8_x_1\" for hierarchy \"mux_8_x_1:muxX\"" {  } { { "VGA.sv" "muxX" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_8_x_1:muxX\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_8_x_1:muxX\|mux_2_x_1:mux0\"" {  } { { "mux_8_x_1.sv" "mux0" { Text "D:/FPGA Projects/Lab5/VGA/mux_8_x_1.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "Painter/PixelGenerator.sv" "sprite" { Text "D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 Sprite.sv(46) " "Net \"sprite.data_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 Sprite.sv(46) " "Net \"sprite.waddr_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.data_a 0 Sprite.sv(82) " "Net \"sprite1.data_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.waddr_a 0 Sprite.sv(82) " "Net \"sprite1.waddr_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.data_a 0 Sprite.sv(118) " "Net \"sprite2.data_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.waddr_a 0 Sprite.sv(118) " "Net \"sprite2.waddr_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.data_a 0 Sprite.sv(154) " "Net \"sprite3.data_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.waddr_a 0 Sprite.sv(154) " "Net \"sprite3.waddr_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 Sprite.sv(46) " "Net \"sprite.we_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.we_a 0 Sprite.sv(82) " "Net \"sprite1.we_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.we_a 0 Sprite.sv(118) " "Net \"sprite2.we_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.we_a 0 Sprite.sv(154) " "Net \"sprite3.we_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146867 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\"" {  } { { "Painter/Sprite.sv" "mux0" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0\"" {  } { { "Painter/mux_4_x_1.sv" "mux0" { Text "D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "Painter/Sprite.sv" "deco" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSprite PixelGenerator:pixel\|wordSprite:word " "Elaborating entity \"wordSprite\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\"" {  } { { "Painter/PixelGenerator.sv" "word" { Text "D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 wordSprite.sv(40) " "Net \"sprite.waddr_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 wordSprite.sv(40) " "Net \"sprite.data_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 wordSprite.sv(40) " "Net \"sprite.we_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSpriteDeco PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco " "Elaborating entity \"wordSpriteDeco\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco\"" {  } { { "Painter/wordSprite.sv" "deco" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 PixelGenerator:pixel\|mux_4_x_1:sqMux " "Elaborating entity \"mux_4_x_1\" for hierarchy \"PixelGenerator:pixel\|mux_4_x_1:sqMux\"" {  } { { "Painter/PixelGenerator.sv" "sqMux" { Text "D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|mux_4_x_1:sqMux\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|mux_4_x_1:sqMux\|mux_2_x_1:mux0\"" {  } { { "Painter/mux_4_x_1.sv" "mux0" { Text "D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoSeg DecoSeg:deco " "Elaborating entity \"DecoSeg\" for hierarchy \"DecoSeg:deco\"" {  } { { "VGA.sv" "deco" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855146883 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|wordSprite:word\|sprite " "RAM logic \"PixelGenerator:pixel\|wordSprite:word\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Painter/wordSprite.sv" "sprite" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556855147246 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556855147246 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite1 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite1\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite1" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 82 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556855147246 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite2 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite2\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite2" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556855147246 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite3 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite3\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite3" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 154 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556855147246 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556855147246 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556855147600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556855149066 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556855149441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA Projects/Lab5/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file D:/FPGA Projects/Lab5/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855149488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556855149613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556855149613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "506 " "Implemented 506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556855149691 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556855149691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "465 " "Implemented 465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556855149691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556855149691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556855149722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:45:49 2019 " "Processing ended: Thu May 02 21:45:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556855149722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556855149722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556855149722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556855149722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556855150988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556855151003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:45:50 2019 " "Processing started: Thu May 02 21:45:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556855151003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556855151003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556855151003 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556855151097 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1556855151097 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1556855151097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556855151222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556855151222 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556855151238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556855151284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556855151284 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556855151691 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556855151722 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556855151894 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556855162688 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 34 global CLKCTRL_G6 " "clk~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556855162797 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "btn\[0\]~inputCLKENA0 2 global CLKCTRL_G7 " "btn\[0\]~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1556855162797 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556855162797 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556855162797 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver btn\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver btn\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad btn\[0\] PIN_AA14 " "Refclk input I/O pad btn\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1556855162797 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1556855162797 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1556855162797 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556855162797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556855162797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556855162797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556855162813 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556855162813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556855162813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556855162813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556855163438 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556855163438 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556855163438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556855163438 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556855163438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556855163469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556855163469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556855163469 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn\[2\] " "Node \"btn\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556855163516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn\[3\] " "Node \"btn\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556855163516 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556855163516 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556855163516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556855169140 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556855169374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556855171420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556855175169 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556855176716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556855176716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556855177872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "D:/FPGA Projects/Lab5/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556855182364 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556855182364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556855185972 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556855185972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556855185972 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556855188050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556855188097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556855188612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556855188628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556855189128 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556855192002 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556855192237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA Projects/Lab5/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file D:/FPGA Projects/Lab5/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556855192330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6633 " "Peak virtual memory: 6633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556855192924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:46:32 2019 " "Processing ended: Thu May 02 21:46:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556855192924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556855192924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556855192924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556855192924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556855194105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556855194105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:46:33 2019 " "Processing started: Thu May 02 21:46:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556855194105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556855194105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556855194105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556855194886 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556855200119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556855200541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:46:40 2019 " "Processing ended: Thu May 02 21:46:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556855200541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556855200541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556855200541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556855200541 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556855201353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556855201900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556855201900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:46:41 2019 " "Processing started: Thu May 02 21:46:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556855201900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556855201900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556855201900 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1556855201994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556855202775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556855202775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855202822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855202822 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1556855203384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855203384 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkDivisor:VGAClkDivisor\|clk25Mhz ClkDivisor:VGAClkDivisor\|clk25Mhz " "create_clock -period 1.000 -name ClkDivisor:VGAClkDivisor\|clk25Mhz ClkDivisor:VGAClkDivisor\|clk25Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556855203384 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556855203384 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_deb:fddeb\|clk_out frequency_divider_deb:fddeb\|clk_out " "create_clock -period 1.000 -name frequency_divider_deb:fddeb\|clk_out frequency_divider_deb:fddeb\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556855203384 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn\[0\] btn\[0\] " "create_clock -period 1.000 -name btn\[0\] btn\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556855203384 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " "create_clock -period 1.000 -name fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556855203384 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider:divider\|clk_out frequency_divider:divider\|clk_out " "create_clock -period 1.000 -name frequency_divider:divider\|clk_out frequency_divider:divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556855203384 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556855203384 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1556855203384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556855203415 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556855203415 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556855203431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556855203478 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556855203478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.200 " "Worst-case setup slack is -10.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.200            -306.439 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "  -10.200            -306.439 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.041            -121.993 clk  " "   -5.041            -121.993 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689              -5.378 frequency_divider:divider\|clk_out  " "   -2.689              -5.378 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208              -3.036 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -1.208              -3.036 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.941              -0.941 frequency_divider_deb:fddeb\|clk_out  " "   -0.941              -0.941 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -1.111 btn\[0\]  " "   -0.314              -1.111 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855203478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.288               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 btn\[0\]  " "    0.325               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk  " "    0.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.536               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 frequency_divider:divider\|clk_out  " "    0.729               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 frequency_divider_deb:fddeb\|clk_out  " "    0.792               0.000 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855203493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.798 " "Worst-case recovery slack is -5.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.798             -23.188 btn\[0\]  " "   -5.798             -23.188 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940            -112.275 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -1.940            -112.275 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704              -5.102 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -1.704              -5.102 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855203493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.625 " "Worst-case removal slack is 0.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.625               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.648               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238               0.000 btn\[0\]  " "    1.238               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855203509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.912 " "Worst-case minimum pulse width slack is -0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912             -32.350 clk  " "   -0.912             -32.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -48.830 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.394             -48.830 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.677 btn\[0\]  " "   -0.394              -2.677 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.596 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -0.394              -1.596 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.116 frequency_divider:divider\|clk_out  " "   -0.394              -1.116 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.101 frequency_divider_deb:fddeb\|clk_out  " "   -0.394              -1.101 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855203509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855203509 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556855203524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556855203556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556855204587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556855204712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556855204727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556855204727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.600 " "Worst-case setup slack is -9.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.600            -300.740 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -9.600            -300.740 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.309            -121.682 clk  " "   -5.309            -121.682 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.605              -5.210 frequency_divider:divider\|clk_out  " "   -2.605              -5.210 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.233              -3.075 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -1.233              -3.075 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929              -0.929 frequency_divider_deb:fddeb\|clk_out  " "   -0.929              -0.929 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313              -1.105 btn\[0\]  " "   -0.313              -1.105 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855204727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.290               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 btn\[0\]  " "    0.373               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 clk  " "    0.439               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.517               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 frequency_divider:divider\|clk_out  " "    0.671               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 frequency_divider_deb:fddeb\|clk_out  " "    0.773               0.000 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855204727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.295 " "Worst-case recovery slack is -5.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295             -21.170 btn\[0\]  " "   -5.295             -21.170 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845            -106.835 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -1.845            -106.835 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.689              -5.057 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -1.689              -5.057 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855204743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.556 " "Worst-case removal slack is 0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.556               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.588               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 btn\[0\]  " "    0.971               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855204743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.908 " "Worst-case minimum pulse width slack is -0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908             -35.806 clk  " "   -0.908             -35.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -47.295 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.394             -47.295 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.146 btn\[0\]  " "   -0.394              -2.146 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.578 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -0.394              -1.578 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.097 frequency_divider_deb:fddeb\|clk_out  " "   -0.394              -1.097 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.078 frequency_divider:divider\|clk_out  " "   -0.394              -1.078 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855204743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855204743 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556855204759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556855204915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556855205805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556855205915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556855205915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556855205915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.590 " "Worst-case setup slack is -6.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.590            -160.442 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -6.590            -160.442 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.035             -53.263 clk  " "   -4.035             -53.263 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -2.444 frequency_divider:divider\|clk_out  " "   -1.222              -2.444 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411              -0.931 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -0.411              -0.931 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337              -0.337 frequency_divider_deb:fddeb\|clk_out  " "   -0.337              -0.337 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 btn\[0\]  " "    0.283               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855205915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.078 " "Worst-case hold slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.142 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.078              -0.142 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 btn\[0\]  " "    0.176               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 frequency_divider:divider\|clk_out  " "    0.179               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.289               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 frequency_divider_deb:fddeb\|clk_out  " "    0.403               0.000 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855205930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.951 " "Worst-case recovery slack is -3.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.951             -15.799 btn\[0\]  " "   -3.951             -15.799 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895             -49.200 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.895             -49.200 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -2.126 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -0.710              -2.126 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855205930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.094 " "Worst-case removal slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.094               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.135               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.336               0.000 btn\[0\]  " "    1.336               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855205946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.790 " "Worst-case minimum pulse width slack is -0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790              -7.770 clk  " "   -0.790              -7.770 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -1.445 btn\[0\]  " "   -0.312              -1.445 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.249 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.022              -0.249 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 frequency_divider_deb:fddeb\|clk_out  " "    0.054               0.000 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 frequency_divider:divider\|clk_out  " "    0.056               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.117               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855205946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855205946 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556855205961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556855206149 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556855206164 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556855206164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.682 " "Worst-case setup slack is -5.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.682            -142.485 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -5.682            -142.485 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522             -46.380 clk  " "   -3.522             -46.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.063              -2.126 frequency_divider:divider\|clk_out  " "   -1.063              -2.126 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -0.790 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -0.359              -0.790 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -0.259 frequency_divider_deb:fddeb\|clk_out  " "   -0.259              -0.259 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 btn\[0\]  " "    0.328               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855206164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.102 " "Worst-case hold slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.261 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.102              -0.261 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 frequency_divider:divider\|clk_out  " "    0.126               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 btn\[0\]  " "    0.183               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk  " "    0.189               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.257               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 frequency_divider_deb:fddeb\|clk_out  " "    0.365               0.000 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855206164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.083 " "Worst-case recovery slack is -3.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.083             -12.330 btn\[0\]  " "   -3.083             -12.330 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755             -41.169 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.755             -41.169 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -1.856 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "   -0.620              -1.856 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855206180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.031 " "Worst-case removal slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.031               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.085               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 btn\[0\]  " "    0.749               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855206180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.755 " "Worst-case minimum pulse width slack is -0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -7.687 clk  " "   -0.755              -7.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -1.421 btn\[0\]  " "   -0.311              -1.421 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.022               0.000 ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 frequency_divider_deb:fddeb\|clk_out  " "    0.079               0.000 frequency_divider_deb:fddeb\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 frequency_divider:divider\|clk_out  " "    0.084               0.000 frequency_divider:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out  " "    0.130               0.000 fsm_top:fsm\|frequency_divider_fsm:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556855206180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556855206180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556855207758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556855207758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5161 " "Peak virtual memory: 5161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556855207836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:46:47 2019 " "Processing ended: Thu May 02 21:46:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556855207836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556855207836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556855207836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556855207836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1556855208961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556855208976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:46:48 2019 " "Processing started: Thu May 02 21:46:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556855208976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556855208976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556855208976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556855209992 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1556855210039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vo D:/FPGA Projects/Lab5/VGA/simulation/modelsim/ simulation " "Generated file VGA.vo in folder \"D:/FPGA Projects/Lab5/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556855210273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556855210335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:46:50 2019 " "Processing ended: Thu May 02 21:46:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556855210335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556855210335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556855210335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556855210335 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556855211023 ""}
