# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do divisor_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/subtrator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity subtrator
# -- Compiling architecture estrutura of subtrator
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/divisor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity divisor
# -- Compiling architecture estrutura of divisor
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bc
# -- Compiling architecture estrutura of bc
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bo
# -- Compiling architecture estrutura of bo
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/igualazero.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity igualazero
# -- Compiling architecture estrutura of igualazero
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/mux2para1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2para1
# -- Compiling architecture comportamento of mux2para1
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/registrador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity registrador
# -- Compiling architecture estrutura of registrador
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/somador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity somador
# -- Compiling architecture estrutura of somador
# vcom -93 -work work {C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/maiorigual.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity maiorigual
# -- Compiling architecture estrutura of maiorigual
# 
# Load canceled
