{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700420704601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700420704602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_8_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_8_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p_8_3 " "Found entity 1: p_8_3" {  } { { "p_8_3.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.2/output_files/p_8_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700420713355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700420713355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p_8_3 " "Elaborating entity \"p_8_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700420713382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p_8_3.sv(13) " "Verilog HDL assignment warning at p_8_3.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "p_8_3.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/8/8.2/output_files/p_8_3.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700420713383 "|p_8_3"}
