==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 171.738 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.3 seconds; current allocated memory: 172.927 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_4'(backward_fcc/backprop.cpp:24:26) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:24:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_24_4'(backward_fcc/backprop.cpp:24:26) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:24:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_30_5'(backward_fcc/backprop.cpp:30:22) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:30:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_30_5'(backward_fcc/backprop.cpp:30:22) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:30:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.4 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.2 seconds; current allocated memory: 174.748 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 174.749 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 176.064 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 175.301 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (backward_fcc/backprop.cpp:16) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_4' (backward_fcc/backprop.cpp:24) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_5' (backward_fcc/backprop.cpp:30) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 195.919 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_23_3' (backward_fcc/backprop.cpp:23:30) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 188.915 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_24_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 189.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 190.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.894 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.4 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.28 seconds; current allocated memory: 157.052 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_4'(backward_fcc/backprop.cpp:24:26) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:24:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_24_4'(backward_fcc/backprop.cpp:24:26) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:24:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_30_5'(backward_fcc/backprop.cpp:30:22) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:30:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_30_5'(backward_fcc/backprop.cpp:30:22) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:30:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.9 seconds; current allocated memory: 158.989 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.990 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 160.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.537 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (backward_fcc/backprop.cpp:16) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_4' (backward_fcc/backprop.cpp:24) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_5' (backward_fcc/backprop.cpp:30) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 180.160 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_23_3' (backward_fcc/backprop.cpp:23:30) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 173.174 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_24_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 173.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 174.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/x' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.908 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.58 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.43 seconds; current allocated memory: 157.050 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.17 seconds; current allocated memory: 159.216 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.217 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 160.611 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'backward_fcc' (backward_fcc/backprop.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.825 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_4' (backward_fcc/backprop.cpp:53) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_5' (backward_fcc/backprop.cpp:59) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_7' (backward_fcc/backprop.cpp:64) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 180.523 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 16129 for loop 'Loop-2' in function 'backward_fcc'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'Loop-3' in function 'backward_fcc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_3' (backward_fcc/backprop.cpp:52:27) in function 'backward_fcc'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_6' (backward_fcc/backprop.cpp:63:27) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_63_6' in function 'backward_fcc'.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dy_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dw' (backward_fcc/backprop.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'db' (backward_fcc/backprop.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' (backward_fcc/backprop.cpp:66:17)
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' (backward_fcc/backprop.cpp:70:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 173.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3_VITIS_LOOP_53_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_52_3_VITIS_LOOP_53_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.908 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.33 seconds; current allocated memory: 157.050 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.93 seconds; current allocated memory: 159.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.216 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 160.611 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'backward_fcc' (backward_fcc/backprop.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_4' (backward_fcc/backprop.cpp:54) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (backward_fcc/backprop.cpp:60) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_7' (backward_fcc/backprop.cpp:65) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 180.524 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 16129 for loop 'Loop-2' in function 'backward_fcc'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'Loop-3' in function 'backward_fcc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_3' (backward_fcc/backprop.cpp:53:27) in function 'backward_fcc'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_6' (backward_fcc/backprop.cpp:64:27) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_64_6' in function 'backward_fcc'.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dy_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dw' (backward_fcc/backprop.cpp:55:17)
INFO: [HLS 200-472] Inferring partial write operation for 'db' (backward_fcc/backprop.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' (backward_fcc/backprop.cpp:67:17)
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' (backward_fcc/backprop.cpp:71:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 173.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.913 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.34 seconds; current allocated memory: 157.101 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.25 seconds. Elapsed time: 4 seconds; current allocated memory: 159.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 160.631 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'backward_fcc' (backward_fcc/backprop.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 159.848 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_4' (backward_fcc/backprop.cpp:54) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (backward_fcc/backprop.cpp:60) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_7' (backward_fcc/backprop.cpp:65) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 180.557 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_3' (backward_fcc/backprop.cpp:53:27) in function 'backward_fcc'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_6' (backward_fcc/backprop.cpp:64:27) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dy_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dw' (backward_fcc/backprop.cpp:55:17)
INFO: [HLS 200-472] Inferring partial write operation for 'db' (backward_fcc/backprop.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' (backward_fcc/backprop.cpp:67:17)
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' (backward_fcc/backprop.cpp:71:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 174.050 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_7'.
WARNING: [HLS 200-880] The II Violation in module 'backward_fcc' (loop 'VITIS_LOOP_65_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('w_t_addr_1_write_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on array 'w_t', backward_fcc/backprop.cpp:30 and 'load' operation ('w_t_load', backward_fcc/backprop.cpp:67) on array 'w_t', backward_fcc/backprop.cpp:30.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.912 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.35 seconds; current allocated memory: 157.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.14 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.87 seconds; current allocated memory: 159.229 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 159.231 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.628 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'backward_fcc' (backward_fcc/backprop.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_4' (backward_fcc/backprop.cpp:54) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (backward_fcc/backprop.cpp:60) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_7' (backward_fcc/backprop.cpp:65) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 180.555 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_3' (backward_fcc/backprop.cpp:53:27) in function 'backward_fcc'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_6' (backward_fcc/backprop.cpp:64:27) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dy_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dw' (backward_fcc/backprop.cpp:55:17)
INFO: [HLS 200-472] Inferring partial write operation for 'db' (backward_fcc/backprop.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' (backward_fcc/backprop.cpp:67:17)
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' (backward_fcc/backprop.cpp:71:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 174.050 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_7'.
WARNING: [HLS 200-880] The II Violation in module 'backward_fcc' (loop 'VITIS_LOOP_65_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('w_t_addr_1_write_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on array 'w_t', backward_fcc/backprop.cpp:30 and 'load' operation ('w_t_load', backward_fcc/backprop.cpp:67) on array 'w_t', backward_fcc/backprop.cpp:30.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.949 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.38 seconds; current allocated memory: 157.110 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.26 seconds; current allocated memory: 159.292 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 160.690 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'backward_fcc' (backward_fcc/backprop.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.909 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_4' (backward_fcc/backprop.cpp:54) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (backward_fcc/backprop.cpp:60) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_7' (backward_fcc/backprop.cpp:65) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 180.615 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_3' (backward_fcc/backprop.cpp:53:27) in function 'backward_fcc'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_6' (backward_fcc/backprop.cpp:64:27) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dy_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dw' (backward_fcc/backprop.cpp:55:17)
INFO: [HLS 200-472] Inferring partial write operation for 'db' (backward_fcc/backprop.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' (backward_fcc/backprop.cpp:67:17)
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' (backward_fcc/backprop.cpp:71:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 174.112 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.949 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.37 seconds; current allocated memory: 157.110 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.3 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.09 seconds; current allocated memory: 159.291 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.292 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 160.690 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'backward_fcc' (backward_fcc/backprop.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_4' (backward_fcc/backprop.cpp:54) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (backward_fcc/backprop.cpp:60) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_7' (backward_fcc/backprop.cpp:65) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 180.615 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_3' (backward_fcc/backprop.cpp:53:27) in function 'backward_fcc'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_6' (backward_fcc/backprop.cpp:64:27) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dy_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dw' (backward_fcc/backprop.cpp:55:17)
INFO: [HLS 200-472] Inferring partial write operation for 'db' (backward_fcc/backprop.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' (backward_fcc/backprop.cpp:67:17)
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' (backward_fcc/backprop.cpp:71:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 174.112 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name backward_fcc backward_fcc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.951 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.36 seconds; current allocated memory: 157.111 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, float volatile*, int, int, float)' (backward_fcc/backprop.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.12 seconds; current allocated memory: 159.576 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 161.291 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 160.289 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (backward_fcc/backprop.cpp:46) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_4' (backward_fcc/backprop.cpp:54) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (backward_fcc/backprop.cpp:60) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_7' (backward_fcc/backprop.cpp:65) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 181.425 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_3' (backward_fcc/backprop.cpp:53:27) in function 'backward_fcc'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_6' (backward_fcc/backprop.cpp:64:27) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dx_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dy_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dx_t' (backward_fcc/backprop.cpp:48:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dw' (backward_fcc/backprop.cpp:55:17)
INFO: [HLS 200-472] Inferring partial write operation for 'db' (backward_fcc/backprop.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w_t' (backward_fcc/backprop.cpp:67:17)
INFO: [HLS 200-472] Inferring partial write operation for 'b_t' (backward_fcc/backprop.cpp:71:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 175.701 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul15_le) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_53_3_VITIS_LOOP_54_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_7'.
WARNING: [HLS 200-880] The II Violation in module 'backward_fcc' (loop 'VITIS_LOOP_65_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('w_t_addr_2_write_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on array 'w_t', backward_fcc/backprop.cpp:30 and 'load' operation ('w_t_load_1', backward_fcc/backprop.cpp:67) on array 'w_t', backward_fcc/backprop.cpp:30.
WARNING: [HLS 200-880] The II Violation in module 'backward_fcc' (loop 'VITIS_LOOP_65_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('w_t_addr_2_write_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on array 'w_t', backward_fcc/backprop.cpp:30 and 'load' operation ('w_t_load_1', backward_fcc/backprop.cpp:67) on array 'w_t', backward_fcc/backprop.cpp:30.
WARNING: [HLS 200-880] The II Violation in module 'backward_fcc' (loop 'VITIS_LOOP_65_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('w_t_addr_2_write_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on array 'w_t', backward_fcc/backprop.cpp:30 and 'load' operation ('w_t_load_1', backward_fcc/backprop.cpp:67) on array 'w_t', backward_fcc/backprop.cpp:30.
WARNING: [HLS 200-880] The II Violation in module 'backward_fcc' (loop 'VITIS_LOOP_65_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
WARNING: [HLS 200-880] The II Violation in module 'backward_fcc' (loop 'VITIS_LOOP_65_7'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 12, loop 'VITIS_LOOP_65_7'
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 10'
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 11'
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 12'
WARNING: [HLS 200-871] Estimated clock period (9.77025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'backward_fcc' consists of the following:	'getelementptr' operation ('gmem_addr_5') [333]  (0 ns)
	bus request on port 'gmem' [334]  (7.3 ns)
	blocking operation 2.47 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 177.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 178.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/dx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/dy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/xdimension' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/ydimension' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/lr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_fcc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'w', 'b', 'dx', 'dy', 'xdimension', 'ydimension', 'lr' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14s_14s_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14s_14s_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_fcc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 182.362 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_fcc_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'backward_fcc_mul_31ns_32ns_63_2_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'backward_fcc_x_t_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_fcc_w_t_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.71 seconds; current allocated memory: 196.773 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_fcc.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_fcc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.35 MHz
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
