# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_16bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_1bit.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_28bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_32bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/new/Adder_Unsigned_44bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_4bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_56bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Adder_Unsigned_8bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Exponential.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/new/Kernel_rbf.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Multiplier_28bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/new/Multiplier_gamma.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Negate_28bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Square_28bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Square_Difference.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Subtractor_28bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_28bits.vhd" \
"../../../../Kernel_rbf.srcs/sources_1/imports/SVM/Twos_Complement_Inv_28bits.vhd" \
"../../../../Kernel_rbf.srcs/sim_1/new/Kernel_rbf_tb.vhd" \

# Do not sort compile order
nosort
