Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Tue Jun 23 18:02:40 2015
| Host         : Samsung-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    43 |
| Minimum Number of register sites lost to control set restrictions |   112 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             171 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             164 |           49 |
| Yes          | No                    | No                     |             416 |          100 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              49 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                    Enable Signal                                                    |                                                Set/Reset Signal                                                | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push |                                                                                                                |                1 |              2 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                       |                1 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                1 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/button/U0/gpio_core_1/Read_Reg_Rst                                                                    |                1 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                1 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                |                2 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                1 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     |                                                                                                                |                3 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                               | system_i/button/U0/bus2ip_reset                                                                                |                1 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/button/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[3]_i_1                                      | system_i/button/U0/bus2ip_reset                                                                                |                2 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                |                2 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     |                                                                                                                |                3 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                      |                4 |              5 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                            | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                |                1 |              6 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                           |                                                                                                                |                2 |              7 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                            |                                                                                                                |                3 |              7 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                3 |              8 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                |                5 |             12 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16     |                                                                                                                |                3 |             12 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                |                4 |             12 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                |                3 |             12 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                |                6 |             12 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                |                4 |             12 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/system/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                6 |             13 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/switch/U0/I_SLAVE_ATTACHMENT/rst                                                                      |                4 |             13 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                |                4 |             13 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                |                2 |             14 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                |                3 |             14 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/button/U0/bus2ip_reset                                                                                |                3 |             14 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                     | system_i/system/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                6 |             19 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2      |                                                                                                                |                4 |             20 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/led/U0/bus2ip_reset                                                                                   |                6 |             22 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                |                9 |             34 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                |                9 |             47 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                |               10 |             47 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                |                9 |             48 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                |                8 |             48 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]  |                                                                                                                |                9 |             48 |
|  system_i/final_core/inst/FCLK_CLK0 | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                |               10 |             48 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     | system_i/system/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               19 |             73 |
|  system_i/final_core/inst/FCLK_CLK0 |                                                                                                                     |                                                                                                                |               57 |            172 |
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+


