C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synwork\m2s_creative_ddr_top_comp.srs  -top  m2s_creative_ddr_top  -hdllog  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synlog\m2s_creative_ddr_top_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\  -I C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib   -sysv  -devicelib  C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib COREAPB3_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreAPB3_C0\CoreAPB3_C0.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0.v -lib CORETIMER_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreTimer_C0\CoreTimer_C0.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v -lib CORESPI_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v -lib CORESPI_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v -lib CORESPI_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v -lib CORESPI_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v -lib CORESPI_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v -lib CORESPI_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v -lib CORESPI_LIB C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CORESPI_C1\CORESPI_C1.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\SD_IF\SD_IF.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CORESPI_C0\CORESPI_C0.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\ddr_mss_sb.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss\ddr_mss.v -lib work C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\m2s_creative_ddr_top_comp.srs -top m2s_creative_ddr_top -hdllog ..\synlog\m2s_creative_ddr_top_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v -lib work ..\..\component\work\CoreAPB3_C0\CoreAPB3_C0.v -lib work ..\..\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v -lib work ..\..\component\work\CoreGPIO_C0\CoreGPIO_C0.v -lib CORETIMER_LIB ..\..\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v -lib work ..\..\component\work\CoreTimer_C0\CoreTimer_C0.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v -lib CORESPI_LIB ..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v -lib work ..\..\component\work\CORESPI_C1\CORESPI_C1.v -lib work ..\..\component\work\SD_IF\SD_IF.v -lib work ..\..\component\work\CORESPI_C0\CORESPI_C0.v -lib work ..\..\component\work\spi_flash\spi_flash.v -lib work ..\..\component\work\User_Interfaces\User_Interfaces.v -lib work ..\..\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v -lib work ..\..\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.v -lib work ..\..\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.v -lib work ..\..\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work ..\..\component\work\ddr_mss_sb\ddr_mss_sb.v -lib work ..\..\component\work\ddr_mss\ddr_mss.v -lib work ..\..\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v -jobname "compiler"
rc:0 success:1 runtime:15
file:..\synwork\m2s_creative_ddr_top_comp.srs|io:o|time:1728042866|size:203083|exec:0|csum:
file:..\synlog\m2s_creative_ddr_top_compiler.srr|io:o|time:1728042866|size:124188|exec:0|csum:
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1691490345|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v|io:i|time:1724914077|size:5708|exec:0|csum:62760A893104B8E7C9EE95AF6FE4EB76
file:..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v|io:i|time:1724914077|size:4465|exec:0|csum:204785D2FD68CCDD40DD437A629883AA
file:..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v|io:i|time:1724914077|size:29701|exec:0|csum:06515C562E664B424C2D2983DE6B783B
file:..\..\component\work\CoreAPB3_C0\CoreAPB3_C0.v|io:i|time:1724914077|size:13777|exec:0|csum:07F9F789B63C410C334AB61C1123AA2E
file:..\..\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v|io:i|time:1724914077|size:29302|exec:0|csum:0D71618264E4CFC27A4092F7DF21D3F6
file:..\..\component\work\CoreGPIO_C0\CoreGPIO_C0.v|io:i|time:1724914077|size:11014|exec:0|csum:0EFD4FD005A07493AEA84D74F497F127
file:..\..\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v|io:i|time:1724914077|size:13865|exec:0|csum:984B8F42D53C81E8366DD50DDDF41262
file:..\..\component\work\CoreTimer_C0\CoreTimer_C0.v|io:i|time:1724914077|size:3041|exec:0|csum:C848A8DFD8F0F21FB030E07C8A54C377
file:..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v|io:i|time:1724914077|size:6428|exec:0|csum:470D249B06FB4D488798F1A9EFB6A3EE
file:..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v|io:i|time:1724914077|size:10512|exec:0|csum:334B7893D5B28D37F0C9DF3F26EB6F46
file:..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v|io:i|time:1724914077|size:5587|exec:0|csum:DE0D60AD1E6074674D689CC22B320358
file:..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v|io:i|time:1724914077|size:6391|exec:0|csum:320D28DE614AD4A63BAB83A753A30CD6
file:..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v|io:i|time:1724914077|size:10118|exec:0|csum:12307984B219635C7F16025B3A9676B5
file:..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v|io:i|time:1724914077|size:7089|exec:0|csum:24FA9A136979A908952B17670A4AD1C0
file:..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v|io:i|time:1724914077|size:5294|exec:0|csum:45733261B4688A05CDF938AF13689B20
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v|io:i|time:1724914077|size:1034|exec:0|csum:5E00FCF26BEAD9E24547EEC81E88C4A1
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v|io:i|time:1724914077|size:42389|exec:0|csum:727546087DDE4AAA4C9E367E2854E37B
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v|io:i|time:1724914077|size:6157|exec:0|csum:DDFB6E3FBC011E95DC6D5A6705DECB83
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v|io:i|time:1724914077|size:9209|exec:0|csum:5D15D445E02E1AD3B7DB5ECB02C8EAEF
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v|io:i|time:1724914077|size:3070|exec:0|csum:6BBA657761C3E9A25B1AB9E68E7C7C59
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v|io:i|time:1724914077|size:13098|exec:0|csum:DDFB03C15DDA34B1F39D15273405DBEC
file:..\..\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v|io:i|time:1724914077|size:4698|exec:0|csum:3B66FE86EC50AC33CB039E0B58750262
file:..\..\component\work\CORESPI_C1\CORESPI_C1.v|io:i|time:1724914077|size:5921|exec:0|csum:3E2E6BD136025C01715C2C0DFD77E296
file:..\..\component\work\SD_IF\SD_IF.v|io:i|time:1728042130|size:4556|exec:0|csum:62609D35A0A5A5EBC66C6011230A8286
file:..\..\component\work\CORESPI_C0\CORESPI_C0.v|io:i|time:1724914077|size:5974|exec:0|csum:242ACBC3629E26C6DD4400B01F7E364C
file:..\..\component\work\spi_flash\spi_flash.v|io:i|time:1728042769|size:4704|exec:0|csum:32FC83BB0059767FAF8ABA71FB9660B6
file:..\..\component\work\User_Interfaces\User_Interfaces.v|io:i|time:1728042786|size:15774|exec:0|csum:07E92929EAA0B724837A820D02E5854B
file:..\..\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.v|io:i|time:1724914077|size:1873|exec:0|csum:663580DD6CA176649538BCC18798EF9E
file:..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v|io:i|time:1724914077|size:997|exec:0|csum:B158BAA21E4CCFFC21F6ADF478875D5C
file:..\..\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v|io:i|time:1724914077|size:925|exec:0|csum:24475F979E781AAAD153E75ABC9767D7
file:..\..\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.v|io:i|time:1724914077|size:69767|exec:0|csum:A55FC5223CD2CFC41672B452447833AA
file:..\..\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.v|io:i|time:1724914077|size:77496|exec:0|csum:3C2476A579E7415850BF8DD774E4F26D
file:..\..\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v|io:i|time:1724914077|size:25365|exec:0|csum:401BEA4DCF6810EDD9C5773C08882486
file:..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v|io:i|time:1724914077|size:8822|exec:0|csum:57E473B7EFB406F9A215FD657D257341
file:..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v|io:i|time:1724914077|size:65628|exec:0|csum:BD4FA2E8A1E20A1A844548995EB5EC24
file:..\..\component\work\ddr_mss_sb\ddr_mss_sb.v|io:i|time:1724914077|size:30188|exec:0|csum:5F3CAF21C6D9E90A2FE75ACC0EA0CF88
file:..\..\component\work\ddr_mss\ddr_mss.v|io:i|time:1724914077|size:10136|exec:0|csum:0CDD2D46A751D8E941CE7E3DF27AB9AB
file:..\..\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v|io:i|time:1728042809|size:14232|exec:0|csum:8804438737B1C73769ECC95C0DDA0797
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\c_hdl.exe|io:i|time:1691490330|size:7340544|exec:1|csum:5F17A56C15717BD42C57C148AE786509
