#!/bin/usr/yosys
read_verilog synth.v
proc; opt;
show
