Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  8 21:01:06 2020
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file H3_timing_summary_routed.rpt -rpx H3_timing_summary_routed.rpx -warn_on_violation
| Design       : H3
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: X[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[9] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.023        0.000                      0                   60        0.141        0.000                      0                   60        1.826        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.227}        4.453           224.568         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.023        0.000                      0                   60        0.141        0.000                      0                   60        1.826        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.272ns (28.823%)  route 3.141ns (71.177%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 9.304 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.438 r  M4/U1/Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.007     9.446    M3/U1/u6/tap_reg[3][8][0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.500 r  M3/U1/u6/Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    M3/U1/u6/Y_reg[15]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.665 r  M3/U1/u6/Y_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.665    p_0_in[17]
    SLICE_X48Y26         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     9.304    CLK_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.342     9.647    
                         clock uncertainty           -0.035     9.611    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.076     9.687    Y_reg[17]
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.258ns (28.597%)  route 3.141ns (71.403%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 9.304 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.438 r  M4/U1/Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.007     9.446    M3/U1/u6/tap_reg[3][8][0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.500 r  M3/U1/u6/Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    M3/U1/u6/Y_reg[15]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.651 r  M3/U1/u6/Y_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.651    p_0_in[19]
    SLICE_X48Y26         FDRE                                         r  Y_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     9.304    CLK_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Y_reg[19]/C
                         clock pessimism              0.342     9.647    
                         clock uncertainty           -0.035     9.611    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.076     9.687    Y_reg[19]
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.219ns (27.958%)  route 3.141ns (72.042%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 9.304 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.438 r  M4/U1/Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.007     9.446    M3/U1/u6/tap_reg[3][8][0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.500 r  M3/U1/u6/Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    M3/U1/u6/Y_reg[15]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.612 r  M3/U1/u6/Y_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.612    p_0_in[18]
    SLICE_X48Y26         FDRE                                         r  Y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     9.304    CLK_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Y_reg[18]/C
                         clock pessimism              0.342     9.647    
                         clock uncertainty           -0.035     9.611    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.076     9.687    Y_reg[18]
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.218ns (27.942%)  route 3.141ns (72.058%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.303 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.438 r  M4/U1/Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.007     9.446    M3/U1/u6/tap_reg[3][8][0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.611 r  M3/U1/u6/Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.611    p_0_in[13]
    SLICE_X48Y25         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.722     9.303    CLK_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.342     9.646    
                         clock uncertainty           -0.035     9.610    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.076     9.686    Y_reg[13]
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.215ns (27.892%)  route 3.141ns (72.108%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 9.304 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.438 r  M4/U1/Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.007     9.446    M3/U1/u6/tap_reg[3][8][0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.500 r  M3/U1/u6/Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    M3/U1/u6/Y_reg[15]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.608 r  M3/U1/u6/Y_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.608    p_0_in[16]
    SLICE_X48Y26         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     9.304    CLK_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.342     9.647    
                         clock uncertainty           -0.035     9.611    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.076     9.687    Y_reg[16]
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.204ns (27.709%)  route 3.141ns (72.291%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.303 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.438 r  M4/U1/Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.007     9.446    M3/U1/u6/tap_reg[3][8][0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.597 r  M3/U1/u6/Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.597    p_0_in[15]
    SLICE_X48Y25         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.722     9.303    CLK_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.342     9.646    
                         clock uncertainty           -0.035     9.610    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.076     9.686    Y_reg[15]
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.165ns (27.055%)  route 3.141ns (72.945%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.303 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.438 r  M4/U1/Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.007     9.446    M3/U1/u6/tap_reg[3][8][0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.558 r  M3/U1/u6/Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.558    p_0_in[14]
    SLICE_X48Y25         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.722     9.303    CLK_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.342     9.646    
                         clock uncertainty           -0.035     9.610    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.076     9.686    Y_reg[14]
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.161ns (26.987%)  route 3.141ns (73.013%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.303 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.438 r  M4/U1/Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.007     9.446    M3/U1/u6/tap_reg[3][8][0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.554 r  M3/U1/u6/Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.554    p_0_in[12]
    SLICE_X48Y25         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.722     9.303    CLK_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.342     9.646    
                         clock uncertainty           -0.035     9.610    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.076     9.686    Y_reg[12]
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.099ns (25.963%)  route 3.134ns (74.037%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.303 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292     9.484 r  M4/U1/Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.484    p_0_in[11]
    SLICE_X48Y24         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.722     9.303    CLK_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.342     9.646    
                         clock uncertainty           -0.035     9.610    
    SLICE_X48Y24         FDRE (Setup_fdre_C_D)        0.076     9.686    Y_reg[11]
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.453ns  (CLK rise@4.453ns - CLK rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.068ns (25.417%)  route 3.134ns (74.583%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.303 - 4.453 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.873     5.252    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.223     5.475 r  tap_reg[3][6]/Q
                         net (fo=10, routed)          0.382     5.856    M3/U1/u6/Q[6]
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.043     5.899 r  M3/U1/u6/tmp__2_carry_i_8/O
                         net (fo=19, routed)          0.291     6.191    M3/U1/u6/Y_reg[15]_5
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.043     6.234 r  M3/U1/u6/tmp__2_carry_i_10/O
                         net (fo=5, routed)           0.266     6.500    M3/U1/u6/tmp__2_carry_i_10_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.043     6.543 r  M3/U1/u6/tmp__2_carry__0_i_3/O
                         net (fo=1, routed)           0.190     6.732    M3/U1/u6_n_27
    SLICE_X46Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.015 f  M3/U1/tmp__2_carry__0/CO[3]
                         net (fo=4, routed)           0.496     7.512    M3/U1/u6/CO[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  M3/U1/u6/Y[19]_i_23/O
                         net (fo=3, routed)           0.295     7.850    M3/U1/u6/Y[19]_i_23_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.893 r  M3/U1/u6/Y[11]_i_18/O
                         net (fo=4, routed)           0.374     8.267    M3/U1/u6/Y_reg[11]_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.043     8.310 r  M3/U1/u6/Y[11]_i_27/O
                         net (fo=2, routed)           0.840     9.149    M4/U1/tap_reg[2][9]_12
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.043     9.192 r  M4/U1/Y[11]_i_9/O
                         net (fo=1, routed)           0.000     9.192    M4/U1/Y[11]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.261     9.453 r  M4/U1/Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.453    p_0_in[10]
    SLICE_X48Y24         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.453     4.453 r  
    AU32                                              0.000     4.453 r  CLK (IN)
                         net (fo=0)                   0.000     4.453    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     4.988 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     7.498    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.581 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.722     9.303    CLK_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.342     9.646    
                         clock uncertainty           -0.035     9.610    
    SLICE_X48Y24         FDRE (Setup_fdre_C_D)        0.076     9.686    Y_reg[10]
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tap_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.307%)  route 0.088ns (46.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.780     2.228    CLK_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  tap_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.100     2.328 r  tap_reg[3][4]/Q
                         net (fo=7, routed)           0.088     2.416    tap_reg_n_0_[3][4]
    SLICE_X45Y25         FDRE                                         r  tap_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.730    CLK_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  tap_reg[4][4]/C
                         clock pessimism             -0.501     2.228    
    SLICE_X45Y25         FDRE (Hold_fdre_C_D)         0.047     2.275    tap_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tap_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.486%)  route 0.094ns (48.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.780     2.228    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.100     2.328 r  tap_reg[3][7]/Q
                         net (fo=9, routed)           0.094     2.422    tap_reg_n_0_[3][7]
    SLICE_X44Y25         FDRE                                         r  tap_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.730    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[4][7]/C
                         clock pessimism             -0.501     2.228    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.047     2.275    tap_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tap_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.769     2.217    CLK_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  tap_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.100     2.317 r  tap_reg[1][9]/Q
                         net (fo=1, routed)           0.096     2.413    tap_reg[1]__0[9]
    SLICE_X50Y24         FDRE                                         r  tap_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.026     2.717    CLK_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  tap_reg[2][9]/C
                         clock pessimism             -0.489     2.227    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.037     2.264    tap_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tap_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.268%)  route 0.096ns (44.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.782     2.230    CLK_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  tap_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.118     2.348 r  tap_reg[4][8]/Q
                         net (fo=1, routed)           0.096     2.444    tap_reg[4]__0[8]
    SLICE_X45Y22         FDRE                                         r  tap_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.042     2.733    CLK_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  tap_reg[5][8]/C
                         clock pessimism             -0.490     2.242    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.049     2.291    tap_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tap_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.251%)  route 0.148ns (59.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.782     2.230    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  tap_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.100     2.330 r  tap_reg[4][5]/Q
                         net (fo=1, routed)           0.148     2.479    tap_reg[4]__0[5]
    SLICE_X47Y22         FDRE                                         r  tap_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.042     2.733    CLK_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  tap_reg[5][5]/C
                         clock pessimism             -0.490     2.242    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.041     2.283    tap_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tap_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.792%)  route 0.151ns (60.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.773     2.221    CLK_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  tap_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.100     2.321 r  tap_reg[1][0]/Q
                         net (fo=1, routed)           0.151     2.472    tap_reg[1]__0[0]
    SLICE_X49Y23         FDRE                                         r  tap_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.027     2.718    CLK_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  tap_reg[2][0]/C
                         clock pessimism             -0.489     2.228    
    SLICE_X49Y23         FDRE (Hold_fdre_C_D)         0.040     2.268    tap_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tap_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.684%)  route 0.197ns (66.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.780     2.228    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  tap_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.100     2.328 r  tap_reg[4][6]/Q
                         net (fo=1, routed)           0.197     2.525    tap_reg[4]__0[6]
    SLICE_X45Y22         FDRE                                         r  tap_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.042     2.733    CLK_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  tap_reg[5][6]/C
                         clock pessimism             -0.470     2.262    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.040     2.302    tap_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tap_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.474%)  route 0.160ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.769     2.217    CLK_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  tap_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.118     2.335 r  tap_reg[1][5]/Q
                         net (fo=1, routed)           0.160     2.495    tap_reg[1]__0[5]
    SLICE_X50Y24         FDRE                                         r  tap_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.026     2.717    CLK_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  tap_reg[2][5]/C
                         clock pessimism             -0.489     2.227    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.032     2.259    tap_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tap_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.655%)  route 0.216ns (68.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.781     2.229    CLK_IBUF_BUFG
    SLICE_X44Y26         FDRE                                         r  tap_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.100     2.329 r  tap_reg[3][2]/Q
                         net (fo=10, routed)          0.216     2.545    tap_reg_n_0_[3][2]
    SLICE_X46Y25         FDRE                                         r  tap_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.039     2.730    CLK_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  tap_reg[4][2]/C
                         clock pessimism             -0.490     2.239    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.066     2.305    tap_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tap_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Destination:            tap_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.227ns period=4.453ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.467%)  route 0.181ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.770     2.218    CLK_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  tap_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.118     2.336 r  tap_reg[1][4]/Q
                         net (fo=1, routed)           0.181     2.517    tap_reg[1]__0[4]
    SLICE_X51Y24         FDRE                                         r  tap_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.026     2.717    CLK_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  tap_reg[2][4]/C
                         clock pessimism             -0.489     2.227    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.041     2.268    tap_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.227 }
Period(ns):         4.453
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         4.453       3.044      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         4.453       3.703      SLICE_X45Y25   tap_reg[4][4]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.453       3.703      SLICE_X45Y22   tap_reg[5][4]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.453       3.703      SLICE_X45Y22   tap_reg[5][8]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.453       3.703      SLICE_X44Y25   tap_reg[4][7]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.453       3.753      SLICE_X48Y23   Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.453       3.753      SLICE_X48Y23   Y_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.453       3.753      SLICE_X48Y23   Y_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.453       3.753      SLICE_X48Y24   Y_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.700         4.453       3.753      SLICE_X48Y24   Y_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.226       1.826      SLICE_X45Y22   tap_reg[5][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.226       1.826      SLICE_X45Y22   tap_reg[5][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.226       1.826      SLICE_X45Y25   tap_reg[4][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.226       1.826      SLICE_X45Y22   tap_reg[5][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.226       1.826      SLICE_X45Y22   tap_reg[5][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.226       1.826      SLICE_X44Y25   tap_reg[4][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.226       1.826      SLICE_X45Y25   tap_reg[4][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.226       1.826      SLICE_X44Y25   tap_reg[4][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.226       1.876      SLICE_X50Y18   tap_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.226       1.876      SLICE_X48Y24   Y_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X48Y23   Y_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X48Y23   Y_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X48Y23   Y_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X49Y19   tap_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X50Y18   tap_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X50Y19   tap_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X50Y21   tap_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X50Y21   tap_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X50Y22   tap_reg[1][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.227       1.877      SLICE_X50Y22   tap_reg[1][4]/C



