{
  "Top": "loss_derivative",
  "RtlTop": "loss_derivative",
  "RtlPrefix": "",
  "RtlSubPrefix": "loss_derivative_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "x_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dx": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "dx_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "x_ddr": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_ddr",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dx_ddr": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dx_ddr",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "y": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "y",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dim": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "dim",
          "usage": "data",
          "direction": "in"
        }]
    },
    "writetoddr": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "writetoddr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ddrtobram": {
      "index": "7",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ddrtobram",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>",
    "srcSize": "16",
    "hwRefs": [{
        "type": "register",
        "interface": "s_axi_control",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_addr64=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top loss_derivative -name loss_derivative",
      "set_directive_top loss_derivative -name loss_derivative"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "loss_derivative"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "loss_derivative",
    "Version": "1.0",
    "DisplayName": "Loss_derivative",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_loss_derivative_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/loss_derivative_control_s_axi.vhd",
      "impl\/vhdl\/loss_derivative_exp_16_3_s.vhd",
      "impl\/vhdl\/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.vhd",
      "impl\/vhdl\/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.vhd",
      "impl\/vhdl\/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.vhd",
      "impl\/vhdl\/loss_derivative_gmem_m_axi.vhd",
      "impl\/vhdl\/loss_derivative_log_16_3_s.vhd",
      "impl\/vhdl\/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.vhd",
      "impl\/vhdl\/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.vhd",
      "impl\/vhdl\/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.vhd",
      "impl\/vhdl\/loss_derivative_log_probs_V.vhd",
      "impl\/vhdl\/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1.vhd",
      "impl\/vhdl\/loss_derivative_mul_5s_23ns_28_1_1.vhd",
      "impl\/vhdl\/loss_derivative_mul_9ns_9ns_18_1_1.vhd",
      "impl\/vhdl\/loss_derivative_mul_50ns_47ns_97_5_1.vhd",
      "impl\/vhdl\/loss_derivative_mul_50ns_50ns_100_5_1.vhd",
      "impl\/vhdl\/loss_derivative_mul_mul_23ns_6ns_24_4_1.vhd",
      "impl\/vhdl\/loss_derivative_sdiv_29ns_16s_16_33_1.vhd",
      "impl\/vhdl\/loss_derivative.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/loss_derivative_control_s_axi.v",
      "impl\/verilog\/loss_derivative_exp_16_3_s.v",
      "impl\/verilog\/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.v",
      "impl\/verilog\/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V_rom.dat",
      "impl\/verilog\/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.v",
      "impl\/verilog\/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom.dat",
      "impl\/verilog\/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.v",
      "impl\/verilog\/loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom.dat",
      "impl\/verilog\/loss_derivative_gmem_m_axi.v",
      "impl\/verilog\/loss_derivative_log_16_3_s.v",
      "impl\/verilog\/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.v",
      "impl\/verilog\/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom.dat",
      "impl\/verilog\/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v",
      "impl\/verilog\/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom.dat",
      "impl\/verilog\/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.v",
      "impl\/verilog\/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud_rom.dat",
      "impl\/verilog\/loss_derivative_log_probs_V.v",
      "impl\/verilog\/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1.v",
      "impl\/verilog\/loss_derivative_mul_5s_23ns_28_1_1.v",
      "impl\/verilog\/loss_derivative_mul_9ns_9ns_18_1_1.v",
      "impl\/verilog\/loss_derivative_mul_50ns_47ns_97_5_1.v",
      "impl\/verilog\/loss_derivative_mul_50ns_50ns_100_5_1.v",
      "impl\/verilog\/loss_derivative_mul_mul_23ns_6ns_24_4_1.v",
      "impl\/verilog\/loss_derivative_sdiv_29ns_16s_16_33_1.v",
      "impl\/verilog\/loss_derivative.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/loss_derivative_v1_0\/data\/loss_derivative.mdd",
      "impl\/misc\/drivers\/loss_derivative_v1_0\/data\/loss_derivative.tcl",
      "impl\/misc\/drivers\/loss_derivative_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/loss_derivative_v1_0\/src\/xloss_derivative.c",
      "impl\/misc\/drivers\/loss_derivative_v1_0\/src\/xloss_derivative.h",
      "impl\/misc\/drivers\/loss_derivative_v1_0\/src\/xloss_derivative_hw.h",
      "impl\/misc\/drivers\/loss_derivative_v1_0\/src\/xloss_derivative_linux.c",
      "impl\/misc\/drivers\/loss_derivative_v1_0\/src\/xloss_derivative_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/loss_derivative.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/anubhav\/xilinx_projects\/ip_repo\/lossfun\/solution1\/.debug\/loss_derivative.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "dx_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "dx_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "dx_Addr_A": "ADDR",
        "dx_EN_A": "EN",
        "dx_WEN_A": "WE",
        "dx_Din_A": "DIN",
        "dx_Dout_A": "DOUT",
        "dx_Clk_A": "CLK",
        "dx_Rst_A": "RST"
      },
      "ports": [
        "dx_Addr_A",
        "dx_Clk_A",
        "dx_Din_A",
        "dx_Dout_A",
        "dx_EN_A",
        "dx_Rst_A",
        "dx_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "dx"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "x_ddr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "x_ddr"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of ap_return",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "ap_return",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 15 to 0 of ap_return"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "x_ddr",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of x_ddr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x_ddr",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of x_ddr"
            }]
        },
        {
          "offset": "0x20",
          "name": "dx_ddr",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dx_ddr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dx_ddr",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of dx_ddr"
            }]
        },
        {
          "offset": "0x28",
          "name": "y",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of y"
            }]
        },
        {
          "offset": "0x30",
          "name": "dim",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dim",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dim",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of dim"
            }]
        },
        {
          "offset": "0x38",
          "name": "writetoddr",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of writetoddr",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "writetoddr",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of writetoddr"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "ddrtobram",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ddrtobram",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "ddrtobram",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of ddrtobram"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "x_ddr"
        }]
    },
    "x_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "x_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "x_Addr_A": "ADDR",
        "x_EN_A": "EN",
        "x_WEN_A": "WE",
        "x_Din_A": "DIN",
        "x_Dout_A": "DOUT",
        "x_Clk_A": "CLK",
        "x_Rst_A": "RST"
      },
      "ports": [
        "x_Addr_A",
        "x_Clk_A",
        "x_Din_A",
        "x_Dout_A",
        "x_EN_A",
        "x_Rst_A",
        "x_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_latency": "2",
          "bram_storage": "207",
          "argName": "x"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "x_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "x_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "x_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "x_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "x_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "x_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "x_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "dx_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "dx_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "dx_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "dx_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "dx_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "dx_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "dx_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "loss_derivative",
      "Instances": [
        {
          "ModuleName": "exp_16_3_s",
          "InstanceName": "grp_exp_16_3_s_fu_529"
        },
        {
          "ModuleName": "log_16_3_s",
          "InstanceName": "grp_log_16_3_s_fu_540"
        }
      ]
    },
    "Info": {
      "exp_16_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "log_16_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loss_derivative": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "exp_16_3_s": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "1",
          "PipelineDepth": "14",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.907"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1406",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "609",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "log_16_3_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.627"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "662",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "969",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "loss_derivative": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_31_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_34_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_39_3",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "?",
            "Latency": "3 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "VITIS_LOOP_42_4",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "?",
            "Latency": "3 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "VITIS_LOOP_53_5",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_59_6",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_65_7",
            "TripCount": "",
            "LatencyMin": "16",
            "LatencyMax": "?",
            "Latency": "16 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "17"
          },
          {
            "Name": "VITIS_LOOP_69_8",
            "TripCount": "",
            "LatencyMin": "49",
            "LatencyMax": "?",
            "Latency": "49 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "50"
          },
          {
            "Name": "VITIS_LOOP_75_9",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "6057",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "5718",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-24 23:17:37 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
