--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.926ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_38 (SLICE_X21Y216.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_38 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y183.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<22>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    SLICE_X21Y216.BY     net (fanout=1)        1.898   u1_plasma_top/u2_ddr/u2_ddr/data_write2<22>
    SLICE_X21Y216.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_38
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.554ns logic, 1.898ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_37 (SLICE_X17Y204.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_37 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y178.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_21
    SLICE_X17Y204.BX     net (fanout=1)        1.539   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
    SLICE_X17Y204.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_37
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.544ns logic, 1.539ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (SLICE_X17Y204.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (FF)
  Requirement:          6.005ns
  Data Path Delay:      1.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y187.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<20>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_20
    SLICE_X17Y204.BY     net (fanout=1)        1.364   u1_plasma_top/u2_ddr/u2_ddr/data_write2<20>
    SLICE_X17Y204.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.536ns logic, 1.364ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (SLICE_X32Y213.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (FF)
  Requirement:          0.310ns
  Data Path Delay:      0.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y213.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X32Y212.F3     net (fanout=6)        0.343   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y213.CE     net (fanout=8)        0.231   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.419ns logic, 0.574ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y212.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X32Y212.F1     net (fanout=5)        0.455   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y213.CE     net (fanout=8)        0.231   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.434ns logic, 0.686ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.106 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X32Y212.F4     net (fanout=7)        0.477   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y213.CE     net (fanout=8)        0.231   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.434ns logic, 0.708ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_12 (SLICE_X32Y213.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_12 (FF)
  Requirement:          0.310ns
  Data Path Delay:      0.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y213.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X32Y212.F3     net (fanout=6)        0.343   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y213.CE     net (fanout=8)        0.231   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_12
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.419ns logic, 0.574ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_12 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y212.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X32Y212.F1     net (fanout=5)        0.455   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y213.CE     net (fanout=8)        0.231   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_12
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.434ns logic, 0.686ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_12 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.106 - 0.111)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X32Y212.F4     net (fanout=7)        0.477   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y213.CE     net (fanout=8)        0.231   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_12
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.434ns logic, 0.708ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (SLICE_X28Y208.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.889 - 0.912)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y213.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X32Y212.F3     net (fanout=6)        0.343   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X28Y208.CE     net (fanout=8)        0.393   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X28Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.419ns logic, 0.736ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.282ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.889 - 0.912)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y212.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X32Y212.F1     net (fanout=5)        0.455   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X28Y208.CE     net (fanout=8)        0.393   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X28Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.434ns logic, 0.848ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.889 - 0.917)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X32Y212.F4     net (fanout=7)        0.477   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X32Y212.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X28Y208.CE     net (fanout=8)        0.393   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X28Y208.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.434ns logic, 0.870ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X33Y214.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X33Y214.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_8/SR
  Location pin: SLICE_X41Y202.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 66131414 paths analyzed, 4912 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.708ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_2 (SLICE_X51Y155.G3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_2 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.076ns (Levels of Logic = 4)
  Clock Path Skew:      -4.854ns (-0.065 - 4.789)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y163.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18
    SLICE_X41Y198.G3     net (fanout=4)        2.335   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<18>
    SLICE_X41Y198.Y      Tilo                  0.165   N748
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X38Y205.F3     net (fanout=68)       0.786   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X38Y205.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[2].reg_bit2b.SLICEM_F
    SLICE_X41Y205.G2     net (fanout=1)        0.449   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<2>
    SLICE_X41Y205.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<2>1
    SLICE_X51Y155.G3     net (fanout=8)        2.480   u1_plasma_top/u1_plasma/u1_cpu/reg_target<2>
    SLICE_X51Y155.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<2>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_2
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (1.026ns logic, 6.050ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_2 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.930ns (Levels of Logic = 4)
  Clock Path Skew:      -4.854ns (-0.065 - 4.789)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y163.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18
    SLICE_X41Y198.G3     net (fanout=4)        2.335   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<18>
    SLICE_X41Y198.Y      Tilo                  0.165   N748
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X40Y204.F3     net (fanout=68)       0.620   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X40Y204.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[2].reg_bit2a.SLICEM_F
    SLICE_X41Y205.G1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<2>
    SLICE_X41Y205.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<2>1
    SLICE_X51Y155.G3     net (fanout=8)        2.480   u1_plasma_top/u1_plasma/u1_cpu/reg_target<2>
    SLICE_X51Y155.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<2>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.930ns (1.026ns logic, 5.904ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_2 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.908ns (Levels of Logic = 4)
  Clock Path Skew:      -4.854ns (-0.065 - 4.789)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y163.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19
    SLICE_X39Y200.F2     net (fanout=5)        2.329   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
    SLICE_X39Y200.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1_1
    SLICE_X41Y198.F1     net (fanout=24)       0.548   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X41Y198.X      Tilo                  0.165   N748
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X41Y205.G4     net (fanout=18)       0.526   N748
    SLICE_X41Y205.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<2>1
    SLICE_X51Y155.G3     net (fanout=8)        2.480   u1_plasma_top/u1_plasma/u1_cpu/reg_target<2>
    SLICE_X51Y155.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<2>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (1.025ns logic, 5.883ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_0 (SLICE_X48Y163.G1), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_0 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.155ns (Levels of Logic = 4)
  Clock Path Skew:      -4.768ns (0.021 - 4.789)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y163.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19
    SLICE_X39Y200.F2     net (fanout=5)        2.329   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
    SLICE_X39Y200.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1_1
    SLICE_X42Y202.F4     net (fanout=24)       1.013   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X42Y202.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[0].reg_bit2a.SLICEM_F
    SLICE_X41Y202.G2     net (fanout=1)        0.424   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<0>
    SLICE_X41Y202.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>1
    SLICE_X48Y163.G1     net (fanout=8)        2.380   u1_plasma_top/u1_plasma/u1_cpu/reg_target<0>
    SLICE_X48Y163.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_0
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (1.009ns logic, 6.146ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_0 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.971ns (Levels of Logic = 6)
  Clock Path Skew:      -4.592ns (0.021 - 4.613)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y195.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X41Y193.G1     net (fanout=3)        0.503   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1
    SLICE_X41Y193.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X38Y193.F2     net (fanout=2)        0.437   N960
    SLICE_X38Y193.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y200.F4     net (fanout=150)      0.874   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X39Y200.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1_1
    SLICE_X42Y202.F4     net (fanout=24)       1.013   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X42Y202.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[0].reg_bit2a.SLICEM_F
    SLICE_X41Y202.G2     net (fanout=1)        0.424   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<0>
    SLICE_X41Y202.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>1
    SLICE_X48Y163.G1     net (fanout=8)        2.380   u1_plasma_top/u1_plasma/u1_cpu/reg_target<0>
    SLICE_X48Y163.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_0
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (1.340ns logic, 5.631ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_0 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.792ns (Levels of Logic = 4)
  Clock Path Skew:      -4.768ns (0.021 - 4.789)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y163.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19
    SLICE_X39Y200.F2     net (fanout=5)        2.329   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
    SLICE_X39Y200.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1_1
    SLICE_X41Y198.F1     net (fanout=24)       0.548   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X41Y198.X      Tilo                  0.165   N748
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X41Y202.G1     net (fanout=18)       0.527   N748
    SLICE_X41Y202.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>1
    SLICE_X48Y163.G1     net (fanout=8)        2.380   u1_plasma_top/u1_plasma/u1_cpu/reg_target<0>
    SLICE_X48Y163.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_0
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (1.008ns logic, 5.784ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_1 (SLICE_X48Y163.F3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_1 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.934ns (Levels of Logic = 4)
  Clock Path Skew:      -4.768ns (0.021 - 4.789)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y163.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_18
    SLICE_X41Y198.G3     net (fanout=4)        2.335   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<18>
    SLICE_X41Y198.Y      Tilo                  0.165   N748
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X40Y206.F3     net (fanout=68)       0.654   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X40Y206.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2b.SLICEM_F
    SLICE_X37Y203.F2     net (fanout=1)        0.921   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<1>
    SLICE_X37Y203.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X48Y163.F3     net (fanout=8)        2.013   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X48Y163.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<1>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.934ns (1.011ns logic, 5.923ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_16 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_1 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.837ns (Levels of Logic = 4)
  Clock Path Skew:      -4.755ns (0.021 - 4.776)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_16 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y179.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_16
    SLICE_X39Y201.F3     net (fanout=4)        1.978   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<16>
    SLICE_X39Y201.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X40Y206.F1     net (fanout=67)       0.914   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X40Y206.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2b.SLICEM_F
    SLICE_X37Y203.F2     net (fanout=1)        0.921   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<1>
    SLICE_X37Y203.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X48Y163.F3     net (fanout=8)        2.013   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X48Y163.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<1>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (1.011ns logic, 5.826ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_1 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.782ns (Levels of Logic = 4)
  Clock Path Skew:      -4.768ns (0.021 - 4.789)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y163.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_19
    SLICE_X39Y200.F2     net (fanout=5)        2.329   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<19>
    SLICE_X39Y200.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1_1
    SLICE_X40Y206.F4     net (fanout=24)       0.508   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X40Y206.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[1].reg_bit2b.SLICEM_F
    SLICE_X37Y203.F2     net (fanout=1)        0.921   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<1>
    SLICE_X37Y203.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1
    SLICE_X48Y163.F3     net (fanout=8)        2.013   u1_plasma_top/u1_plasma/u1_cpu/reg_target<1>
    SLICE_X48Y163.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<1>1
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.782ns (1.011ns logic, 5.771ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/gpio0_reg_15 (SLICE_X42Y206.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/gpio0_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/gpio0_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/gpio0_reg_15 to u1_plasma_top/u1_plasma/gpio0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y206.XQ     Tcko                  0.283   u1_plasma_top/u1_plasma/gpio0_reg<15>
                                                       u1_plasma_top/u1_plasma/gpio0_reg_15
    SLICE_X42Y206.F4     net (fanout=2)        0.268   u1_plasma_top/u1_plasma/gpio0_reg<15>
    SLICE_X42Y206.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/gpio0_reg<15>
                                                       u1_plasma_top/u1_plasma/gpio0_reg_mux0000<15>1
                                                       u1_plasma_top/u1_plasma/gpio0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.163ns logic, 0.268ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/gpio0_reg_11 (SLICE_X43Y188.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/gpio0_reg_11 (FF)
  Destination:          u1_plasma_top/u1_plasma/gpio0_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/gpio0_reg_11 to u1_plasma_top/u1_plasma/gpio0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y188.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/gpio0_reg<11>
                                                       u1_plasma_top/u1_plasma/gpio0_reg_11
    SLICE_X43Y188.F4     net (fanout=2)        0.268   u1_plasma_top/u1_plasma/gpio0_reg<11>
    SLICE_X43Y188.CLK    Tckf        (-Th)     0.104   u1_plasma_top/u1_plasma/gpio0_reg<11>
                                                       u1_plasma_top/u1_plasma/gpio0_reg_mux0000<11>1
                                                       u1_plasma_top/u1_plasma/gpio0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.164ns logic, 0.268ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/gpio0_reg_21 (SLICE_X37Y151.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/gpio0_reg_21 (FF)
  Destination:          u1_plasma_top/u1_plasma/gpio0_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/gpio0_reg_21 to u1_plasma_top/u1_plasma/gpio0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y151.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/gpio0_reg<21>
                                                       u1_plasma_top/u1_plasma/gpio0_reg_21
    SLICE_X37Y151.F4     net (fanout=2)        0.268   u1_plasma_top/u1_plasma/gpio0_reg<21>
    SLICE_X37Y151.CLK    Tckf        (-Th)     0.104   u1_plasma_top/u1_plasma/gpio0_reg<21>
                                                       u1_plasma_top/u1_plasma/gpio0_reg_mux0000<21>1
                                                       u1_plasma_top/u1_plasma/gpio0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.164ns logic, 0.268ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y19.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X3Y26.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.780ns|            0|            0|            0|     66131531|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      5.926ns|     12.354ns|            0|            0|          117|     66131414|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.708ns|          N/A|            0|            0|     66131414|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.468|         |    5.844|    2.756|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 66131531 paths, 0 nets, and 15399 connections

Design statistics:
   Minimum period:  24.708ns{1}   (Maximum frequency:  40.473MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 15 05:56:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 625 MB



