TimeQuest Timing Analyzer report for DE2_115_CAMERA
Wed Jun 05 22:13:01 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'
 17. Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'
 19. Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 21. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 25. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 26. Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'
 27. Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 29. Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'
 30. Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 32. Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'D5M_PIXLCLK'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_vga'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Propagation Delay
 46. Minimum Propagation Delay
 47. Output Enable Times
 48. Minimum Output Enable Times
 49. Output Disable Times
 50. Minimum Output Disable Times
 51. Slow 1200mV 85C Model Metastability Summary
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 59. Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 60. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 61. Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'
 62. Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'
 64. Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 65. Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 66. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 67. Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 68. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 69. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 70. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 71. Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
 72. Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 73. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 74. Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'
 75. Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 76. Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 77. Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_vga'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Propagation Delay
 91. Minimum Propagation Delay
 92. Output Enable Times
 93. Minimum Output Enable Times
 94. Output Disable Times
 95. Minimum Output Disable Times
 96. Slow 1200mV 0C Model Metastability Summary
 97. Fast 1200mV 0C Model Setup Summary
 98. Fast 1200mV 0C Model Hold Summary
 99. Fast 1200mV 0C Model Recovery Summary
100. Fast 1200mV 0C Model Removal Summary
101. Fast 1200mV 0C Model Minimum Pulse Width Summary
102. Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
103. Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
104. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
105. Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'
106. Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
107. Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'
108. Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
109. Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
110. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
111. Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
112. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
113. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
114. Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
115. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
116. Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
117. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
118. Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'
119. Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
120. Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
121. Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_vga'
130. Setup Times
131. Hold Times
132. Clock to Output Times
133. Minimum Clock to Output Times
134. Propagation Delay
135. Minimum Propagation Delay
136. Output Enable Times
137. Minimum Output Enable Times
138. Output Disable Times
139. Minimum Output Disable Times
140. Fast 1200mV 0C Model Metastability Summary
141. Multicorner Timing Analysis Summary
142. Setup Times
143. Hold Times
144. Clock to Output Times
145. Minimum Clock to Output Times
146. Propagation Delay
147. Minimum Propagation Delay
148. Board Trace Model Assignments
149. Input Transition Times
150. Signal Integrity Metrics (Slow 1200mv 0c Model)
151. Signal Integrity Metrics (Slow 1200mv 85c Model)
152. Signal Integrity Metrics (Fast 1200mv 0c Model)
153. Setup Transfers
154. Hold Transfers
155. Recovery Transfers
156. Removal Transfers
157. Report TCCS
158. Report RSKM
159. Unconstrained Paths
160. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   6.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Jun 05 22:12:45 2024 ;
; DE2_115_D5M_VGA.SDC                                                  ; OK     ; Wed Jun 05 22:12:45 2024 ;
+----------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------+-----------+-----------+--------+----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period    ; Frequency ; Rise   ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+-----------+-----------+--------+----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+
; clk_vga                                   ; Base      ; 10000.000 ; 0.1 MHz   ; 0.000  ; 5000.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { VGA_CLK }                                   ;
; CLOCK2_50                                 ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK2_50 }                                 ;
; CLOCK3_50                                 ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK3_50 }                                 ;
; CLOCK_50                                  ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK_50 }                                  ;
; D5M_PIXLCLK                               ; Base      ; 1000.000  ; 1.0 MHz   ; 0.000  ; 500.000  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { D5M_PIXLCLK }                               ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; Generated ; 40.000    ; 25.0 MHz  ; 0.000  ; 20.000   ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; my_qsys|altpll_0|sd1|pll7|inclk[0]          ; { my_qsys|altpll_0|sd1|pll7|clk[0] }          ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; Generated ; 10.000    ; 100.0 MHz ; 0.000  ; 5.000    ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[0] } ;
; u6|sdram_pll_altpll_component|pll1|clk[1] ; Generated ; 10.000    ; 100.0 MHz ; -3.000 ; 2.000    ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[1] } ;
; u6|sdram_pll_altpll_component|pll1|clk[2] ; Generated ; 40.000    ; 25.0 MHz  ; 0.000  ; 20.000   ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[2] } ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; Generated ; 40.000    ; 25.0 MHz  ; 0.000  ; 20.000   ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[3] } ;
+-------------------------------------------+-----------+-----------+-----------+--------+----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 61.73 MHz  ; 61.73 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;      ;
; 75.19 MHz  ; 75.19 MHz       ; D5M_PIXLCLK                               ;      ;
; 129.52 MHz ; 129.52 MHz      ; u6|sdram_pll_altpll_component|pll1|clk[0] ;      ;
; 184.57 MHz ; 184.57 MHz      ; CLOCK2_50                                 ;      ;
; 217.2 MHz  ; 217.2 MHz       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 1.186  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 9.354  ; 0.000         ;
; CLOCK2_50                                 ; 14.582 ; 0.000         ;
; D5M_PIXLCLK                               ; 15.190 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 16.403 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.196 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.360 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.385 ; 0.000         ;
; CLOCK2_50                                 ; 0.402 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.402 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 3.146  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 13.137 ; 0.000         ;
; CLOCK2_50                                 ; 13.720 ; 0.000         ;
; D5M_PIXLCLK                               ; 13.842 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 34.999 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 2.067 ; 0.000         ;
; D5M_PIXLCLK                               ; 2.322 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 4.306 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 5.022 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 5.045 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+-------------------------------------------+----------+---------------+
; Clock                                     ; Slack    ; End Point TNS ;
+-------------------------------------------+----------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.687    ; 0.000         ;
; CLOCK2_50                                 ; 9.640    ; 0.000         ;
; CLOCK_50                                  ; 9.819    ; 0.000         ;
; CLOCK3_50                                 ; 16.000   ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.695   ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.707   ; 0.000         ;
; D5M_PIXLCLK                               ; 499.528  ; 0.000         ;
; clk_vga                                   ; 9995.790 ; 0.000         ;
+-------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.186 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.257     ; 5.505      ;
; 1.217 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.264     ; 5.467      ;
; 1.229 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.271     ; 5.448      ;
; 1.239 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.447      ;
; 1.239 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.447      ;
; 1.239 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.447      ;
; 1.239 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.447      ;
; 1.239 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.447      ;
; 1.247 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.258     ; 5.443      ;
; 1.247 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.258     ; 5.443      ;
; 1.247 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.258     ; 5.443      ;
; 1.247 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.258     ; 5.443      ;
; 1.259 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.269     ; 5.420      ;
; 1.260 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.271     ; 5.417      ;
; 1.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.143      ;
; 1.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.143      ;
; 1.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.143      ;
; 1.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.143      ;
; 1.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.262     ; 5.143      ;
; 1.770 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.263     ; 4.915      ;
; 1.770 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.263     ; 4.915      ;
; 1.770 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.263     ; 4.915      ;
; 1.819 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.263     ; 4.866      ;
; 1.819 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.263     ; 4.866      ;
; 1.819 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.263     ; 4.866      ;
; 2.165 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.263     ; 4.520      ;
; 2.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 7.618      ;
; 2.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 7.597      ;
; 2.310 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.580      ;
; 2.322 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 7.561      ;
; 2.331 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.559      ;
; 2.332 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.560      ;
; 2.332 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.560      ;
; 2.332 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.560      ;
; 2.332 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.560      ;
; 2.332 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.560      ;
; 2.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.556      ;
; 2.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.556      ;
; 2.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.556      ;
; 2.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.556      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 7.540      ;
; 2.352 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 7.533      ;
; 2.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 7.530      ;
; 2.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.539      ;
; 2.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.539      ;
; 2.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.539      ;
; 2.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.539      ;
; 2.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.539      ;
; 2.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.535      ;
; 2.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.535      ;
; 2.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.535      ;
; 2.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.535      ;
; 2.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 7.512      ;
; 2.374 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 7.509      ;
; 2.451 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 7.446      ;
; 2.482 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.408      ;
; 2.494 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 7.389      ;
; 2.504 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.388      ;
; 2.504 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.388      ;
; 2.504 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.388      ;
; 2.504 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.388      ;
; 2.504 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.388      ;
; 2.512 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.384      ;
; 2.512 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.384      ;
; 2.512 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.384      ;
; 2.512 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.102     ; 7.384      ;
; 2.524 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 7.361      ;
; 2.525 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 7.358      ;
; 2.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.298      ;
; 2.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.543     ; 6.874      ;
; 2.586 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 7.311      ;
; 2.595 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.103     ; 7.300      ;
; 2.606 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 7.291      ;
; 2.607 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.131     ; 7.260      ;
; 2.612 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.550     ; 6.836      ;
; 2.617 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.273      ;
; 2.619 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.138     ; 7.241      ;
; 2.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.557     ; 6.817      ;
; 2.626 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.110     ; 7.262      ;
; 2.629 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.129     ; 7.240      ;
; 2.629 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.129     ; 7.240      ;
; 2.629 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.129     ; 7.240      ;
; 2.629 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.129     ; 7.240      ;
; 2.629 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.129     ; 7.240      ;
; 2.629 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 7.254      ;
; 2.630 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.125     ; 7.243      ;
; 2.634 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.548     ; 6.816      ;
; 2.634 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.548     ; 6.816      ;
; 2.634 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.548     ; 6.816      ;
; 2.634 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.548     ; 6.816      ;
; 2.634 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.548     ; 6.816      ;
; 2.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.256      ;
; 2.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.256      ;
; 2.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.256      ;
; 2.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.256      ;
; 2.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 7.256      ;
; 2.637 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.253      ;
; 2.637 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.125     ; 7.236      ;
; 2.637 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.125     ; 7.236      ;
; 2.637 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.125     ; 7.236      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                           ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 9.354  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 9.971      ;
; 10.220 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[7][13]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.517     ; 9.121      ;
; 10.220 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[7][14]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.517     ; 9.121      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][4]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][7]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][8]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][9]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][11]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.299 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][12]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 9.016      ;
; 10.399 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.550     ; 8.909      ;
; 10.399 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.550     ; 8.909      ;
; 10.399 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.550     ; 8.909      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.510     ; 8.857      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.496 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 8.847      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.503 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.539     ; 8.816      ;
; 10.529 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][15]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.517     ; 8.812      ;
; 10.529 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][13]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.517     ; 8.812      ;
; 10.529 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][14]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.517     ; 8.812      ;
; 10.621 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 8.717      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.654 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 8.683      ;
; 10.685 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.507     ; 8.666      ;
; 10.685 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.507     ; 8.666      ;
; 10.685 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.507     ; 8.666      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][4]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][7]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][8]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][9]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
; 10.728 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][11]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.531     ; 8.599      ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.582 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.336      ;
; 14.594 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.324      ;
; 14.687 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.232      ;
; 14.709 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.209      ;
; 14.868 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.048      ;
; 14.870 ; Reset_Delay:u2|Cont[16]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.048      ;
; 14.876 ; Reset_Delay:u2|Cont[10]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.043      ;
; 14.880 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.036      ;
; 14.884 ; Reset_Delay:u2|Cont[14]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.035      ;
; 14.959 ; Reset_Delay:u2|Cont[15]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.960      ;
; 14.973 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.944      ;
; 14.995 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.921      ;
; 15.007 ; Reset_Delay:u2|Cont[0]                ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.912      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.905      ;
; 15.011 ; Reset_Delay:u2|Cont[11]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.908      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.023 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.893      ;
; 15.091 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.829      ;
; 15.098 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.822      ;
; 15.110 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.806      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.116 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.801      ;
; 15.122 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.794      ;
; 15.127 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.793      ;
; 15.128 ; Reset_Delay:u2|Cont[12]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.791      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.138 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.778      ;
; 15.156 ; Reset_Delay:u2|Cont[16]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.760      ;
; 15.162 ; Reset_Delay:u2|Cont[10]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.755      ;
; 15.163 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.757      ;
; 15.167 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.753      ;
; 15.170 ; Reset_Delay:u2|Cont[14]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.747      ;
; 15.208 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.712      ;
; 15.215 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.702      ;
; 15.223 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.697      ;
; 15.226 ; I2C_CCD_Config:u8|senosr_exposure[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.694      ;
; 15.232 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.688      ;
; 15.237 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.679      ;
; 15.245 ; Reset_Delay:u2|Cont[15]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.672      ;
; 15.262 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.658      ;
; 15.270 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.647      ;
; 15.270 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.647      ;
; 15.270 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.647      ;
; 15.270 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.647      ;
; 15.270 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.647      ;
; 15.270 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.647      ;
; 15.270 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.647      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                             ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.190  ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.045     ; 4.753      ;
; 15.345  ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.045     ; 4.598      ;
; 493.350 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.204      ; 6.872      ;
; 493.594 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 6.732      ;
; 493.665 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 6.661      ;
; 493.678 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.960      ; 7.300      ;
; 493.719 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 6.607      ;
; 493.730 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.144      ; 6.432      ;
; 493.797 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 6.529      ;
; 493.803 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.204      ; 6.419      ;
; 493.851 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 6.475      ;
; 493.929 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 6.397      ;
; 494.097 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.204      ; 6.125      ;
; 494.128 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 6.138      ;
; 494.207 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 6.059      ;
; 494.212 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.900      ; 6.706      ;
; 494.253 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 6.013      ;
; 494.258 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 6.068      ;
; 494.339 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 5.927      ;
; 494.385 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 5.881      ;
; 494.390 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 5.936      ;
; 494.427 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.144      ; 5.735      ;
; 494.471 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 5.795      ;
; 494.535 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.308      ; 5.791      ;
; 494.619 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.144      ; 5.543      ;
; 494.692 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 5.574      ;
; 494.744 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.960      ; 6.234      ;
; 494.824 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 5.442      ;
; 494.925 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.200      ; 5.333      ;
; 494.926 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.206      ; 5.338      ;
; 494.926 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.201      ; 5.333      ;
; 494.927 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.164      ; 5.179      ;
; 494.927 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.164      ; 5.179      ;
; 494.927 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.164      ; 5.179      ;
; 494.927 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.164      ; 5.179      ;
; 494.977 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.246      ; 5.327      ;
; 494.978 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.252      ; 5.332      ;
; 494.978 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.247      ; 5.327      ;
; 494.979 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.210      ; 5.173      ;
; 494.979 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.210      ; 5.173      ;
; 494.979 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.210      ; 5.173      ;
; 494.979 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.210      ; 5.173      ;
; 494.988 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 5.278      ;
; 494.993 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.982      ; 6.007      ;
; 495.193 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.900      ; 5.725      ;
; 495.251 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.258      ; 5.065      ;
; 495.252 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.264      ; 5.070      ;
; 495.252 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.259      ; 5.065      ;
; 495.253 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.222      ; 4.911      ;
; 495.253 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.222      ; 4.911      ;
; 495.253 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.222      ; 4.911      ;
; 495.253 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.222      ; 4.911      ;
; 495.307 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.922      ; 5.633      ;
; 495.571 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.451      ; 4.938      ;
; 495.572 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.457      ; 4.943      ;
; 495.572 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.452      ; 4.938      ;
; 495.573 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.415      ; 4.784      ;
; 495.573 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.415      ; 4.784      ;
; 495.573 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.415      ; 4.784      ;
; 495.573 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.415      ; 4.784      ;
; 495.620 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.982      ; 5.380      ;
; 495.623 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.497      ; 4.932      ;
; 495.624 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.503      ; 4.937      ;
; 495.624 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.498      ; 4.932      ;
; 495.625 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.461      ; 4.778      ;
; 495.625 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.461      ; 4.778      ;
; 495.625 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.461      ; 4.778      ;
; 495.625 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.461      ; 4.778      ;
; 495.897 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.509      ; 4.670      ;
; 495.898 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.515      ; 4.675      ;
; 495.898 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.510      ; 4.670      ;
; 495.899 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.473      ; 4.516      ;
; 495.899 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.473      ; 4.516      ;
; 495.899 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.473      ; 4.516      ;
; 495.899 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.473      ; 4.516      ;
; 495.911 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.922      ; 5.029      ;
; 496.306 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.289     ; 3.463      ;
; 496.307 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.290     ; 3.461      ;
; 496.309 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.284     ; 3.465      ;
; 496.313 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.326     ; 3.303      ;
; 496.313 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.326     ; 3.303      ;
; 496.313 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.326     ; 3.303      ;
; 496.313 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.326     ; 3.303      ;
; 496.366 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.167     ; 3.525      ;
; 496.367 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.168     ; 3.523      ;
; 496.369 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.162     ; 3.527      ;
; 496.373 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.204     ; 3.365      ;
; 496.373 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.204     ; 3.365      ;
; 496.373 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.204     ; 3.365      ;
; 496.373 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.204     ; 3.365      ;
; 496.460 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.424     ; 3.174      ;
; 496.461 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.425     ; 3.172      ;
; 496.463 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.419     ; 3.176      ;
; 496.467 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.461     ; 3.014      ;
; 496.467 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.461     ; 3.014      ;
; 496.467 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.461     ; 3.014      ;
; 496.467 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.461     ; 3.014      ;
; 496.932 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.248      ; 3.334      ;
; 496.955 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.209      ; 3.272      ;
; 496.955 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.209      ; 3.272      ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                               ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 16.403 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.434     ; 3.021      ;
; 16.405 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.434     ; 3.019      ;
; 16.406 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.434     ; 3.018      ;
; 16.409 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.434     ; 3.015      ;
; 16.409 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.434     ; 3.015      ;
; 16.737 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.434     ; 2.687      ;
; 16.739 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.434     ; 2.685      ;
; 16.740 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.434     ; 2.684      ;
; 16.767 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.435     ; 2.656      ;
; 16.786 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.435     ; 2.637      ;
; 17.778 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.438     ; 1.642      ;
; 17.826 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.438     ; 1.594      ;
; 17.911 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.438     ; 1.509      ;
; 17.962 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.419     ; 1.477      ;
; 17.971 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.438     ; 1.449      ;
; 17.975 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.438     ; 1.445      ;
; 17.991 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.438     ; 1.429      ;
; 18.075 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.438     ; 1.345      ;
; 35.396 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.538      ;
; 35.396 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.538      ;
; 35.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.443      ;
; 35.491 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.443      ;
; 35.532 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.402      ;
; 35.532 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.402      ;
; 35.635 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.296      ;
; 35.635 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.296      ;
; 35.635 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.296      ;
; 35.635 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.296      ;
; 35.649 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.285      ;
; 35.649 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.285      ;
; 35.739 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.192      ;
; 35.739 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.192      ;
; 35.739 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.192      ;
; 35.739 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.192      ;
; 35.771 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.160      ;
; 35.771 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.160      ;
; 35.771 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.160      ;
; 35.771 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.160      ;
; 35.786 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.145      ;
; 35.786 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.145      ;
; 35.852 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.082      ;
; 35.852 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 4.082      ;
; 35.897 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.034      ;
; 35.897 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.034      ;
; 35.897 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.034      ;
; 35.897 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.034      ;
; 35.897 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.034      ;
; 35.897 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.034      ;
; 35.922 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.009      ;
; 35.922 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 4.009      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.029 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.892      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.032 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.889      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.040 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 3.881      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.850      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.074 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 3.851      ;
; 36.099 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.832      ;
; 36.099 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.832      ;
; 36.100 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.831      ;
; 36.100 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.831      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.196 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.507      ; 0.889      ;
; 0.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.350      ; 0.873      ;
; 0.338 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.350      ; 0.874      ;
; 0.364 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.350      ; 0.900      ;
; 0.365 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.350      ; 0.901      ;
; 0.375 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.324      ; 0.885      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.419      ; 1.038      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.507      ; 1.096      ;
; 0.407 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.419      ; 1.048      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.419      ; 1.052      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.452 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.686      ;
; 0.455 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.688      ;
; 0.458 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.419      ; 1.099      ;
; 0.459 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.052      ; 0.697      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.696      ;
; 0.464 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.698      ;
; 0.470 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.704      ;
; 0.476 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.711      ;
; 0.476 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.312      ; 1.010      ;
; 0.483 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.059      ;
; 0.484 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.717      ;
; 0.498 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.285      ; 1.005      ;
; 0.502 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.735      ;
; 0.502 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.312      ; 1.036      ;
; 0.507 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.312      ; 1.041      ;
; 0.515 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.018      ; 0.719      ;
; 0.517 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.015      ; 0.718      ;
; 0.517 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.015      ; 0.718      ;
; 0.538 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.419      ; 1.179      ;
; 0.540 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.312      ; 1.074      ;
; 0.543 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.312      ; 1.077      ;
; 0.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 1.029      ;
; 0.552 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.312      ; 1.086      ;
; 0.552 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.419      ; 1.193      ;
; 0.552 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.142      ; 0.880      ;
; 0.555 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.324      ; 1.065      ;
; 0.557 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.159      ; 0.902      ;
; 0.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.876      ;
; 0.572 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.877      ;
; 0.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.881      ;
; 0.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.810      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.882      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.811      ;
; 0.583 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.818      ;
; 0.583 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.269      ; 1.074      ;
; 0.601 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.906      ;
; 0.613 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.308      ; 1.107      ;
; 0.623 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.087      ; 0.896      ;
; 0.623 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.098      ; 0.907      ;
; 0.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 0.833      ;
; 0.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.866      ;
; 0.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.866      ;
; 0.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.866      ;
; 0.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.866      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.867      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.308      ; 1.128      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.868      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.868      ;
; 0.643 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 0.845      ;
; 0.649 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.098      ; 0.933      ;
; 0.652 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 0.854      ;
; 0.664 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 0.866      ;
; 0.665 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.098      ; 0.949      ;
; 0.677 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 0.879      ;
; 0.683 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 1.033      ;
; 0.686 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 0.888      ;
; 0.688 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.052      ; 0.926      ;
; 0.689 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.015      ; 0.890      ;
; 0.693 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.694 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.050      ; 0.932      ;
; 0.696 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.028      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.393 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.431      ; 1.046      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.382      ; 1.005      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.431      ; 1.056      ;
; 0.404 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.697      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.094      ; 0.696      ;
; 0.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.380      ; 1.023      ;
; 0.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.686      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.711      ;
; 0.430 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.697      ;
; 0.434 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.698      ;
; 0.434 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.698      ;
; 0.434 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.716      ;
; 0.435 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.700      ;
; 0.445 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.710      ;
; 0.449 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.713      ;
; 0.450 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.372      ; 1.044      ;
; 0.451 ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.738      ;
; 0.458 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.723      ;
; 0.465 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.730      ;
; 0.466 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.731      ;
; 0.467 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.732      ;
; 0.469 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.734      ;
; 0.481 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.372      ; 1.075      ;
; 0.481 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.372      ; 1.075      ;
; 0.530 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.812      ;
; 0.544 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.128      ; 0.858      ;
; 0.544 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.127      ; 0.857      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.095      ; 0.669      ;
; 0.403 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_controller:sram_controller1|state_r.GET_FORES                                                                                                                                   ; sram_controller:sram_controller1|state_r.GET_FORES                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[6]                                                                                                                                              ; sram_controller:sram_controller1|y_r[6]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[0]                                                                                                                                              ; sram_controller:sram_controller1|y_r[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[1]                                                                                                                                              ; sram_controller:sram_controller1|y_r[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[2]                                                                                                                                              ; sram_controller:sram_controller1|y_r[2]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[3]                                                                                                                                              ; sram_controller:sram_controller1|y_r[3]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[4]                                                                                                                                              ; sram_controller:sram_controller1|y_r[4]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[5]                                                                                                                                              ; sram_controller:sram_controller1|y_r[5]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[7]                                                                                                                                              ; sram_controller:sram_controller1|y_r[7]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[12]                                                                                                                                             ; sram_controller:sram_controller1|y_r[12]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[8]                                                                                                                                              ; sram_controller:sram_controller1|y_r[8]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[9]                                                                                                                                              ; sram_controller:sram_controller1|y_r[9]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[10]                                                                                                                                             ; sram_controller:sram_controller1|y_r[10]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[14]                                                                                                                                             ; sram_controller:sram_controller1|y_r[14]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[13]                                                                                                                                             ; sram_controller:sram_controller1|y_r[13]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[15]                                                                                                                                             ; sram_controller:sram_controller1|y_r[15]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|y_r[11]                                                                                                                                             ; sram_controller:sram_controller1|y_r[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|addr_r[0]                                                                                                                                           ; sram_controller:sram_controller1|addr_r[0]                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.094      ; 0.695      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.094      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.696      ;
; 0.440 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.442 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.029      ;
; 0.444 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.031      ;
; 0.444 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.709      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.372      ; 1.050      ;
; 0.458 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.723      ;
; 0.468 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.732      ;
; 0.469 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|addr_r[2]                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.733      ;
; 0.471 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.058      ;
; 0.475 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.372      ; 1.069      ;
; 0.487 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.074      ;
; 0.488 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.075      ;
; 0.489 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.372      ; 1.083      ;
; 0.504 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[4]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.769      ;
; 0.504 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[0]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.769      ;
; 0.506 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[2]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.771      ;
; 0.506 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[3]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.771      ;
; 0.507 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[6]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.772      ;
; 0.507 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[5]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.772      ;
; 0.528 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.115      ;
; 0.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.810      ;
; 0.547 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.811      ;
; 0.564 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.830      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.868      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.849      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.095      ; 0.866      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.094      ; 0.866      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.094      ; 0.866      ;
; 0.587 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.094      ; 0.867      ;
; 0.589 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.094      ; 0.869      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.864      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.866      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.869      ;
; 0.606 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.871      ;
; 0.606 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.872      ;
; 0.612 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.877      ;
; 0.615 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.879      ;
; 0.626 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.891      ;
; 0.626 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.891      ;
; 0.641 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.905      ;
; 0.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.910      ;
; 0.654 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.920      ;
; 0.657 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.433 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.697      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.708      ;
; 0.604 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.868      ;
; 0.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.869      ;
; 0.636 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.901      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.914      ;
; 0.651 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.915      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.671 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.936      ;
; 0.813 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.081      ;
; 0.922 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.189      ;
; 0.953 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.218      ;
; 0.955 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 1.224      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.224      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.225      ;
; 0.960 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.966 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.231      ;
; 0.969 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.236      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.427 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.441 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.445 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.712      ;
; 0.446 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.713      ;
; 0.449 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.457 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.724      ;
; 0.463 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.730      ;
; 0.482 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.748      ;
; 0.489 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.755      ;
; 0.551 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.555 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.560 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.569 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.573 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.840      ;
; 0.576 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.577 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.577 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.585 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.852      ;
; 0.587 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.854      ;
; 0.587 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 0.857      ;
; 0.602 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.614 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.881      ;
; 0.617 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.884      ;
; 0.621 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.627 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.894      ;
; 0.631 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.898      ;
; 0.640 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.658 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.662 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.665 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.671 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.678 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.678 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.683 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.685 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.925     ; 3.801      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 3.781      ;
; 3.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.919     ; 3.855      ;
; 3.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.924     ; 3.831      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.371      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.371      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.371      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.217     ; 3.369      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.218     ; 3.368      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.218     ; 3.368      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.218     ; 3.368      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.218     ; 3.368      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.218     ; 3.368      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.217     ; 3.369      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.371      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.371      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.217     ; 3.369      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.371      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.218     ; 3.368      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.371      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.371      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.218     ; 3.368      ;
; 3.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.370      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                            ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.555      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][0]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][0]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][0]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][1]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][1]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][1]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][2]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][2]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][2]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][3]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][3]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][3]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][4]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][4]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][4]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][5]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][5]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][5]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][6]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][6]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][6]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][7]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][7]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][7]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][8]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][8]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][8]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][9]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][9]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][9]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][10]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][10]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][10]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][11]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][11]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][11]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.549      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.264     ; 3.547      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][12]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.271     ; 3.540      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][12]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.267     ; 3.544      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.546      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][12]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.266     ; 3.545      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
; 13.137 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.250     ; 3.561      ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.720 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.281     ; 5.997      ;
; 13.794 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.220     ; 5.984      ;
; 13.805 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.220     ; 5.973      ;
; 13.911 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.220     ; 5.867      ;
; 14.071 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.220     ; 5.707      ;
; 14.243 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.539      ;
; 14.255 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.527      ;
; 14.353 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.429      ;
; 14.361 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.421      ;
; 14.361 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.421      ;
; 14.364 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.418      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.442 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.157     ; 5.399      ;
; 14.470 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.312      ;
; 14.523 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.259      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.256      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.527 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.399      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.538 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.388      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.152      ;
; 14.631 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 5.151      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.644 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.282      ;
; 14.743 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.220     ; 5.035      ;
; 14.755 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.220     ; 5.023      ;
; 14.793 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.216     ; 4.989      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.122      ;
; 14.860 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.220     ; 4.918      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.842 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.353     ; 5.793      ;
; 13.842 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.353     ; 5.793      ;
; 13.842 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.353     ; 5.793      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 13.969 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.491     ; 5.528      ;
; 14.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.287     ; 5.583      ;
; 14.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.287     ; 5.583      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.303 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 5.298      ;
; 14.675 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 5.594      ;
; 14.675 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 5.594      ;
; 14.675 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 5.594      ;
; 14.994 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.287      ; 5.281      ;
; 14.994 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.287      ; 5.281      ;
; 14.995 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.338      ; 5.331      ;
; 14.995 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.338      ; 5.331      ;
; 14.995 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.338      ; 5.331      ;
; 14.995 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.338      ; 5.331      ;
; 14.995 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.338      ; 5.331      ;
; 14.995 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.338      ; 5.331      ;
; 15.012 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.355      ; 5.331      ;
; 15.012 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.355      ; 5.331      ;
; 15.012 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.355      ; 5.331      ;
; 15.012 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.355      ; 5.331      ;
; 15.012 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.355      ; 5.331      ;
; 15.012 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.355      ; 5.331      ;
; 15.012 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.355      ; 5.331      ;
; 15.012 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.355      ; 5.331      ;
; 15.015 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.378      ; 5.351      ;
; 15.015 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.378      ; 5.351      ;
; 15.015 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.378      ; 5.351      ;
; 15.015 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.378      ; 5.351      ;
; 15.015 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.378      ; 5.351      ;
; 15.015 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.378      ; 5.351      ;
; 15.626 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.796     ; 3.566      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.658 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.765     ; 3.565      ;
; 15.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.933     ; 3.380      ;
; 15.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.933     ; 3.380      ;
; 15.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.933     ; 3.380      ;
; 15.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.922     ; 3.377      ;
; 15.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.922     ; 3.377      ;
; 15.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.922     ; 3.377      ;
; 15.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.922     ; 3.377      ;
; 15.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.922     ; 3.377      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.714 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.708     ; 3.566      ;
; 15.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.882     ; 3.377      ;
; 15.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.882     ; 3.377      ;
; 15.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.882     ; 3.377      ;
; 15.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.882     ; 3.377      ;
; 15.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.882     ; 3.377      ;
; 15.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.882     ; 3.377      ;
; 15.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.882     ; 3.377      ;
; 15.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.882     ; 3.377      ;
; 15.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.674     ; 3.377      ;
; 15.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.674     ; 3.377      ;
; 15.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.674     ; 3.377      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 4.905      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 4.905      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.918      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 4.921      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.918      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 4.921      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.918      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.918      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 4.905      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 4.905      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 4.905      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 4.905      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.906      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 4.907      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 4.903      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 4.909      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.912      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 4.908      ;
; 34.999 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 4.904      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.067 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.340      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.134 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 2.407      ;
; 2.732 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 2.915      ;
; 2.799 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 2.982      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.330      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.330      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.330      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.330      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 3.332      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.102 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 3.328      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.344 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.615      ;
; 3.399 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.670      ;
; 3.399 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.670      ;
; 3.399 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.670      ;
; 3.399 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.670      ;
; 3.399 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.670      ;
; 3.399 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.670      ;
; 3.399 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.670      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.591      ; 3.129      ;
; 2.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.591      ; 3.129      ;
; 2.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.617      ; 3.166      ;
; 2.445 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.433      ; 3.151      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 3.152      ;
; 2.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.420      ; 3.153      ;
; 2.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.420      ; 3.153      ;
; 2.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.420      ; 3.153      ;
; 2.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.420      ; 3.153      ;
; 2.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.420      ; 3.153      ;
; 2.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.420      ; 3.153      ;
; 2.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.420      ; 3.153      ;
; 2.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.395      ; 3.152      ;
; 2.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.395      ; 3.152      ;
; 2.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.395      ; 3.152      ;
; 2.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.395      ; 3.152      ;
; 2.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.395      ; 3.152      ;
; 2.559 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.378      ; 3.153      ;
; 2.559 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.378      ; 3.153      ;
; 2.559 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.378      ; 3.153      ;
; 2.559 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.378      ; 3.153      ;
; 2.559 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.378      ; 3.153      ;
; 2.681 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.238      ; 3.135      ;
; 2.681 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.238      ; 3.135      ;
; 2.681 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.238      ; 3.135      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.021      ; 3.146      ;
; 2.980 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.183      ; 3.379      ;
; 2.980 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.183      ; 3.379      ;
; 2.980 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.183      ; 3.379      ;
; 2.980 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.183      ; 3.379      ;
; 2.980 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.183      ; 3.379      ;
; 2.980 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.183      ; 3.379      ;
; 3.003 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.065     ; 3.154      ;
; 3.003 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.065     ; 3.154      ;
; 3.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.130     ; 3.158      ;
; 3.108 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.165     ; 3.159      ;
; 3.108 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.165     ; 3.159      ;
; 3.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.263     ; 3.167      ;
; 3.214 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.263     ; 3.167      ;
; 3.217 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.273     ; 3.160      ;
; 3.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.068     ; 3.380      ;
; 3.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.068     ; 3.380      ;
; 3.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.068     ; 3.380      ;
; 3.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.068     ; 3.380      ;
; 3.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.068     ; 3.380      ;
; 3.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.068     ; 3.380      ;
; 3.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.068     ; 3.380      ;
; 3.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.068     ; 3.380      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.420     ; 3.169      ;
; 3.393 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.235     ; 3.374      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.446     ; 3.167      ;
; 3.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.462     ; 3.169      ;
; 3.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.462     ; 3.169      ;
; 3.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.462     ; 3.169      ;
; 3.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.462     ; 3.169      ;
; 3.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.462     ; 3.169      ;
; 3.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.462     ; 3.169      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.306 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.574      ;
; 4.306 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.577      ;
; 4.306 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.574      ;
; 4.306 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.577      ;
; 4.306 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.574      ;
; 4.306 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.574      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.574      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.574      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.562      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.563      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.565      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.565      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.568      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.564      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.560      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
; 4.307 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.559      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.181     ; 3.127      ;
; 5.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.181     ; 3.127      ;
; 5.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.181     ; 3.127      ;
; 5.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.181     ; 3.127      ;
; 5.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.181     ; 3.127      ;
; 5.043 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.219     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.229     ; 3.102      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.230     ; 3.101      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.230     ; 3.101      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.230     ; 3.101      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.230     ; 3.101      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.103      ;
; 5.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.649     ; 3.110      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.104      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.102      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.658     ; 3.103      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.104      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.658     ; 3.103      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.104      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.104      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.104      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.104      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.104      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.658     ; 3.103      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.125      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.118      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.653     ; 3.118      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.653     ; 3.118      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.645     ; 3.126      ;
; 5.560 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.365     ; 3.517      ;
; 5.569 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.359     ; 3.532      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.369     ; 3.517      ;
; 5.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.363     ; 3.529      ;
; 5.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.363     ; 3.529      ;
; 5.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.363     ; 3.529      ;
; 5.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.363     ; 3.529      ;
; 5.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.363     ; 3.529      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.110      ;
; 5.052 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.199     ; 3.139      ;
; 5.052 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.199     ; 3.139      ;
; 5.052 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.199     ; 3.139      ;
; 5.052 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.199     ; 3.139      ;
; 5.052 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.199     ; 3.139      ;
; 5.052 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.199     ; 3.139      ;
; 5.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.188     ; 3.162      ;
; 5.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.188     ; 3.162      ;
; 5.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.188     ; 3.162      ;
; 5.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.188     ; 3.162      ;
; 5.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.188     ; 3.162      ;
; 5.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.110      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.110      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.110      ;
; 5.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.110      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.119      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.119      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.119      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.119      ;
; 5.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.265     ; 3.111      ;
; 5.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.265     ; 3.111      ;
; 5.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.265     ; 3.111      ;
; 5.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.265     ; 3.111      ;
; 5.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.265     ; 3.111      ;
; 5.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.265     ; 3.111      ;
; 5.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.265     ; 3.111      ;
; 5.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.265     ; 3.111      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.153      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.139      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.652     ; 3.118      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.635     ; 3.135      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.139      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.637     ; 3.133      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.637     ; 3.133      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.637     ; 3.133      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.139      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.139      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.633     ; 3.137      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.635     ; 3.135      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.635     ; 3.135      ;
; 5.484 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.639     ; 3.131      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[28]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[10]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[4]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[5]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[6]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[7]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[9]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RAS_N                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[10]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[2]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[4]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[5]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[8]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[3]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[4]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[5]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[6]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[8]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[9]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.640 ; 9.828        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.690 ; 9.878        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.793 ; 9.793        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|mI2C_CTRL_CLK|clk                      ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                         ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.695 ; 19.915       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.744 ; 19.979       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[13][0]                                                                                                                                                     ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[13][10]                                                                                                                                                    ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[13][11]                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                      ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.528 ; 499.763      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 499.528 ; 499.763      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 499.530 ; 499.765      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 499.536 ; 499.771      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                            ;
; 499.537 ; 499.772      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                            ;
; 499.539 ; 499.774      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 499.539 ; 499.774      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                             ;
; 499.540 ; 499.775      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                    ;
; 499.540 ; 499.775      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                    ;
; 499.540 ; 499.775      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                     ;
; 499.540 ; 499.775      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                     ;
; 499.540 ; 499.775      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 499.542 ; 499.777      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 499.543 ; 499.778      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 499.543 ; 499.778      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 499.543 ; 499.778      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 499.543 ; 499.778      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 499.583 ; 499.818      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0                            ;
; 499.584 ; 499.819      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0                            ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ;
; 499.584 ; 499.772      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 499.586 ; 499.821      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0                             ;
; 499.587 ; 499.822      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                                                    ;
; 499.587 ; 499.822      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                                                    ;
; 499.587 ; 499.822      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                                                     ;
; 499.587 ; 499.822      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                                                     ;
; 499.593 ; 499.813      ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ;
; 499.593 ; 499.813      ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ;
; 499.593 ; 499.813      ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ;
; 499.593 ; 499.813      ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ;
; 499.593 ; 499.813      ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ;
; 499.593 ; 499.813      ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mSTART                                                                                                                                                                 ;
; 499.593 ; 499.781      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ;
; 499.593 ; 499.781      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ;
; 499.593 ; 499.781      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; 499.593 ; 499.781      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 499.593 ; 499.781      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ;
; 499.594 ; 499.782      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ;
; 499.598 ; 499.833      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0                            ;
; 499.599 ; 499.834      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                            ;
; 499.601 ; 499.836      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0                             ;
; 499.602 ; 499.837      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                                                    ;
; 499.602 ; 499.837      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                                                    ;
; 499.602 ; 499.837      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                                                     ;
; 499.602 ; 499.837      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                                                     ;
; 499.606 ; 499.794      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ;
; 499.606 ; 499.794      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ;
; 499.606 ; 499.794      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ;
; 499.606 ; 499.794      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ;
; 499.606 ; 499.794      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ;
; 499.614 ; 499.802      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; 499.615 ; 499.803      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ;
; 499.615 ; 499.803      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ;
; 499.615 ; 499.803      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ;
; 499.615 ; 499.803      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ;
; 499.615 ; 499.803      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ;
; 499.615 ; 499.803      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ;
; 499.616 ; 499.804      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ;
; 499.616 ; 499.804      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ;
; 499.616 ; 499.804      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ;
; 499.616 ; 499.804      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ;
; 499.616 ; 499.804      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ;
; 499.616 ; 499.804      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ;
; 499.616 ; 499.804      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; 499.616 ; 499.804      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; 499.622 ; 499.810      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; 499.622 ; 499.810      ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; 499.624 ; 499.859      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 499.624 ; 499.859      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 499.626 ; 499.861      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 499.627 ; 499.847      ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ;
; 499.627 ; 499.862      ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                            ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_vga'                                  ;
+----------+--------------+----------------+-----------+---------+------------+---------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+----------+--------------+----------------+-----------+---------+------------+---------+
; 9995.790 ; 10000.000    ; 4.210          ; Port Rate ; clk_vga ; Rise       ; VGA_CLK ;
+----------+--------------+----------------+-----------+---------+------------+---------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.959  ; 4.512  ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.959  ; 4.512  ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 3.661  ; 4.191  ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 3.661  ; 4.191  ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 2.998  ; 3.540  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.755  ; 3.225  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.279  ; 2.707  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.862  ; 3.375  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.070  ; 2.443  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.793  ; 3.280  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.874  ; 3.391  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.711  ; 3.188  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 2.177  ; 2.586  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.706  ; 3.089  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 2.090  ; 2.489  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.272  ; 2.664  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 2.998  ; 3.540  ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.359  ; 2.799  ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 2.052  ; 2.464  ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 4.502  ; 5.033  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 4.502  ; 5.033  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.655  ; 3.210  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.659  ; 4.035  ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 6.161  ; 6.685  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 5.207  ; 5.653  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 4.497  ; 4.909  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 5.212  ; 5.680  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 5.251  ; 5.695  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 5.384  ; 5.826  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 5.352  ; 5.825  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.981  ; 5.450  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 4.987  ; 5.456  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.912  ; 5.355  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 4.992  ; 5.460  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 4.911  ; 5.354  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 4.803  ; 5.237  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 5.079  ; 5.538  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 5.412  ; 5.916  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 5.606  ; 6.087  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 6.161  ; 6.685  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.696  ; 6.214  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.210  ; 5.687  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 5.542  ; 6.017  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 5.008  ; 5.479  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 4.701  ; 5.146  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 4.366  ; 4.767  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 5.241  ; 5.711  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 5.587  ; 6.101  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 5.434  ; 5.921  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 5.546  ; 6.053  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 7.368  ; 7.971  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 7.368  ; 7.971  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 10.158 ; 10.887 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[0]      ; CLOCK2_50   ; 10.158 ; 10.887 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 5.623  ; 6.129  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 6.052  ; 6.650  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.889  ; 6.511  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.806  ; 6.404  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 5.910  ; 6.456  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 6.029  ; 6.650  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 5.828  ; 6.445  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 5.787  ; 6.345  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 5.860  ; 6.427  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 5.457  ; 6.002  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 5.665  ; 6.221  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 5.305  ; 5.784  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 5.463  ; 5.968  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 5.444  ; 5.955  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 6.052  ; 6.623  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 5.885  ; 6.492  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 5.818  ; 6.425  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 5.815  ; 6.403  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 8.242  ; 8.819  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 8.242  ; 8.819  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -2.279 ; -2.799 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -2.279 ; -2.799 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -2.072 ; -2.595 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -2.072 ; -2.595 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -1.627 ; -1.984 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -2.301 ; -2.751 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.847 ; -2.257 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -2.407 ; -2.900 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.627 ; -1.984 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -2.337 ; -2.804 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -2.418 ; -2.913 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -2.259 ; -2.716 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -1.749 ; -2.142 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -2.252 ; -2.620 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -1.661 ; -2.044 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.836 ; -2.213 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -2.531 ; -3.052 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.926 ; -2.348 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -1.631 ; -2.025 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -2.092 ; -2.582 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -3.867 ; -4.363 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -2.092 ; -2.582 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -3.040 ; -3.422 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -3.553 ; -3.932 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -4.364 ; -4.787 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -3.682 ; -4.072 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -4.369 ; -4.813 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -4.407 ; -4.828 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -4.550 ; -4.978 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -4.518 ; -4.976 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -4.147 ; -4.592 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -4.154 ; -4.598 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -4.083 ; -4.502 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -4.158 ; -4.602 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -4.080 ; -4.499 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -3.979 ; -4.389 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -4.256 ; -4.701 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -4.561 ; -5.039 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -4.748 ; -5.204 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -5.293 ; -5.799 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -4.832 ; -5.323 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -4.363 ; -4.816 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -4.685 ; -5.135 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -4.173 ; -4.619 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -3.889 ; -4.320 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -3.553 ; -3.932 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -4.397 ; -4.842 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -4.727 ; -5.214 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -4.596 ; -5.067 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -4.689 ; -5.169 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -5.114 ; -5.682 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -5.114 ; -5.682 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -4.753 ; -5.252 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[0]      ; CLOCK2_50   ; -7.690 ; -8.294 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -4.753 ; -5.252 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -4.459 ; -4.913 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -5.015 ; -5.613 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -4.933 ; -5.507 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -5.016 ; -5.530 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -5.130 ; -5.716 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -4.956 ; -5.548 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -4.897 ; -5.423 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -4.968 ; -5.500 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -4.583 ; -5.094 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -4.773 ; -5.281 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -4.459 ; -4.913 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -4.612 ; -5.090 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -4.594 ; -5.078 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -5.148 ; -5.665 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -5.011 ; -5.594 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -4.946 ; -5.529 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -4.945 ; -5.510 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -7.151 ; -7.692 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -7.151 ; -7.692 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 10.277 ; 10.239 ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 8.224  ; 8.012  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 13.103 ; 13.048 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 8.321  ; 8.428  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 9.158  ; 9.277  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 12.729 ; 12.655 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 9.164  ; 9.281  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 13.094 ; 12.974 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 13.103 ; 13.048 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.510  ; 9.722  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 12.867 ; 12.839 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 10.217 ; 10.404 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 10.693 ; 11.197 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 8.632  ; 8.697  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.413  ; 6.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.388  ; 6.336  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 7.065  ; 6.958  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.979  ; 7.017  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.868  ; 5.848  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.603  ; 5.646  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 7.770  ; 7.849  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.426  ; 5.504  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.823  ; 6.736  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.844  ; 5.864  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 8.632  ; 8.697  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 6.963  ; 6.891  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 8.114  ; 8.047  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 7.912  ; 7.706  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 8.114  ; 8.047  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 7.617  ; 7.445  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 9.504  ; 9.504  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 7.799  ; 7.855  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 14.822 ; 14.601 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.969  ; 9.899  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 13.223 ; 13.147 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 11.212 ; 11.189 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 9.949  ; 9.918  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 9.806  ; 9.774  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 9.700  ; 9.801  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 10.661 ; 10.639 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 10.609 ; 10.530 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 10.759 ; 10.601 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 12.155 ; 11.867 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 9.530  ; 9.468  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 11.648 ; 11.648 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 10.619 ; 10.432 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 10.261 ; 10.092 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 11.372 ; 11.259 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 9.821  ; 9.821  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 10.921 ; 10.805 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 10.542 ; 10.437 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 10.300 ; 10.174 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 11.342 ; 11.258 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 10.660 ; 10.707 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 10.697 ; 10.733 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 14.822 ; 14.601 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 13.702 ; 13.665 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 9.864  ; 9.928  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 12.034 ; 11.976 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 9.561  ; 9.527  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 13.923 ; 13.849 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 9.411  ; 9.439  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 11.545 ; 11.405 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 10.062 ; 10.031 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 12.751 ; 12.472 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 8.126  ; 8.139  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 3.804  ; 3.745  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.832  ; 4.805  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.061  ; 4.987  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 8.126  ; 8.139  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 7.899  ; 8.016  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 7.327  ; 7.156  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.179 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.335 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.849  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.693  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.832  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 12.727 ; 12.479 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 9.296  ; 9.245  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 11.792 ; 11.862 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 8.904  ; 8.981  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 9.612  ; 9.496  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 9.372  ; 9.295  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 12.727 ; 12.479 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 12.323 ; 12.399 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 11.427 ; 11.824 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 11.323 ; 11.436 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 10.475 ; 10.581 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 9.484  ; 9.566  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 11.427 ; 11.824 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50   ; 13.352 ; 13.102 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50   ; 12.776 ; 12.564 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50   ; 13.352 ; 13.102 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50   ; 13.081 ; 12.785 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50   ; 12.574 ; 12.532 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50   ; 11.511 ; 11.428 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50   ; 12.867 ; 12.597 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50   ; 11.867 ; 11.977 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50   ; 11.886 ; 11.965 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50   ; 11.037 ; 11.128 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50   ; 11.847 ; 11.928 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50   ; 11.886 ; 11.965 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50   ; 11.886 ; 11.965 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX4[*]        ; CLOCK2_50   ; 14.200 ; 14.125 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[0]       ; CLOCK2_50   ; 13.916 ; 13.672 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[1]       ; CLOCK2_50   ; 14.200 ; 14.125 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[2]       ; CLOCK2_50   ; 12.277 ; 12.271 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[3]       ; CLOCK2_50   ; 12.640 ; 12.545 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[4]       ; CLOCK2_50   ; 12.576 ; 12.375 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[5]       ; CLOCK2_50   ; 12.821 ; 12.605 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[6]       ; CLOCK2_50   ; 12.754 ; 12.812 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX5[*]        ; CLOCK2_50   ; 12.292 ; 12.389 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[0]       ; CLOCK2_50   ; 11.731 ; 11.867 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[3]       ; CLOCK2_50   ; 12.292 ; 12.389 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[4]       ; CLOCK2_50   ; 12.282 ; 12.379 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[5]       ; CLOCK2_50   ; 11.903 ; 12.033 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 8.277  ; 8.040  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 7.253  ; 7.076  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 5.978  ; 5.851  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 7.320  ; 7.190  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 5.214  ; 5.138  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 6.023  ; 5.896  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 5.420  ; 5.332  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 5.627  ; 5.508  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 6.189  ; 6.150  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 5.463  ; 5.376  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.373  ; 6.995  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 6.023  ; 5.898  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.076  ; 4.971  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 7.590  ; 7.245  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.047  ; 4.951  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 5.027  ; 4.921  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 8.277  ; 8.040  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.483  ; 6.326  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 5.127  ; 5.047  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 5.531  ; 5.434  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.416  ; 6.040  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 12.805 ; 12.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 11.229 ; 11.148 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 11.463 ; 11.304 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 12.030 ; 11.790 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 11.439 ; 11.308 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 11.280 ; 11.180 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 12.204 ; 12.060 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 11.652 ; 11.480 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 11.311 ; 11.080 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 11.220 ; 11.015 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 11.431 ; 11.390 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 11.117 ; 10.961 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 11.756 ; 11.606 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 12.805 ; 12.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 10.757 ; 10.674 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 12.324 ; 12.116 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 12.603 ; 12.435 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 13.681 ; 13.904 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 9.081  ; 9.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 6.458  ; 6.474  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 8.803  ; 8.859  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 9.081  ; 9.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 8.682  ; 8.641  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 8.634  ; 8.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 8.253  ; 8.208  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 7.198  ; 7.158  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 7.788  ; 7.626  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 8.615  ; 8.436  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 10.593 ; 10.619 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 10.593 ; 10.619 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 9.442  ; 9.291  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 9.041  ; 8.937  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 7.174  ; 7.263  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 10.463 ; 10.461 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 9.889  ; 9.820  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.940  ; 6.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 6.562  ; 6.645  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 7.814  ; 7.705  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 8.954  ; 8.810  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 8.610  ; 8.485  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 8.954  ; 8.810  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.232  ; 7.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.104  ; 6.144  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 8.819  ; 8.736  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 8.399  ; 8.381  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.968  ; 6.076  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 6.603  ; 6.683  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.892  ; 5.849  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 9.905  ; 9.865  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 7.938  ; 7.730  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 8.030  ; 8.131  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 8.030  ; 8.131  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.834  ; 8.946  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 12.264 ; 12.192 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.843  ; 8.953  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 12.613 ; 12.497 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 12.624 ; 12.569 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.173  ; 9.374  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 12.396 ; 12.368 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 9.851  ; 10.028 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 9.889  ; 10.389 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.762  ; 4.834  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 5.715  ; 5.742  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.691  ; 5.637  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 6.335  ; 6.229  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.258  ; 6.291  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.191  ; 5.168  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 4.936  ; 4.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 7.012  ; 7.084  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 4.762  ; 4.834  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.108  ; 6.021  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.168  ; 5.183  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 7.840  ; 7.899  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 6.244  ; 6.170  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 7.148  ; 6.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 7.148  ; 6.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 7.347  ; 7.279  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 6.870  ; 6.701  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 8.683  ; 8.679  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 7.045  ; 7.096  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 6.769  ; 6.753  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 8.116  ; 8.021  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 10.907 ; 10.819 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 8.719  ; 8.645  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 7.881  ; 7.794  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 7.157  ; 7.118  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 7.454  ; 7.517  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 8.264  ; 8.274  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 7.370  ; 7.384  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 7.980  ; 7.899  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 9.749  ; 9.476  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 6.769  ; 6.753  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 8.892  ; 8.931  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 8.950  ; 8.901  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 7.883  ; 7.854  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 8.945  ; 8.963  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 7.530  ; 7.536  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 7.782  ; 7.740  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 8.262  ; 8.251  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 7.964  ; 7.951  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 8.532  ; 8.512  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 7.702  ; 7.742  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 7.837  ; 7.870  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 12.261 ; 12.170 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 11.138 ; 11.038 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 7.814  ; 7.864  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 9.919  ; 9.865  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 7.319  ; 7.326  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 11.857 ; 11.769 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 6.805  ; 6.825  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 9.246  ; 9.064  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 8.525  ; 8.569  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 10.041 ; 9.903  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 3.211  ; 3.151  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 3.211  ; 3.151  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.197  ; 4.167  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 4.418  ; 4.342  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 7.353  ; 7.362  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 7.140  ; 7.249  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 6.592  ; 6.424  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.723 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.877 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.306  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.153  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.288  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 5.441  ; 5.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 5.689  ; 5.647  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 8.176  ; 8.191  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 5.441  ; 5.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 5.986  ; 5.879  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 5.757  ; 5.685  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 9.110  ; 8.766  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 8.548  ; 8.643  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 6.062  ; 6.201  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 7.821  ; 7.990  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 7.013  ; 7.175  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 6.062  ; 6.201  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 7.993  ; 8.446  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50   ; 7.214  ; 7.205  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50   ; 8.404  ; 8.221  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50   ; 8.990  ; 8.732  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50   ; 8.768  ; 8.499  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50   ; 8.188  ; 8.190  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50   ; 7.214  ; 7.205  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50   ; 8.506  ; 8.264  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50   ; 7.545  ; 7.672  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50   ; 6.787  ; 6.895  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50   ; 6.787  ; 6.895  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50   ; 7.563  ; 7.661  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50   ; 7.602  ; 7.699  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50   ; 7.602  ; 7.699  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX4[*]        ; CLOCK2_50   ; 7.267  ; 7.157  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[0]       ; CLOCK2_50   ; 8.761  ; 8.488  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[1]       ; CLOCK2_50   ; 9.054  ; 8.986  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[2]       ; CLOCK2_50   ; 7.267  ; 7.157  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[3]       ; CLOCK2_50   ; 7.543  ; 7.412  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[4]       ; CLOCK2_50   ; 7.475  ; 7.344  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[5]       ; CLOCK2_50   ; 7.713  ; 7.566  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[6]       ; CLOCK2_50   ; 7.672  ; 7.812  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX5[*]        ; CLOCK2_50   ; 8.102  ; 8.398  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[0]       ; CLOCK2_50   ; 8.102  ; 8.398  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[3]       ; CLOCK2_50   ; 8.643  ; 8.900  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[4]       ; CLOCK2_50   ; 8.633  ; 8.890  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[5]       ; CLOCK2_50   ; 8.268  ; 8.556  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 4.386  ; 4.280  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 6.522  ; 6.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 5.297  ; 5.170  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 6.587  ; 6.458  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.564  ; 4.487  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 5.341  ; 5.215  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.762  ; 4.673  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.960  ; 4.842  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 5.500  ; 5.460  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 4.804  ; 4.716  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 6.714  ; 6.336  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 5.343  ; 5.218  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.433  ; 4.329  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.924  ; 6.576  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 4.405  ; 4.310  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.386  ; 4.280  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 7.588  ; 7.343  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 5.783  ; 5.629  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.480  ; 4.399  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.867  ; 4.770  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 5.795  ; 5.418  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 5.544  ; 5.425  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 5.681  ; 5.608  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 5.902  ; 5.756  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 6.453  ; 6.227  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 5.885  ; 5.766  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.544  ; 5.425  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 6.577  ; 6.492  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 6.094  ; 5.968  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.776  ; 5.591  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 7.230  ; 7.139  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 7.409  ; 7.292  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 6.698  ; 6.662  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 7.985  ; 7.724  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 9.034  ; 8.877  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 7.570  ; 7.468  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 8.301  ; 8.204  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 8.666  ; 8.632  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 5.177  ; 5.153  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 5.759  ; 5.771  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 5.759  ; 5.771  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 8.011  ; 8.060  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 8.277  ; 8.217  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 7.894  ; 7.851  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 7.848  ; 7.806  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 7.482  ; 7.435  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 6.468  ; 6.425  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 7.035  ; 6.876  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 7.829  ; 7.652  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.134  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 5.859  ; 5.934  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 9.727  ; 9.749  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 8.622  ; 8.474  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 8.238  ; 8.134  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 6.444  ; 6.526  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 9.604  ; 9.598  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 9.053  ; 8.983  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.220  ; 6.258  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 5.859  ; 5.934  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 7.059  ; 6.950  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 5.288  ; 5.387  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 7.823  ; 7.700  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 8.154  ; 8.011  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.502  ; 6.543  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 5.417  ; 5.452  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 8.024  ; 7.940  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 7.621  ; 7.600  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.288  ; 5.387  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 5.897  ; 5.970  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.216  ; 5.170  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.645  ;        ;        ; 9.189  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;        ;        ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.552  ;        ;        ; 9.019  ;
; SW[3]      ; HEX2[0]     ; 15.873 ; 15.656 ; 16.421 ; 16.204 ;
; SW[3]      ; HEX2[1]     ; 16.449 ; 16.199 ; 16.997 ; 16.747 ;
; SW[3]      ; HEX2[2]     ; 16.178 ; 15.882 ; 16.726 ; 16.430 ;
; SW[3]      ; HEX2[3]     ; 15.671 ; 15.626 ; 16.219 ; 16.174 ;
; SW[3]      ; HEX2[4]     ; 14.608 ; 14.520 ; 15.156 ; 15.068 ;
; SW[3]      ; HEX2[5]     ; 15.964 ; 15.694 ; 16.512 ; 16.242 ;
; SW[3]      ; HEX2[6]     ; 14.964 ; 15.074 ; 15.512 ; 15.622 ;
; SW[3]      ; HEX3[0]     ; 14.029 ; 14.225 ; 14.573 ; 14.773 ;
; SW[3]      ; HEX3[3]     ; 14.839 ; 15.025 ; 15.383 ; 15.573 ;
; SW[3]      ; HEX3[4]     ; 14.878 ; 15.062 ; 15.422 ; 15.610 ;
; SW[3]      ; HEX3[5]     ; 14.878 ; 15.062 ; 15.422 ; 15.610 ;
; SW[3]      ; HEX4[0]     ; 17.054 ; 16.768 ; 17.556 ; 17.270 ;
; SW[3]      ; HEX4[1]     ; 17.306 ; 17.304 ; 17.808 ; 17.806 ;
; SW[3]      ; HEX4[2]     ; 15.475 ; 15.367 ; 15.977 ; 15.869 ;
; SW[3]      ; HEX4[3]     ; 15.779 ; 15.641 ; 16.281 ; 16.143 ;
; SW[3]      ; HEX4[4]     ; 15.672 ; 15.573 ; 16.174 ; 16.075 ;
; SW[3]      ; HEX4[5]     ; 15.917 ; 15.803 ; 16.419 ; 16.305 ;
; SW[3]      ; HEX4[6]     ; 15.850 ; 16.010 ; 16.352 ; 16.512 ;
; SW[3]      ; HEX5[0]     ; 15.354 ; 15.557 ; 15.833 ; 16.066 ;
; SW[3]      ; HEX5[3]     ; 15.915 ; 16.079 ; 16.394 ; 16.588 ;
; SW[3]      ; HEX5[4]     ; 15.905 ; 16.069 ; 16.384 ; 16.578 ;
; SW[3]      ; HEX5[5]     ; 15.526 ; 15.723 ; 16.005 ; 16.232 ;
; SW[3]      ; LEDR[3]     ; 8.484  ;        ;        ; 8.911  ;
; SW[4]      ; HEX2[0]     ; 16.075 ; 15.907 ; 16.604 ; 16.436 ;
; SW[4]      ; HEX2[1]     ; 16.705 ; 16.428 ; 17.234 ; 16.957 ;
; SW[4]      ; HEX2[2]     ; 16.398 ; 16.129 ; 16.927 ; 16.658 ;
; SW[4]      ; HEX2[3]     ; 15.862 ; 15.866 ; 16.391 ; 16.395 ;
; SW[4]      ; HEX2[4]     ; 14.815 ; 14.775 ; 15.344 ; 15.304 ;
; SW[4]      ; HEX2[5]     ; 16.178 ; 15.936 ; 16.707 ; 16.465 ;
; SW[4]      ; HEX2[6]     ; 15.206 ; 15.309 ; 15.735 ; 15.838 ;
; SW[4]      ; HEX3[0]     ; 14.354 ; 14.456 ; 14.883 ; 14.985 ;
; SW[4]      ; HEX3[3]     ; 15.164 ; 15.256 ; 15.693 ; 15.785 ;
; SW[4]      ; HEX3[4]     ; 15.203 ; 15.293 ; 15.732 ; 15.822 ;
; SW[4]      ; HEX3[5]     ; 15.203 ; 15.293 ; 15.732 ; 15.822 ;
; SW[4]      ; HEX4[0]     ; 17.253 ; 16.967 ; 17.835 ; 17.549 ;
; SW[4]      ; HEX4[1]     ; 17.505 ; 17.503 ; 18.087 ; 18.085 ;
; SW[4]      ; HEX4[2]     ; 15.674 ; 15.566 ; 16.256 ; 16.148 ;
; SW[4]      ; HEX4[3]     ; 15.978 ; 15.840 ; 16.560 ; 16.422 ;
; SW[4]      ; HEX4[4]     ; 15.871 ; 15.772 ; 16.453 ; 16.354 ;
; SW[4]      ; HEX4[5]     ; 16.116 ; 16.002 ; 16.698 ; 16.584 ;
; SW[4]      ; HEX4[6]     ; 16.049 ; 16.209 ; 16.631 ; 16.791 ;
; SW[4]      ; HEX5[0]     ; 14.955 ; 15.188 ; 15.526 ; 15.720 ;
; SW[4]      ; HEX5[3]     ; 15.516 ; 15.710 ; 16.087 ; 16.242 ;
; SW[4]      ; HEX5[4]     ; 15.506 ; 15.700 ; 16.077 ; 16.232 ;
; SW[4]      ; HEX5[5]     ; 15.127 ; 15.354 ; 15.698 ; 15.886 ;
; SW[4]      ; LEDR[4]     ; 8.402  ;        ;        ; 8.916  ;
; SW[5]      ; HEX2[0]     ; 17.645 ; 17.433 ; 18.224 ; 18.012 ;
; SW[5]      ; HEX2[1]     ; 18.221 ; 17.971 ; 18.800 ; 18.550 ;
; SW[5]      ; HEX2[2]     ; 17.950 ; 17.654 ; 18.529 ; 18.233 ;
; SW[5]      ; HEX2[3]     ; 17.443 ; 17.401 ; 18.022 ; 17.980 ;
; SW[5]      ; HEX2[4]     ; 16.380 ; 16.297 ; 16.959 ; 16.876 ;
; SW[5]      ; HEX2[5]     ; 17.736 ; 17.466 ; 18.315 ; 18.045 ;
; SW[5]      ; HEX2[6]     ; 16.736 ; 16.846 ; 17.315 ; 17.425 ;
; SW[5]      ; HEX3[0]     ; 15.906 ; 15.997 ; 16.485 ; 16.576 ;
; SW[5]      ; HEX3[3]     ; 16.716 ; 16.797 ; 17.295 ; 17.376 ;
; SW[5]      ; HEX3[4]     ; 16.755 ; 16.834 ; 17.334 ; 17.413 ;
; SW[5]      ; HEX3[5]     ; 16.755 ; 16.834 ; 17.334 ; 17.413 ;
; SW[5]      ; HEX4[0]     ; 16.917 ; 16.673 ; 17.492 ; 17.248 ;
; SW[5]      ; HEX4[1]     ; 17.201 ; 17.126 ; 17.776 ; 17.701 ;
; SW[5]      ; HEX4[2]     ; 15.278 ; 15.272 ; 15.853 ; 15.847 ;
; SW[5]      ; HEX4[3]     ; 15.641 ; 15.546 ; 16.216 ; 16.121 ;
; SW[5]      ; HEX4[4]     ; 15.577 ; 15.376 ; 16.152 ; 15.951 ;
; SW[5]      ; HEX4[5]     ; 15.822 ; 15.606 ; 16.397 ; 16.181 ;
; SW[5]      ; HEX4[6]     ; 15.755 ; 15.813 ; 16.330 ; 16.388 ;
; SW[5]      ; HEX5[0]     ; 15.462 ; 15.654 ; 16.038 ; 16.227 ;
; SW[5]      ; HEX5[3]     ; 16.023 ; 16.176 ; 16.599 ; 16.749 ;
; SW[5]      ; HEX5[4]     ; 16.013 ; 16.166 ; 16.589 ; 16.739 ;
; SW[5]      ; HEX5[5]     ; 15.634 ; 15.820 ; 16.210 ; 16.393 ;
; SW[5]      ; LEDR[5]     ; 8.554  ;        ;        ; 9.118  ;
; SW[6]      ; HEX2[0]     ; 16.802 ; 16.587 ; 17.325 ; 17.108 ;
; SW[6]      ; HEX2[1]     ; 17.378 ; 17.128 ; 17.901 ; 17.651 ;
; SW[6]      ; HEX2[2]     ; 17.107 ; 16.811 ; 17.630 ; 17.334 ;
; SW[6]      ; HEX2[3]     ; 16.600 ; 16.555 ; 17.123 ; 17.078 ;
; SW[6]      ; HEX2[4]     ; 15.537 ; 15.451 ; 16.060 ; 15.972 ;
; SW[6]      ; HEX2[5]     ; 16.893 ; 16.623 ; 17.416 ; 17.146 ;
; SW[6]      ; HEX2[6]     ; 15.893 ; 16.003 ; 16.416 ; 16.526 ;
; SW[6]      ; HEX3[0]     ; 15.060 ; 15.154 ; 15.574 ; 15.677 ;
; SW[6]      ; HEX3[3]     ; 15.870 ; 15.954 ; 16.384 ; 16.477 ;
; SW[6]      ; HEX3[4]     ; 15.909 ; 15.991 ; 16.423 ; 16.514 ;
; SW[6]      ; HEX3[5]     ; 15.909 ; 15.991 ; 16.423 ; 16.514 ;
; SW[6]      ; HEX4[0]     ; 17.498 ; 17.254 ; 18.026 ; 17.782 ;
; SW[6]      ; HEX4[1]     ; 17.782 ; 17.707 ; 18.310 ; 18.235 ;
; SW[6]      ; HEX4[2]     ; 15.859 ; 15.853 ; 16.387 ; 16.381 ;
; SW[6]      ; HEX4[3]     ; 16.222 ; 16.127 ; 16.750 ; 16.655 ;
; SW[6]      ; HEX4[4]     ; 16.158 ; 15.957 ; 16.686 ; 16.485 ;
; SW[6]      ; HEX4[5]     ; 16.403 ; 16.187 ; 16.931 ; 16.715 ;
; SW[6]      ; HEX4[6]     ; 16.336 ; 16.394 ; 16.864 ; 16.922 ;
; SW[6]      ; HEX5[0]     ; 15.812 ; 15.957 ; 16.382 ; 16.527 ;
; SW[6]      ; HEX5[3]     ; 16.373 ; 16.479 ; 16.943 ; 17.049 ;
; SW[6]      ; HEX5[4]     ; 16.363 ; 16.469 ; 16.933 ; 17.039 ;
; SW[6]      ; HEX5[5]     ; 15.984 ; 16.123 ; 16.554 ; 16.693 ;
; SW[6]      ; LEDR[6]     ; 8.924  ;        ;        ; 9.477  ;
; SW[7]      ; HEX2[0]     ; 12.585 ; 12.380 ; 13.059 ; 12.877 ;
; SW[7]      ; HEX2[1]     ; 13.214 ; 12.902 ; 13.688 ; 13.398 ;
; SW[7]      ; HEX2[2]     ; 12.908 ; 12.600 ; 13.382 ; 13.099 ;
; SW[7]      ; HEX2[3]     ; 12.373 ; 12.340 ; 12.847 ; 12.836 ;
; SW[7]      ; HEX2[4]     ; 11.325 ; 11.246 ; 11.799 ; 11.745 ;
; SW[7]      ; HEX2[5]     ; 12.688 ; 12.409 ; 13.162 ; 12.906 ;
; SW[7]      ; HEX2[6]     ; 11.679 ; 11.819 ; 12.176 ; 12.293 ;
; SW[7]      ; HEX3[0]     ; 10.887 ; 10.915 ; 11.361 ; 11.426 ;
; SW[7]      ; HEX3[3]     ; 11.697 ; 11.715 ; 12.171 ; 12.226 ;
; SW[7]      ; HEX3[4]     ; 11.736 ; 11.752 ; 12.210 ; 12.263 ;
; SW[7]      ; HEX3[5]     ; 11.736 ; 11.752 ; 12.210 ; 12.263 ;
; SW[7]      ; HEX4[0]     ; 13.293 ; 13.011 ; 13.768 ; 13.503 ;
; SW[7]      ; HEX4[1]     ; 13.596 ; 13.532 ; 14.071 ; 14.021 ;
; SW[7]      ; HEX4[2]     ; 11.730 ; 11.620 ; 12.205 ; 12.108 ;
; SW[7]      ; HEX4[3]     ; 12.015 ; 11.885 ; 12.490 ; 12.374 ;
; SW[7]      ; HEX4[4]     ; 11.952 ; 11.818 ; 12.427 ; 12.310 ;
; SW[7]      ; HEX4[5]     ; 12.198 ; 12.050 ; 12.673 ; 12.538 ;
; SW[7]      ; HEX4[6]     ; 12.160 ; 12.301 ; 12.648 ; 12.776 ;
; SW[7]      ; HEX5[0]     ; 12.612 ; 12.752 ; 13.087 ; 13.255 ;
; SW[7]      ; HEX5[3]     ; 13.173 ; 13.274 ; 13.648 ; 13.777 ;
; SW[7]      ; HEX5[4]     ; 13.163 ; 13.264 ; 13.638 ; 13.767 ;
; SW[7]      ; HEX5[5]     ; 12.784 ; 12.918 ; 13.259 ; 13.421 ;
; SW[7]      ; LEDR[7]     ; 8.613  ;        ;        ; 9.177  ;
; SW[8]      ; LEDR[8]     ; 8.864  ;        ;        ; 9.441  ;
; SW[9]      ; LEDR[9]     ; 9.792  ;        ;        ; 10.424 ;
; SW[10]     ; LEDR[10]    ; 9.232  ;        ;        ; 9.828  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;        ;        ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.121  ;        ;        ; 9.647  ;
; SW[13]     ; LEDR[13]    ; 8.860  ;        ;        ; 9.444  ;
; SW[14]     ; LEDR[14]    ; 8.845  ;        ;        ; 9.425  ;
; SW[15]     ; LEDR[15]    ; 10.487 ;        ;        ; 11.138 ;
; SW[16]     ; LEDR[16]    ; 8.867  ;        ;        ; 9.451  ;
; SW[17]     ; LEDR[17]    ; 8.797  ;        ;        ; 9.364  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.349  ;        ;        ; 8.874  ;
; SW[1]      ; LEDR[1]     ; 8.153  ;        ;        ; 8.666  ;
; SW[2]      ; LEDR[2]     ; 8.258  ;        ;        ; 8.708  ;
; SW[3]      ; HEX2[0]     ; 12.885 ; 12.716 ; 13.381 ; 13.213 ;
; SW[3]      ; HEX2[1]     ; 13.486 ; 13.182 ; 13.983 ; 13.678 ;
; SW[3]      ; HEX2[2]     ; 13.245 ; 12.931 ; 13.742 ; 13.427 ;
; SW[3]      ; HEX2[3]     ; 12.680 ; 12.672 ; 13.177 ; 13.168 ;
; SW[3]      ; HEX2[4]     ; 11.711 ; 11.652 ; 12.208 ; 12.148 ;
; SW[3]      ; HEX2[5]     ; 12.985 ; 12.705 ; 13.481 ; 13.201 ;
; SW[3]      ; HEX2[6]     ; 12.013 ; 12.150 ; 12.509 ; 12.647 ;
; SW[3]      ; HEX3[0]     ; 11.284 ; 11.335 ; 11.781 ; 11.831 ;
; SW[3]      ; HEX3[3]     ; 12.060 ; 12.101 ; 12.557 ; 12.597 ;
; SW[3]      ; HEX3[4]     ; 12.099 ; 12.139 ; 12.596 ; 12.635 ;
; SW[3]      ; HEX3[5]     ; 12.099 ; 12.139 ; 12.596 ; 12.635 ;
; SW[3]      ; HEX4[0]     ; 13.214 ; 12.933 ; 13.731 ; 13.458 ;
; SW[3]      ; HEX4[1]     ; 13.506 ; 13.430 ; 14.024 ; 13.956 ;
; SW[3]      ; HEX4[2]     ; 11.720 ; 11.602 ; 12.237 ; 12.127 ;
; SW[3]      ; HEX4[3]     ; 11.997 ; 11.858 ; 12.513 ; 12.382 ;
; SW[3]      ; HEX4[4]     ; 11.928 ; 11.789 ; 12.445 ; 12.314 ;
; SW[3]      ; HEX4[5]     ; 12.166 ; 12.011 ; 12.683 ; 12.536 ;
; SW[3]      ; HEX4[6]     ; 12.117 ; 12.265 ; 12.642 ; 12.782 ;
; SW[3]      ; HEX5[0]     ; 12.587 ; 12.743 ; 13.072 ; 13.277 ;
; SW[3]      ; HEX5[3]     ; 13.128 ; 13.245 ; 13.613 ; 13.779 ;
; SW[3]      ; HEX5[4]     ; 13.118 ; 13.235 ; 13.603 ; 13.769 ;
; SW[3]      ; HEX5[5]     ; 12.753 ; 12.901 ; 13.238 ; 13.435 ;
; SW[3]      ; LEDR[3]     ; 8.192  ;        ;        ; 8.604  ;
; SW[4]      ; HEX2[0]     ; 12.444 ; 12.243 ; 12.986 ; 12.777 ;
; SW[4]      ; HEX2[1]     ; 13.047 ; 12.742 ; 13.589 ; 13.276 ;
; SW[4]      ; HEX2[2]     ; 12.795 ; 12.456 ; 13.294 ; 13.020 ;
; SW[4]      ; HEX2[3]     ; 12.248 ; 12.212 ; 12.790 ; 12.746 ;
; SW[4]      ; HEX2[4]     ; 11.230 ; 11.187 ; 11.794 ; 11.686 ;
; SW[4]      ; HEX2[5]     ; 12.546 ; 12.309 ; 13.110 ; 12.808 ;
; SW[4]      ; HEX2[6]     ; 11.575 ; 11.756 ; 12.139 ; 12.255 ;
; SW[4]      ; HEX3[0]     ; 11.356 ; 11.462 ; 11.877 ; 12.018 ;
; SW[4]      ; HEX3[3]     ; 12.132 ; 12.228 ; 12.653 ; 12.784 ;
; SW[4]      ; HEX3[4]     ; 12.171 ; 12.266 ; 12.692 ; 12.822 ;
; SW[4]      ; HEX3[5]     ; 12.171 ; 12.266 ; 12.692 ; 12.822 ;
; SW[4]      ; HEX4[0]     ; 13.379 ; 13.105 ; 13.904 ; 13.622 ;
; SW[4]      ; HEX4[1]     ; 13.655 ; 13.609 ; 14.180 ; 14.126 ;
; SW[4]      ; HEX4[2]     ; 11.889 ; 11.790 ; 12.406 ; 12.315 ;
; SW[4]      ; HEX4[3]     ; 12.138 ; 12.025 ; 12.663 ; 12.542 ;
; SW[4]      ; HEX4[4]     ; 12.093 ; 11.961 ; 12.618 ; 12.478 ;
; SW[4]      ; HEX4[5]     ; 12.336 ; 12.200 ; 12.853 ; 12.725 ;
; SW[4]      ; HEX4[6]     ; 12.286 ; 12.411 ; 12.803 ; 12.936 ;
; SW[4]      ; HEX5[0]     ; 12.781 ; 12.957 ; 13.306 ; 13.474 ;
; SW[4]      ; HEX5[3]     ; 13.322 ; 13.459 ; 13.847 ; 13.976 ;
; SW[4]      ; HEX5[4]     ; 13.312 ; 13.449 ; 13.837 ; 13.966 ;
; SW[4]      ; HEX5[5]     ; 12.947 ; 13.115 ; 13.472 ; 13.632 ;
; SW[4]      ; LEDR[4]     ; 8.114  ;        ;        ; 8.609  ;
; SW[5]      ; HEX2[0]     ; 12.591 ; 12.384 ; 13.075 ; 12.874 ;
; SW[5]      ; HEX2[1]     ; 13.194 ; 12.883 ; 13.678 ; 13.373 ;
; SW[5]      ; HEX2[2]     ; 12.901 ; 12.603 ; 13.393 ; 13.087 ;
; SW[5]      ; HEX2[3]     ; 12.395 ; 12.353 ; 12.879 ; 12.843 ;
; SW[5]      ; HEX2[4]     ; 11.377 ; 11.293 ; 11.861 ; 11.785 ;
; SW[5]      ; HEX2[5]     ; 12.693 ; 12.415 ; 13.177 ; 12.907 ;
; SW[5]      ; HEX2[6]     ; 11.722 ; 11.862 ; 12.206 ; 12.354 ;
; SW[5]      ; HEX3[0]     ; 11.682 ; 11.767 ; 12.152 ; 12.229 ;
; SW[5]      ; HEX3[3]     ; 12.458 ; 12.533 ; 12.928 ; 12.995 ;
; SW[5]      ; HEX3[4]     ; 12.497 ; 12.571 ; 12.967 ; 13.033 ;
; SW[5]      ; HEX3[5]     ; 12.497 ; 12.571 ; 12.967 ; 13.033 ;
; SW[5]      ; HEX4[0]     ; 13.255 ; 12.982 ; 13.815 ; 13.542 ;
; SW[5]      ; HEX4[1]     ; 13.548 ; 13.480 ; 14.108 ; 14.040 ;
; SW[5]      ; HEX4[2]     ; 11.761 ; 11.651 ; 12.321 ; 12.211 ;
; SW[5]      ; HEX4[3]     ; 12.037 ; 11.906 ; 12.597 ; 12.466 ;
; SW[5]      ; HEX4[4]     ; 11.969 ; 11.838 ; 12.529 ; 12.398 ;
; SW[5]      ; HEX4[5]     ; 12.207 ; 12.060 ; 12.767 ; 12.620 ;
; SW[5]      ; HEX4[6]     ; 12.166 ; 12.306 ; 12.726 ; 12.866 ;
; SW[5]      ; HEX5[0]     ; 12.596 ; 12.805 ; 13.156 ; 13.402 ;
; SW[5]      ; HEX5[3]     ; 13.137 ; 13.307 ; 13.697 ; 13.904 ;
; SW[5]      ; HEX5[4]     ; 13.127 ; 13.297 ; 13.687 ; 13.894 ;
; SW[5]      ; HEX5[5]     ; 12.762 ; 12.963 ; 13.322 ; 13.560 ;
; SW[5]      ; LEDR[5]     ; 8.260  ;        ;        ; 8.803  ;
; SW[6]      ; HEX2[0]     ; 13.364 ; 13.163 ; 13.864 ; 13.663 ;
; SW[6]      ; HEX2[1]     ; 13.967 ; 13.662 ; 14.467 ; 14.162 ;
; SW[6]      ; HEX2[2]     ; 13.687 ; 13.376 ; 14.222 ; 13.876 ;
; SW[6]      ; HEX2[3]     ; 13.168 ; 13.132 ; 13.668 ; 13.632 ;
; SW[6]      ; HEX2[4]     ; 12.150 ; 12.079 ; 12.650 ; 12.614 ;
; SW[6]      ; HEX2[5]     ; 13.466 ; 13.201 ; 13.966 ; 13.736 ;
; SW[6]      ; HEX2[6]     ; 12.495 ; 12.648 ; 12.995 ; 13.183 ;
; SW[6]      ; HEX3[0]     ; 12.325 ; 12.396 ; 12.827 ; 12.897 ;
; SW[6]      ; HEX3[3]     ; 13.101 ; 13.162 ; 13.603 ; 13.663 ;
; SW[6]      ; HEX3[4]     ; 13.140 ; 13.200 ; 13.642 ; 13.701 ;
; SW[6]      ; HEX3[5]     ; 13.140 ; 13.200 ; 13.642 ; 13.701 ;
; SW[6]      ; HEX4[0]     ; 13.416 ; 13.151 ; 13.922 ; 13.688 ;
; SW[6]      ; HEX4[1]     ; 13.690 ; 13.669 ; 14.196 ; 14.175 ;
; SW[6]      ; HEX4[2]     ; 11.936 ; 11.827 ; 12.479 ; 12.333 ;
; SW[6]      ; HEX4[3]     ; 12.175 ; 12.073 ; 12.681 ; 12.609 ;
; SW[6]      ; HEX4[4]     ; 12.110 ; 12.007 ; 12.616 ; 12.550 ;
; SW[6]      ; HEX4[5]     ; 12.366 ; 12.227 ; 12.872 ; 12.770 ;
; SW[6]      ; HEX4[6]     ; 12.354 ; 12.508 ; 12.860 ; 13.030 ;
; SW[6]      ; HEX5[0]     ; 12.822 ; 13.000 ; 13.335 ; 13.513 ;
; SW[6]      ; HEX5[3]     ; 13.363 ; 13.502 ; 13.876 ; 14.015 ;
; SW[6]      ; HEX5[4]     ; 13.353 ; 13.492 ; 13.866 ; 14.005 ;
; SW[6]      ; HEX5[5]     ; 12.988 ; 13.158 ; 13.501 ; 13.671 ;
; SW[6]      ; LEDR[6]     ; 8.616  ;        ;        ; 9.149  ;
; SW[7]      ; HEX2[0]     ; 11.201 ; 11.000 ; 11.715 ; 11.506 ;
; SW[7]      ; HEX2[1]     ; 11.804 ; 11.499 ; 12.318 ; 12.005 ;
; SW[7]      ; HEX2[2]     ; 11.558 ; 11.213 ; 12.023 ; 11.742 ;
; SW[7]      ; HEX2[3]     ; 11.005 ; 10.969 ; 11.519 ; 11.475 ;
; SW[7]      ; HEX2[4]     ; 9.987  ; 9.950  ; 10.516 ; 10.415 ;
; SW[7]      ; HEX2[5]     ; 11.303 ; 11.072 ; 11.832 ; 11.537 ;
; SW[7]      ; HEX2[6]     ; 10.332 ; 10.519 ; 10.861 ; 10.984 ;
; SW[7]      ; HEX3[0]     ; 9.798  ; 9.945  ; 10.326 ; 10.444 ;
; SW[7]      ; HEX3[3]     ; 10.574 ; 10.711 ; 11.102 ; 11.210 ;
; SW[7]      ; HEX3[4]     ; 10.613 ; 10.749 ; 11.141 ; 11.248 ;
; SW[7]      ; HEX3[5]     ; 10.613 ; 10.749 ; 11.141 ; 11.248 ;
; SW[7]      ; HEX4[0]     ; 10.085 ; 9.812  ; 10.549 ; 10.276 ;
; SW[7]      ; HEX4[1]     ; 10.378 ; 10.310 ; 10.842 ; 10.774 ;
; SW[7]      ; HEX4[2]     ; 8.591  ; 8.481  ; 9.055  ; 8.945  ;
; SW[7]      ; HEX4[3]     ; 8.867  ; 8.736  ; 9.331  ; 9.200  ;
; SW[7]      ; HEX4[4]     ; 8.799  ; 8.668  ; 9.263  ; 9.132  ;
; SW[7]      ; HEX4[5]     ; 9.037  ; 8.890  ; 9.501  ; 9.354  ;
; SW[7]      ; HEX4[6]     ; 8.996  ; 9.136  ; 9.460  ; 9.600  ;
; SW[7]      ; HEX5[0]     ; 9.426  ; 9.637  ; 9.890  ; 10.093 ;
; SW[7]      ; HEX5[3]     ; 9.967  ; 10.139 ; 10.431 ; 10.595 ;
; SW[7]      ; HEX5[4]     ; 9.957  ; 10.129 ; 10.421 ; 10.585 ;
; SW[7]      ; HEX5[5]     ; 9.592  ; 9.795  ; 10.056 ; 10.251 ;
; SW[7]      ; LEDR[7]     ; 8.317  ;        ;        ; 8.860  ;
; SW[8]      ; LEDR[8]     ; 8.556  ;        ;        ; 9.112  ;
; SW[9]      ; LEDR[9]     ; 9.502  ;        ;        ; 10.115 ;
; SW[10]     ; LEDR[10]    ; 8.909  ;        ;        ; 9.484  ;
; SW[11]     ; LEDR[11]    ; 8.869  ;        ;        ; 9.420  ;
; SW[12]     ; LEDR[12]    ; 8.804  ;        ;        ; 9.310  ;
; SW[13]     ; LEDR[13]    ; 8.552  ;        ;        ; 9.115  ;
; SW[14]     ; LEDR[14]    ; 8.538  ;        ;        ; 9.097  ;
; SW[15]     ; LEDR[15]    ; 10.167 ;        ;        ; 10.798 ;
; SW[16]     ; LEDR[16]    ; 8.558  ;        ;        ; 9.121  ;
; SW[17]     ; LEDR[17]    ; 8.491  ;        ;        ; 9.037  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.116  ; 5.971  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 7.221  ; 7.076  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 7.184  ; 7.039  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.868  ; 6.723  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 7.203  ; 7.058  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.868  ; 6.723  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.839  ; 6.694  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.839  ; 6.694  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.631  ; 6.486  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 7.175  ; 7.030  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 7.175  ; 7.030  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 7.212  ; 7.067  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.865  ; 7.720  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 7.212  ; 7.067  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 7.544  ; 7.399  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.397  ; 7.259  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 7.175  ; 7.030  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.465  ; 6.320  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.116  ; 5.971  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.729  ; 6.584  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.452  ; 6.307  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.452  ; 6.307  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.461  ; 6.316  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.465  ; 6.320  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.438  ; 6.293  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 7.175  ; 7.030  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.682  ; 6.537  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.682  ; 6.537  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.682  ; 6.537  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.631  ; 6.486  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.686  ; 6.541  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.631  ; 6.486  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.856  ; 6.711  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 14.084 ; 13.939 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 14.569 ; 14.416 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 14.570 ; 14.417 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 14.857 ; 14.704 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 14.857 ; 14.704 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 14.569 ; 14.416 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 14.846 ; 14.693 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 14.846 ; 14.693 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 14.794 ; 14.641 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 14.929 ; 14.784 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 15.290 ; 15.145 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 14.585 ; 14.440 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 14.547 ; 14.402 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 14.084 ; 13.939 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 14.573 ; 14.420 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 14.569 ; 14.416 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 14.573 ; 14.420 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.438 ; 5.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.499 ; 6.354 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.464 ; 6.319 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.160 ; 6.015 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.482 ; 6.337 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.160 ; 6.015 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.132 ; 5.987 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.132 ; 5.987 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.932 ; 5.787 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.490 ; 6.345 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.117 ; 6.972 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.490 ; 6.345 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.809 ; 6.664 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.663 ; 6.525 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.773 ; 5.628 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.438 ; 5.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.027 ; 5.882 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.760 ; 5.615 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.760 ; 5.615 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.769 ; 5.624 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.773 ; 5.628 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.747 ; 5.602 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.455 ; 6.310 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.982 ; 5.837 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.982 ; 5.837 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.982 ; 5.837 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.932 ; 5.787 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.985 ; 5.840 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.932 ; 5.787 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.149 ; 6.004 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.334 ; 5.189 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.765 ; 5.612 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.766 ; 5.613 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.041 ; 5.888 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.041 ; 5.888 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.765 ; 5.612 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.031 ; 5.878 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.031 ; 5.878 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.981 ; 5.828 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.145 ; 6.000 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.491 ; 6.346 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.814 ; 5.669 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.778 ; 5.633 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.334 ; 5.189 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.769 ; 5.616 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.765 ; 5.612 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.769 ; 5.616 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.180     ; 6.325     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 7.351     ; 7.496     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 7.279     ; 7.424     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.973     ; 7.118     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 7.301     ; 7.446     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.973     ; 7.118     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.941     ; 7.086     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.941     ; 7.086     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.699     ; 6.844     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 7.275     ; 7.420     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 7.275     ; 7.420     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 7.312     ; 7.457     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.951     ; 8.096     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 7.312     ; 7.457     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 7.639     ; 7.784     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.496     ; 7.634     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 7.275     ; 7.420     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.513     ; 6.658     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.180     ; 6.325     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.779     ; 6.924     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.515     ; 6.660     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.515     ; 6.660     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.522     ; 6.667     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.513     ; 6.658     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.499     ; 6.644     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 7.275     ; 7.420     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.751     ; 6.896     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.751     ; 6.896     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.751     ; 6.896     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.699     ; 6.844     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.754     ; 6.899     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.699     ; 6.844     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.959     ; 7.104     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 13.839    ; 13.984    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 14.310    ; 14.463    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 14.311    ; 14.464    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 14.567    ; 14.720    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 14.567    ; 14.720    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 14.310    ; 14.463    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 14.559    ; 14.712    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 14.559    ; 14.712    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 14.472    ; 14.625    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 14.657    ; 14.802    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 15.012    ; 15.157    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 14.305    ; 14.450    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 14.271    ; 14.416    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 13.839    ; 13.984    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 14.316    ; 14.469    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 14.310    ; 14.463    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 14.316    ; 14.469    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.494     ; 5.639     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.618     ; 6.763     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.549     ; 6.694     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.255     ; 6.400     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.570     ; 6.715     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.255     ; 6.400     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.224     ; 6.369     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.224     ; 6.369     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.992     ; 6.137     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.545     ; 6.690     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.545     ; 6.690     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.580     ; 6.725     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.194     ; 7.339     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.580     ; 6.725     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.894     ; 7.039     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.752     ; 6.890     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.545     ; 6.690     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.814     ; 5.959     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.494     ; 5.639     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.069     ; 6.214     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.815     ; 5.960     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.815     ; 5.960     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.822     ; 5.967     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.814     ; 5.959     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.800     ; 5.945     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.545     ; 6.690     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.042     ; 6.187     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.042     ; 6.187     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.042     ; 6.187     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.992     ; 6.137     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.045     ; 6.190     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.992     ; 6.137     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.241     ; 6.386     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.335     ; 5.480     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.753     ; 5.906     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.753     ; 5.906     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.999     ; 6.152     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.999     ; 6.152     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.753     ; 5.906     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.992     ; 6.145     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.992     ; 6.145     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.908     ; 6.061     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.121     ; 6.266     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.461     ; 6.606     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.782     ; 5.927     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.750     ; 5.895     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.335     ; 5.480     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.758     ; 5.911     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.753     ; 5.906     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.758     ; 5.911     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.705 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                               ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 66.55 MHz  ; 66.55 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;      ;
; 83.67 MHz  ; 83.67 MHz       ; D5M_PIXLCLK                               ;      ;
; 140.57 MHz ; 140.57 MHz      ; u6|sdram_pll_altpll_component|pll1|clk[0] ;      ;
; 204.54 MHz ; 204.54 MHz      ; CLOCK2_50                                 ;      ;
; 237.64 MHz ; 237.64 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.109  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 10.198 ; 0.000         ;
; CLOCK2_50                                 ; 15.111 ; 0.000         ;
; D5M_PIXLCLK                               ; 15.622 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 16.759 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.175 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.339 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.340 ; 0.000         ;
; CLOCK2_50                                 ; 0.353 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.354 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 3.929  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 13.884 ; 0.000         ;
; CLOCK2_50                                 ; 14.322 ; 0.000         ;
; D5M_PIXLCLK                               ; 14.404 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 35.536 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 1.858 ; 0.000         ;
; D5M_PIXLCLK                               ; 1.967 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 3.914 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 4.413 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.434 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+-------------------------------------------+----------+---------------+
; Clock                                     ; Slack    ; End Point TNS ;
+-------------------------------------------+----------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.682    ; 0.000         ;
; CLOCK2_50                                 ; 9.594    ; 0.000         ;
; CLOCK_50                                  ; 9.799    ; 0.000         ;
; CLOCK3_50                                 ; 16.000   ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.681   ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.709   ; 0.000         ;
; D5M_PIXLCLK                               ; 499.600  ; 0.000         ;
; clk_vga                                   ; 9995.790 ; 0.000         ;
+-------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.109 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.856     ; 4.984      ;
; 2.136 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.865     ; 4.948      ;
; 2.146 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.869     ; 4.934      ;
; 2.154 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.932      ;
; 2.154 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.932      ;
; 2.154 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.932      ;
; 2.154 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.932      ;
; 2.154 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.932      ;
; 2.167 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.870     ; 4.912      ;
; 2.168 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.868     ; 4.913      ;
; 2.169 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.857     ; 4.923      ;
; 2.169 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.857     ; 4.923      ;
; 2.169 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.857     ; 4.923      ;
; 2.169 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.857     ; 4.923      ;
; 2.440 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.646      ;
; 2.440 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.646      ;
; 2.440 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.646      ;
; 2.440 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.646      ;
; 2.440 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.646      ;
; 2.657 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.864     ; 4.428      ;
; 2.657 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.864     ; 4.428      ;
; 2.657 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.864     ; 4.428      ;
; 2.701 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.864     ; 4.384      ;
; 2.701 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.864     ; 4.384      ;
; 2.701 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.864     ; 4.384      ;
; 2.886 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.092     ; 7.021      ;
; 2.913 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.985      ;
; 2.923 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.971      ;
; 2.931 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.969      ;
; 2.931 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.969      ;
; 2.931 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.969      ;
; 2.931 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.969      ;
; 2.931 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.969      ;
; 2.944 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 6.949      ;
; 2.945 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.104     ; 6.950      ;
; 2.946 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.960      ;
; 2.946 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.960      ;
; 2.946 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.960      ;
; 2.946 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.960      ;
; 2.951 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.092     ; 6.956      ;
; 2.978 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.920      ;
; 2.988 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.906      ;
; 2.996 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.904      ;
; 2.996 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.904      ;
; 2.996 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.904      ;
; 2.996 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.904      ;
; 2.996 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.904      ;
; 3.007 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.864     ; 4.078      ;
; 3.009 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 6.884      ;
; 3.010 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.104     ; 6.885      ;
; 3.011 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.895      ;
; 3.011 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.895      ;
; 3.011 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.895      ;
; 3.011 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.895      ;
; 3.093 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.092     ; 6.814      ;
; 3.120 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.778      ;
; 3.130 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.764      ;
; 3.138 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.762      ;
; 3.138 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.762      ;
; 3.138 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.762      ;
; 3.138 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.762      ;
; 3.138 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.762      ;
; 3.151 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 6.742      ;
; 3.152 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.104     ; 6.743      ;
; 3.153 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.753      ;
; 3.153 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.753      ;
; 3.153 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.753      ;
; 3.153 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.753      ;
; 3.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.092     ; 6.718      ;
; 3.209 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.094     ; 6.696      ;
; 3.216 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.682      ;
; 3.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.683      ;
; 3.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.683      ;
; 3.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.683      ;
; 3.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.683      ;
; 3.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.683      ;
; 3.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.092     ; 6.690      ;
; 3.226 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.668      ;
; 3.231 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.494     ; 6.274      ;
; 3.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.666      ;
; 3.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.666      ;
; 3.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.666      ;
; 3.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.666      ;
; 3.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.099     ; 6.666      ;
; 3.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.103     ; 6.660      ;
; 3.244 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.654      ;
; 3.246 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.107     ; 6.646      ;
; 3.247 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.106     ; 6.646      ;
; 3.248 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.104     ; 6.647      ;
; 3.249 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.657      ;
; 3.249 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.657      ;
; 3.249 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.657      ;
; 3.249 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 6.657      ;
; 3.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.503     ; 6.243      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.640      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.644      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.644      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.644      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.644      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.101     ; 6.644      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                           ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 10.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 9.176      ;
; 11.054 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[7][13]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 8.336      ;
; 11.054 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[7][14]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 8.336      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.115 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.465     ; 8.279      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.132 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.467     ; 8.260      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][4]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][7]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][8]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][9]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][11]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][12]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.173      ;
; 11.228 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.501     ; 8.130      ;
; 11.228 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.501     ; 8.130      ;
; 11.228 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.501     ; 8.130      ;
; 11.301 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.472     ; 8.086      ;
; 11.321 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][15]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 8.069      ;
; 11.321 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][13]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 8.069      ;
; 11.321 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][14]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 8.069      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.327 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.492     ; 8.040      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.329 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.473     ; 8.057      ;
; 11.357 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.466     ; 8.036      ;
; 11.357 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.466     ; 8.036      ;
; 11.357 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.466     ; 8.036      ;
; 11.557 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][15]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 7.817      ;
; 11.557 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][13]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.485     ; 7.817      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][4]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][7]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][8]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
; 11.561 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][9]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.482     ; 7.816      ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.111 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.816      ;
; 15.130 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.797      ;
; 15.212 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.716      ;
; 15.218 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.709      ;
; 15.338 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.587      ;
; 15.340 ; Reset_Delay:u2|Cont[16]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.587      ;
; 15.357 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.568      ;
; 15.378 ; Reset_Delay:u2|Cont[10]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.550      ;
; 15.386 ; Reset_Delay:u2|Cont[14]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.542      ;
; 15.445 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.480      ;
; 15.449 ; Reset_Delay:u2|Cont[15]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.479      ;
; 15.482 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.444      ;
; 15.485 ; Reset_Delay:u2|Cont[0]                ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.443      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.487 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.438      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.493 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.432      ;
; 15.504 ; Reset_Delay:u2|Cont[11]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.424      ;
; 15.526 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.403      ;
; 15.533 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.396      ;
; 15.538 ; I2C_CCD_Config:u8|senosr_exposure[8]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.391      ;
; 15.540 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.385      ;
; 15.559 ; Reset_Delay:u2|Cont[18]               ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.366      ;
; 15.567 ; Reset_Delay:u2|Cont[16]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.358      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.575 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.351      ;
; 15.592 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.337      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.594 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.331      ;
; 15.602 ; Reset_Delay:u2|Cont[12]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.326      ;
; 15.603 ; I2C_CCD_Config:u8|senosr_exposure[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.326      ;
; 15.614 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.315      ;
; 15.639 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.290      ;
; 15.647 ; Reset_Delay:u2|Cont[19]               ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.278      ;
; 15.648 ; Reset_Delay:u2|Cont[10]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.278      ;
; 15.649 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.280      ;
; 15.649 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.280      ;
; 15.650 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.279      ;
; 15.656 ; Reset_Delay:u2|Cont[14]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.270      ;
; 15.705 ; Reset_Delay:u2|Cont[13]               ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.221      ;
; 15.712 ; Reset_Delay:u2|Cont[0]                ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.214      ;
; 15.713 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.216      ;
; 15.714 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.215      ;
; 15.716 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.213      ;
; 15.719 ; Reset_Delay:u2|Cont[15]               ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.207      ;
; 15.720 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.209      ;
; 15.727 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.199      ;
; 15.727 ; Reset_Delay:u2|Cont[17]               ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.199      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                              ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.622  ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.027     ; 4.340      ;
; 15.746  ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.027     ; 4.216      ;
; 494.024 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.234      ; 6.229      ;
; 494.262 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 6.090      ;
; 494.288 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 6.064      ;
; 494.339 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.943      ; 6.623      ;
; 494.378 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 5.974      ;
; 494.389 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 5.963      ;
; 494.398 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.234      ; 5.855      ;
; 494.418 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.183      ; 5.784      ;
; 494.494 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 5.858      ;
; 494.505 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 5.847      ;
; 494.586 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.234      ; 5.667      ;
; 494.772 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 5.529      ;
; 494.818 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 5.483      ;
; 494.825 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 5.527      ;
; 494.869 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.892      ; 6.042      ;
; 494.888 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 5.413      ;
; 494.917 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 5.384      ;
; 494.941 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 5.411      ;
; 494.961 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.183      ; 5.241      ;
; 495.004 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 5.297      ;
; 495.033 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 5.268      ;
; 495.066 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.333      ; 5.286      ;
; 495.123 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.183      ; 5.079      ;
; 495.224 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 5.077      ;
; 495.260 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.943      ; 5.702      ;
; 495.298 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.245      ; 4.997      ;
; 495.298 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.240      ; 4.992      ;
; 495.298 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.241      ; 4.993      ;
; 495.299 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.207      ; 4.859      ;
; 495.299 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.207      ; 4.859      ;
; 495.299 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.207      ; 4.859      ;
; 495.299 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.207      ; 4.859      ;
; 495.339 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 4.993      ;
; 495.339 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.277      ; 4.988      ;
; 495.339 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.278      ; 4.989      ;
; 495.340 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.244      ; 4.855      ;
; 495.340 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.244      ; 4.855      ;
; 495.340 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.244      ; 4.855      ;
; 495.340 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.244      ; 4.855      ;
; 495.340 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 4.961      ;
; 495.428 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.957      ; 5.548      ;
; 495.477 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.282      ; 4.824      ;
; 495.602 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.300      ; 4.748      ;
; 495.602 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.295      ; 4.743      ;
; 495.602 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.296      ; 4.744      ;
; 495.603 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.262      ; 4.610      ;
; 495.603 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.262      ; 4.610      ;
; 495.603 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.262      ; 4.610      ;
; 495.603 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.262      ; 4.610      ;
; 495.662 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.892      ; 5.249      ;
; 495.739 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.906      ; 5.186      ;
; 495.895 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.471      ; 4.626      ;
; 495.895 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.466      ; 4.621      ;
; 495.895 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.467      ; 4.622      ;
; 495.896 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.433      ; 4.488      ;
; 495.896 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.433      ; 4.488      ;
; 495.896 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.433      ; 4.488      ;
; 495.896 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.433      ; 4.488      ;
; 495.936 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.508      ; 4.622      ;
; 495.936 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.503      ; 4.617      ;
; 495.936 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.504      ; 4.618      ;
; 495.937 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.470      ; 4.484      ;
; 495.937 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.470      ; 4.484      ;
; 495.937 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.470      ; 4.484      ;
; 495.937 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.470      ; 4.484      ;
; 496.060 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.957      ; 4.916      ;
; 496.199 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.526      ; 4.377      ;
; 496.199 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.521      ; 4.372      ;
; 496.199 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.522      ; 4.373      ;
; 496.200 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.488      ; 4.239      ;
; 496.200 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.488      ; 4.239      ;
; 496.200 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.488      ; 4.239      ;
; 496.200 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.488      ; 4.239      ;
; 496.330 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.906      ; 4.595      ;
; 496.639 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.209     ; 3.202      ;
; 496.639 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.214     ; 3.197      ;
; 496.639 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.213     ; 3.198      ;
; 496.640 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.247     ; 3.064      ;
; 496.640 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.247     ; 3.064      ;
; 496.640 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.247     ; 3.064      ;
; 496.640 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.247     ; 3.064      ;
; 496.691 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.106     ; 3.253      ;
; 496.691 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.111     ; 3.248      ;
; 496.691 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.110     ; 3.249      ;
; 496.692 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.144     ; 3.115      ;
; 496.692 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.144     ; 3.115      ;
; 496.692 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.144     ; 3.115      ;
; 496.692 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.144     ; 3.115      ;
; 496.766 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.347     ; 2.937      ;
; 496.766 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.352     ; 2.932      ;
; 496.766 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.351     ; 2.933      ;
; 496.767 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.385     ; 2.799      ;
; 496.767 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.385     ; 2.799      ;
; 496.767 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.385     ; 2.799      ;
; 496.767 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.385     ; 2.799      ;
; 497.235 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.271      ; 3.055      ;
; 497.235 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.271      ; 3.055      ;
; 497.235 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; 0.271      ; 3.055      ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                               ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 16.759 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.373     ; 2.727      ;
; 16.761 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.373     ; 2.725      ;
; 16.761 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.373     ; 2.725      ;
; 16.764 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.373     ; 2.722      ;
; 16.764 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.373     ; 2.722      ;
; 17.062 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.373     ; 2.424      ;
; 17.065 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.373     ; 2.421      ;
; 17.065 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.373     ; 2.421      ;
; 17.108 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.375     ; 2.376      ;
; 17.122 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.375     ; 2.362      ;
; 17.976 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 1.507      ;
; 18.028 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 1.455      ;
; 18.091 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 1.392      ;
; 18.132 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.359     ; 1.368      ;
; 18.134 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 1.349      ;
; 18.148 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 1.335      ;
; 18.154 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 1.329      ;
; 18.267 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 1.216      ;
; 35.792 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.055     ; 4.152      ;
; 35.792 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.055     ; 4.152      ;
; 35.812 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 4.131      ;
; 35.812 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 4.131      ;
; 35.920 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.055     ; 4.024      ;
; 35.920 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.055     ; 4.024      ;
; 35.977 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.055     ; 3.967      ;
; 35.977 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.055     ; 3.967      ;
; 36.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.920      ;
; 36.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.920      ;
; 36.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.920      ;
; 36.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.920      ;
; 36.041 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.899      ;
; 36.041 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.899      ;
; 36.041 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.899      ;
; 36.041 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.899      ;
; 36.149 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.792      ;
; 36.149 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.792      ;
; 36.149 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.792      ;
; 36.149 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.792      ;
; 36.180 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.055     ; 3.764      ;
; 36.180 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.055     ; 3.764      ;
; 36.201 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.739      ;
; 36.201 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.739      ;
; 36.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.735      ;
; 36.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.735      ;
; 36.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.735      ;
; 36.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.735      ;
; 36.227 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 3.712      ;
; 36.227 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 3.712      ;
; 36.316 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.624      ;
; 36.316 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.624      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.344 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.586      ;
; 36.392 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.548      ;
; 36.392 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.548      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.532      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.401 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.529      ;
; 36.409 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.532      ;
; 36.409 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.532      ;
; 36.409 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.532      ;
; 36.409 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 3.532      ;
; 36.417 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 3.508      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 3.506      ;
; 36.457 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.475      ;
; 36.457 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.475      ;
; 36.457 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.475      ;
; 36.457 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.475      ;
; 36.457 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.475      ;
; 36.457 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.475      ;
; 36.457 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 3.475      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 0.820      ;
; 0.306 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.324      ; 0.801      ;
; 0.306 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.324      ; 0.801      ;
; 0.329 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.324      ; 0.824      ;
; 0.341 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.301      ; 0.813      ;
; 0.344 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.324      ; 0.839      ;
; 0.370 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 1.015      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.408 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.623      ;
; 0.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.363      ; 0.974      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.624      ;
; 0.418 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.363      ; 0.982      ;
; 0.423 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.641      ;
; 0.424 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.363      ; 0.988      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.639      ;
; 0.426 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.642      ;
; 0.433 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.646      ;
; 0.437 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.653      ;
; 0.438 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.651      ;
; 0.444 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.364      ; 0.979      ;
; 0.454 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.667      ;
; 0.467 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.363      ; 1.031      ;
; 0.475 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.014      ; 0.660      ;
; 0.477 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.659      ;
; 0.477 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.659      ;
; 0.477 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.938      ;
; 0.501 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.962      ;
; 0.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.154      ; 0.828      ;
; 0.505 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 0.806      ;
; 0.506 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.238      ; 0.945      ;
; 0.511 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.972      ;
; 0.517 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.363      ; 1.081      ;
; 0.517 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.301      ; 0.989      ;
; 0.519 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.114      ; 0.804      ;
; 0.521 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.736      ;
; 0.523 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.114      ; 0.808      ;
; 0.523 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.736      ;
; 0.524 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.114      ; 0.809      ;
; 0.525 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.114      ; 0.810      ;
; 0.526 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.744      ;
; 0.528 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.363      ; 1.092      ;
; 0.542 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 1.003      ;
; 0.545 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.114      ; 0.830      ;
; 0.545 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 1.006      ;
; 0.547 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.208      ; 0.956      ;
; 0.553 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 1.014      ;
; 0.568 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.282      ; 1.021      ;
; 0.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.835      ;
; 0.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.757      ;
; 0.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.791      ;
; 0.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.791      ;
; 0.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.791      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.080      ; 0.828      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.793      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.791      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.792      ;
; 0.579 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.793      ;
; 0.585 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.012      ; 0.768      ;
; 0.588 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 1.008      ;
; 0.588 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.852      ;
; 0.591 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.282      ; 1.044      ;
; 0.594 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.776      ;
; 0.602 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.866      ;
; 0.608 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.012      ; 0.791      ;
; 0.628 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.012      ; 0.811      ;
; 0.629 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.811      ;
; 0.629 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.847      ;
; 0.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.813      ;
; 0.632 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.851      ;
; 0.634 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.635 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.085      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|y_r[6]                                                                                                                                              ; sram_controller:sram_controller1|y_r[6]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|y_r[0]                                                                                                                                              ; sram_controller:sram_controller1|y_r[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|y_r[1]                                                                                                                                              ; sram_controller:sram_controller1|y_r[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|y_r[2]                                                                                                                                              ; sram_controller:sram_controller1|y_r[2]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|y_r[3]                                                                                                                                              ; sram_controller:sram_controller1|y_r[3]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|y_r[4]                                                                                                                                              ; sram_controller:sram_controller1|y_r[4]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|y_r[5]                                                                                                                                              ; sram_controller:sram_controller1|y_r[5]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|y_r[7]                                                                                                                                              ; sram_controller:sram_controller1|y_r[7]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_controller:sram_controller1|state_r.GET_FORES                                                                                                                                   ; sram_controller:sram_controller1|state_r.GET_FORES                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|y_r[12]                                                                                                                                             ; sram_controller:sram_controller1|y_r[12]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|y_r[8]                                                                                                                                              ; sram_controller:sram_controller1|y_r[8]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|y_r[9]                                                                                                                                              ; sram_controller:sram_controller1|y_r[9]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|y_r[10]                                                                                                                                             ; sram_controller:sram_controller1|y_r[10]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|y_r[14]                                                                                                                                             ; sram_controller:sram_controller1|y_r[14]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|y_r[13]                                                                                                                                             ; sram_controller:sram_controller1|y_r[13]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|y_r[15]                                                                                                                                             ; sram_controller:sram_controller1|y_r[15]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|y_r[11]                                                                                                                                             ; sram_controller:sram_controller1|y_r[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|addr_r[0]                                                                                                                                           ; sram_controller:sram_controller1|addr_r[0]                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.086      ; 0.640      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.084      ; 0.639      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.084      ; 0.641      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.640      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.646      ;
; 0.406 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.648      ;
; 0.414 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.656      ;
; 0.423 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.664      ;
; 0.434 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|addr_r[2]                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.675      ;
; 0.435 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.321      ; 0.957      ;
; 0.438 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.321      ; 0.960      ;
; 0.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.329      ; 0.977      ;
; 0.458 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[0]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.699      ;
; 0.459 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[4]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.700      ;
; 0.460 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[2]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.701      ;
; 0.460 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[3]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.701      ;
; 0.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.321      ; 0.983      ;
; 0.461 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[6]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.702      ;
; 0.461 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[5]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.702      ;
; 0.471 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.329      ; 1.001      ;
; 0.474 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.321      ; 0.996      ;
; 0.477 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.329      ; 1.007      ;
; 0.479 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.321      ; 1.001      ;
; 0.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.736      ;
; 0.495 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.736      ;
; 0.518 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.760      ;
; 0.522 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.321      ; 1.044      ;
; 0.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.773      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.086      ; 0.791      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.087      ; 0.793      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.084      ; 0.790      ;
; 0.536 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.084      ; 0.791      ;
; 0.537 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.084      ; 0.792      ;
; 0.539 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.084      ; 0.794      ;
; 0.548 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.791      ;
; 0.551 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.794      ;
; 0.554 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.796      ;
; 0.557 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.798      ;
; 0.560 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.801      ;
; 0.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.804      ;
; 0.566 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.807      ;
; 0.572 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.814      ;
; 0.578 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.820      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.828      ;
; 0.593 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.835      ;
; 0.598 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.840      ;
; 0.600 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.844      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.401      ; 0.957      ;
; 0.355 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.638      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.623      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.641      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.084      ; 0.640      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.645      ;
; 0.393 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.635      ;
; 0.393 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.650      ;
; 0.397 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.386      ; 0.985      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.638      ;
; 0.399 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.639      ;
; 0.400 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.406 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.340      ; 0.947      ;
; 0.406 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.647      ;
; 0.408 ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.650      ;
; 0.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.386      ; 0.995      ;
; 0.409 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.651      ;
; 0.409 ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.651      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.668      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.338      ; 0.952      ;
; 0.414 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.656      ;
; 0.421 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.663      ;
; 0.423 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.665      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.671      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.448 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.329      ; 0.978      ;
; 0.474 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.329      ; 1.004      ;
; 0.476 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.329      ; 1.006      ;
; 0.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.737      ;
; 0.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.734      ;
; 0.495 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.356 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.399 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.640      ;
; 0.402 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.643      ;
; 0.552 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.793      ;
; 0.553 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.794      ;
; 0.583 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.824      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.835      ;
; 0.595 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.836      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.613 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.855      ;
; 0.721 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 0.966      ;
; 0.848 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.092      ;
; 0.868 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.113      ;
; 0.870 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.111      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.113      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.116      ;
; 0.875 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.117      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.354 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.385 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.629      ;
; 0.387 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.394 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.400 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.409 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.653      ;
; 0.412 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.655      ;
; 0.413 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.656      ;
; 0.414 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.414 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.415 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.435 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.678      ;
; 0.450 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.693      ;
; 0.501 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.509 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.514 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.519 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.522 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.522 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.529 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.536 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.779      ;
; 0.539 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.542 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 0.788      ;
; 0.550 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.561 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.804      ;
; 0.568 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.573 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.816      ;
; 0.573 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.816      ;
; 0.576 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.819      ;
; 0.585 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.599 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.841      ;
; 0.601 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.606 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.612 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.615 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.858      ;
; 0.622 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.624 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.629 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.872      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.395      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.379      ;
; 3.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.552     ; 3.432      ;
; 4.009 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.414      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.815     ; 2.991      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.816     ; 2.990      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.816     ; 2.990      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.816     ; 2.990      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.816     ; 2.990      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.816     ; 2.990      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.815     ; 2.991      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.815     ; 2.991      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.816     ; 2.990      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.816     ; 2.990      ;
; 4.143 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.816     ; 2.990      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.813     ; 2.992      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.813     ; 2.992      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.813     ; 2.992      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.813     ; 2.992      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.813     ; 2.992      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.813     ; 2.992      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.813     ; 2.992      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.813     ; 2.992      ;
; 4.144 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.991      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                             ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.826     ; 3.239      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 3.222      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 3.222      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 3.222      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][13] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 3.222      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][13] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 3.222      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][14] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 3.223      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][14] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 3.222      ;
; 13.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][14] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 3.222      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.844     ; 3.220      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.840     ; 3.224      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.226      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.225      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.837     ; 3.227      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
; 13.885 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.841     ; 3.223      ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.322 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.231     ; 5.446      ;
; 14.431 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.167     ; 5.401      ;
; 14.435 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.167     ; 5.397      ;
; 14.515 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.167     ; 5.317      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.167     ; 5.202      ;
; 14.868 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.967      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.964      ;
; 14.893 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.942      ;
; 14.951 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.884      ;
; 14.953 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.882      ;
; 14.957 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.878      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 14.964 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.148     ; 4.887      ;
; 15.037 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.798      ;
; 15.068 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.767      ;
; 15.069 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.766      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.098 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.838      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.102 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.834      ;
; 15.151 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.684      ;
; 15.152 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.683      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.182 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.754      ;
; 15.269 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.566      ;
; 15.274 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.167     ; 4.558      ;
; 15.276 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.167     ; 4.556      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.297 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.639      ;
; 15.335 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.167     ; 4.497      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.404 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.241     ; 5.344      ;
; 14.404 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.241     ; 5.344      ;
; 14.404 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.241     ; 5.344      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.532 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.375     ; 5.082      ;
; 14.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.182     ; 5.127      ;
; 14.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.182     ; 5.127      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 14.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.276     ; 4.858      ;
; 15.190 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.349      ; 5.148      ;
; 15.190 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.349      ; 5.148      ;
; 15.190 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.349      ; 5.148      ;
; 15.488 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.348      ; 4.849      ;
; 15.488 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.348      ; 4.849      ;
; 15.521 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.405      ; 4.873      ;
; 15.521 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.405      ; 4.873      ;
; 15.521 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.405      ; 4.873      ;
; 15.521 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.405      ; 4.873      ;
; 15.521 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.405      ; 4.873      ;
; 15.521 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.405      ; 4.873      ;
; 15.533 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.422      ; 4.878      ;
; 15.533 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.422      ; 4.878      ;
; 15.533 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.422      ; 4.878      ;
; 15.533 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.422      ; 4.878      ;
; 15.533 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.422      ; 4.878      ;
; 15.533 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.422      ; 4.878      ;
; 15.533 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.422      ; 4.878      ;
; 15.533 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.422      ; 4.878      ;
; 15.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.444      ; 4.886      ;
; 15.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.444      ; 4.886      ;
; 15.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.444      ; 4.886      ;
; 15.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.444      ; 4.886      ;
; 15.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.444      ; 4.886      ;
; 15.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.444      ; 4.886      ;
; 16.079 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.695     ; 3.215      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.673     ; 3.214      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.150 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.623     ; 3.216      ;
; 16.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.790     ; 3.002      ;
; 16.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.790     ; 3.002      ;
; 16.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.790     ; 3.002      ;
; 16.212 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.779     ; 2.998      ;
; 16.212 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.779     ; 2.998      ;
; 16.212 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.779     ; 2.998      ;
; 16.212 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.779     ; 2.998      ;
; 16.212 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.779     ; 2.998      ;
; 16.252 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 2.998      ;
; 16.252 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 2.998      ;
; 16.252 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 2.998      ;
; 16.252 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 2.998      ;
; 16.252 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 2.998      ;
; 16.252 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 2.998      ;
; 16.252 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 2.998      ;
; 16.252 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 2.998      ;
; 16.396 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.385     ; 3.208      ;
; 16.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.547     ; 2.999      ;
; 16.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.547     ; 2.999      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 4.389      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 4.389      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.536 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.384      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.086     ; 4.376      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.086     ; 4.376      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 4.389      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 4.392      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 4.389      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 4.392      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 4.389      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 4.389      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.086     ; 4.376      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.377      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.377      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.086     ; 4.376      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.378      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.381      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 4.380      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.381      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.079     ; 4.383      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 4.379      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
; 35.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 4.375      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.108      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 1.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.191      ;
; 2.415 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.612      ;
; 2.498 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.695      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.765 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 2.963      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.966      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.966      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.966      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.966      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 2.968      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 2.767 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.026      ; 2.964      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.061 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.309      ;
; 3.090 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.338      ;
; 3.090 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.338      ;
; 3.090 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.338      ;
; 3.090 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.338      ;
; 3.090 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.338      ;
; 3.090 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.338      ;
; 3.090 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.338      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.967 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.633      ; 2.801      ;
; 1.967 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.633      ; 2.801      ;
; 1.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.659      ; 2.838      ;
; 2.079 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.544      ; 2.824      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.134 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.490      ; 2.825      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.482      ; 2.824      ;
; 2.151 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 2.826      ;
; 2.151 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 2.826      ;
; 2.151 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 2.826      ;
; 2.151 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 2.826      ;
; 2.151 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 2.826      ;
; 2.151 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 2.826      ;
; 2.151 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.474      ; 2.826      ;
; 2.175 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.449      ; 2.825      ;
; 2.175 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.449      ; 2.825      ;
; 2.175 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.449      ; 2.825      ;
; 2.175 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.449      ; 2.825      ;
; 2.175 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.449      ; 2.825      ;
; 2.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.432      ; 2.826      ;
; 2.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.432      ; 2.826      ;
; 2.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.432      ; 2.826      ;
; 2.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.432      ; 2.826      ;
; 2.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.432      ; 2.826      ;
; 2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.302      ; 2.806      ;
; 2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.302      ; 2.806      ;
; 2.303 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.302      ; 2.806      ;
; 2.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 2.816      ;
; 2.604 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.019      ; 2.824      ;
; 2.604 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.019      ; 2.824      ;
; 2.633 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.178      ; 3.012      ;
; 2.633 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.178      ; 3.012      ;
; 2.633 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.178      ; 3.012      ;
; 2.633 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.178      ; 3.012      ;
; 2.633 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.178      ; 3.012      ;
; 2.633 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.178      ; 3.012      ;
; 2.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.040     ; 2.830      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.077     ; 2.830      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.077     ; 2.830      ;
; 2.803 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.165     ; 2.839      ;
; 2.803 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.165     ; 2.839      ;
; 2.811 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 2.831      ;
; 2.860 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.048     ; 3.013      ;
; 2.860 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.048     ; 3.013      ;
; 2.860 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.048     ; 3.013      ;
; 2.860 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.048     ; 3.013      ;
; 2.860 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.048     ; 3.013      ;
; 2.860 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.048     ; 3.013      ;
; 2.860 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.048     ; 3.013      ;
; 2.860 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.048     ; 3.013      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.955 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.315     ; 2.841      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.338     ; 2.839      ;
; 2.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 2.841      ;
; 2.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 2.841      ;
; 2.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 2.841      ;
; 2.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 2.841      ;
; 2.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 2.841      ;
; 2.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 2.841      ;
; 2.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 2.841      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.158      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.161      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.158      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.161      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.157      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.158      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.157      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.158      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.149      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.149      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.149      ;
; 3.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.152      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.145      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.145      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.145      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.149      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 4.146      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 4.146      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.145      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.147      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 4.144      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.141      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.141      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.141      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.141      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.141      ;
; 3.915 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.141      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.886     ; 2.798      ;
; 4.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.886     ; 2.798      ;
; 4.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.886     ; 2.798      ;
; 4.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.886     ; 2.798      ;
; 4.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.886     ; 2.798      ;
; 4.431 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.920     ; 2.782      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.932     ; 2.771      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.932     ; 2.771      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.932     ; 2.771      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.932     ; 2.771      ;
; 4.433 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.932     ; 2.772      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.965     ; 2.773      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.316     ; 2.782      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.325     ; 2.774      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.326     ; 2.773      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.325     ; 2.774      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.326     ; 2.773      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.325     ; 2.774      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.325     ; 2.774      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.325     ; 2.774      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.325     ; 2.774      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.325     ; 2.774      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.326     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.773      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.789      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.789      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.312     ; 2.796      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.311     ; 2.797      ;
; 4.906 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.068     ; 3.139      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.061     ; 3.156      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.073     ; 3.130      ;
; 4.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.066     ; 3.147      ;
; 4.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.066     ; 3.147      ;
; 4.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.066     ; 3.147      ;
; 4.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.066     ; 3.147      ;
; 4.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.066     ; 3.147      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.780      ;
; 4.440 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.901     ; 2.810      ;
; 4.440 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.901     ; 2.810      ;
; 4.440 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.901     ; 2.810      ;
; 4.440 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.901     ; 2.810      ;
; 4.440 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.901     ; 2.810      ;
; 4.440 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.901     ; 2.810      ;
; 4.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.888     ; 2.834      ;
; 4.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.888     ; 2.834      ;
; 4.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.888     ; 2.834      ;
; 4.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.888     ; 2.834      ;
; 4.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.888     ; 2.834      ;
; 4.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.959     ; 2.780      ;
; 4.469 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.960     ; 2.780      ;
; 4.469 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.960     ; 2.780      ;
; 4.469 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.960     ; 2.780      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.967     ; 2.781      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.967     ; 2.781      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.967     ; 2.781      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.967     ; 2.781      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.967     ; 2.781      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.967     ; 2.781      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.967     ; 2.781      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.967     ; 2.781      ;
; 4.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.959     ; 2.791      ;
; 4.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.959     ; 2.791      ;
; 4.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.959     ; 2.791      ;
; 4.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.959     ; 2.791      ;
; 4.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.810      ;
; 4.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.810      ;
; 4.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.810      ;
; 4.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.810      ;
; 4.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.810      ;
; 4.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.810      ;
; 4.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.810      ;
; 4.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.810      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.318     ; 2.790      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.302     ; 2.806      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.804      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.804      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.804      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.300     ; 2.808      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.682 ; 4.900        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[5]                                                                                                                                                             ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[6]                                                                                                                                                             ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[9]                                                                                                                                                             ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[10]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[11]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[12]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[4]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[5]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[6]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[8]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[9]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[10]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[11]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[12]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[4]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[5]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[6]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[8]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[9]                                                                                                                                                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[12]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[13]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[14]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[15]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[16]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[17]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[19]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[7]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[1]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.594 ; 9.780        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.740 ; 9.740        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|mI2C_CTRL_CLK|clk                      ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.681 ; 19.899       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[58][13]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[58][14]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[58][15]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[59][0]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[59][13]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[59][14]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[59][15]                                                                                                                                                    ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                       ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.600 ; 499.833      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 499.600 ; 499.833      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 499.601 ; 499.834      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 499.609 ; 499.842      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                            ;
; 499.611 ; 499.844      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                            ;
; 499.612 ; 499.845      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                             ;
; 499.616 ; 499.849      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                    ;
; 499.616 ; 499.849      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                    ;
; 499.616 ; 499.849      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                     ;
; 499.616 ; 499.849      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                     ;
; 499.617 ; 499.850      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 499.619 ; 499.852      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 499.620 ; 499.853      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 499.623 ; 499.856      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 499.623 ; 499.856      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 499.623 ; 499.856      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 499.623 ; 499.856      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 499.629 ; 499.862      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0                            ;
; 499.631 ; 499.864      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0                            ;
; 499.632 ; 499.865      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0                             ;
; 499.635 ; 499.868      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                                                    ;
; 499.635 ; 499.868      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                                                    ;
; 499.635 ; 499.868      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                                                     ;
; 499.635 ; 499.868      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                                                     ;
; 499.657 ; 499.890      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 499.657 ; 499.890      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 499.658 ; 499.891      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 499.661 ; 499.894      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                            ;
; 499.662 ; 499.895      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                            ;
; 499.663 ; 499.896      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0                            ;
; 499.663 ; 499.896      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0                             ;
; 499.664 ; 499.897      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                            ;
; 499.665 ; 499.898      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0                             ;
; 499.666 ; 499.899      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                    ;
; 499.666 ; 499.899      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                                                    ;
; 499.666 ; 499.899      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                                                     ;
; 499.666 ; 499.899      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                                                     ;
; 499.668 ; 499.901      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                                                    ;
; 499.668 ; 499.901      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                                                    ;
; 499.668 ; 499.901      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                                                     ;
; 499.668 ; 499.901      ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                                                     ;
; 499.677 ; 499.895      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ;
; 499.677 ; 499.895      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ;
; 499.677 ; 499.895      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ;
; 499.677 ; 499.895      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ;
; 499.677 ; 499.895      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ;
; 499.677 ; 499.895      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mSTART                                                                                                                                                                 ;
; 499.684 ; 499.870      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ;
; 499.684 ; 499.870      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ;
; 499.684 ; 499.870      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; 499.684 ; 499.870      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 499.684 ; 499.870      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ;
; 499.685 ; 499.871      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ;
; 499.689 ; 499.907      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ;
; 499.690 ; 499.876      ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ;
; 499.693 ; 499.911      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ;
; 499.693 ; 499.911      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ;
; 499.693 ; 499.911      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ;
; 499.693 ; 499.911      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ;
; 499.693 ; 499.911      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ;
; 499.693 ; 499.911      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ;
; 499.693 ; 499.911      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ;
; 499.693 ; 499.911      ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_vga'                                   ;
+----------+--------------+----------------+-----------+---------+------------+---------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+----------+--------------+----------------+-----------+---------+------------+---------+
; 9995.790 ; 10000.000    ; 4.210          ; Port Rate ; clk_vga ; Rise       ; VGA_CLK ;
+----------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.562 ; 3.977 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.562 ; 3.977 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 3.287 ; 3.684 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 3.287 ; 3.684 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 2.614 ; 3.010 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.393 ; 2.723 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 1.948 ; 2.251 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.493 ; 2.862 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 1.733 ; 2.002 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.429 ; 2.772 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.506 ; 2.874 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.357 ; 2.686 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 1.839 ; 2.152 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.333 ; 2.599 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.756 ; 2.062 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 1.930 ; 2.217 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 2.614 ; 3.010 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.028 ; 2.342 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 1.730 ; 2.036 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 4.101 ; 4.362 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 4.101 ; 4.362 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.365 ; 2.738 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.161 ; 3.621 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 5.465 ; 5.823 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 4.584 ; 4.890 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 3.914 ; 4.218 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 4.582 ; 4.904 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 4.618 ; 4.931 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 4.740 ; 5.062 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 4.710 ; 5.048 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.367 ; 4.706 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 4.373 ; 4.711 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.306 ; 4.623 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 4.371 ; 4.714 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 4.305 ; 4.625 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 4.210 ; 4.515 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 4.459 ; 4.796 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 4.769 ; 5.123 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 4.955 ; 5.279 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 5.465 ; 5.823 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.030 ; 5.381 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 4.579 ; 4.909 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 4.894 ; 5.214 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 4.390 ; 4.731 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 4.096 ; 4.441 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 3.790 ; 4.087 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 4.614 ; 4.937 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 4.930 ; 5.280 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 4.779 ; 5.135 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 4.901 ; 5.237 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 6.591 ; 6.961 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 6.591 ; 6.961 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 9.186 ; 9.612 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[0]      ; CLOCK2_50   ; 9.186 ; 9.612 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 4.963 ; 5.321 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 5.358 ; 5.787 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.211 ; 5.671 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.139 ; 5.572 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 5.228 ; 5.613 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 5.341 ; 5.787 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 5.152 ; 5.608 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 5.119 ; 5.513 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 5.179 ; 5.591 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 4.809 ; 5.201 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 5.004 ; 5.402 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 4.677 ; 5.006 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 4.820 ; 5.172 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 4.803 ; 5.170 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 5.358 ; 5.760 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 5.214 ; 5.648 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 5.149 ; 5.588 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 5.145 ; 5.566 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 7.301 ; 7.857 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 7.301 ; 7.857 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -2.041 ; -2.413 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -2.041 ; -2.413 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.828 ; -2.225 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.828 ; -2.225 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -1.339 ; -1.594 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.989 ; -2.303 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.564 ; -1.853 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -2.088 ; -2.439 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.339 ; -1.594 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -2.023 ; -2.349 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -2.099 ; -2.450 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.954 ; -2.267 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -1.459 ; -1.757 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.927 ; -2.183 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -1.377 ; -1.667 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.543 ; -1.816 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -2.196 ; -2.577 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.643 ; -1.942 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -1.356 ; -1.647 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -1.853 ; -2.178 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -3.528 ; -3.763 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -1.853 ; -2.178 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -2.608 ; -3.069 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -3.067 ; -3.346 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -3.836 ; -4.123 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -3.190 ; -3.475 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -3.833 ; -4.136 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -3.869 ; -4.163 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -4.000 ; -4.310 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -3.970 ; -4.296 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -3.627 ; -3.946 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -3.633 ; -3.951 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -3.570 ; -3.868 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -3.630 ; -3.953 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -3.566 ; -3.868 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -3.478 ; -3.765 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -3.729 ; -4.055 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -4.013 ; -4.347 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -4.192 ; -4.496 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -4.692 ; -5.037 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -4.260 ; -4.591 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -3.826 ; -4.137 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -4.131 ; -4.433 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -3.648 ; -3.969 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -3.375 ; -3.708 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -3.067 ; -3.346 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -3.864 ; -4.168 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -4.164 ; -4.493 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -4.036 ; -4.379 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -4.137 ; -4.453 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -4.518 ; -4.923 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -4.518 ; -4.923 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -4.191 ; -4.543 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[0]      ; CLOCK2_50   ; -6.920 ; -7.286 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -4.191 ; -4.543 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -3.926 ; -4.235 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -4.434 ; -4.875 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -4.362 ; -4.778 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -4.429 ; -4.793 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -4.538 ; -4.959 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -4.376 ; -4.814 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -4.324 ; -4.696 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -4.384 ; -4.771 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -4.029 ; -4.398 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -4.208 ; -4.571 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -3.926 ; -4.235 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -4.063 ; -4.396 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -4.046 ; -4.394 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -4.549 ; -4.913 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -4.436 ; -4.852 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -4.374 ; -4.794 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -4.372 ; -4.775 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -6.337 ; -6.846 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -6.337 ; -6.846 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 9.429  ; 9.215  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 7.483  ; 7.282  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 12.082 ; 11.763 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 7.573  ; 7.585  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.370  ; 8.330  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 11.719 ; 11.430 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.386  ; 8.344  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 12.068 ; 11.708 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 12.082 ; 11.763 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 8.697  ; 8.744  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 11.839 ; 11.587 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 9.377  ; 9.346  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 9.588  ; 10.351 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 8.070  ; 7.891  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 5.946  ; 5.801  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.942  ; 5.700  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 6.652  ; 6.308  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.484  ; 6.316  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.439  ; 5.266  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.171  ; 5.096  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 7.263  ; 7.111  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.056  ; 5.022  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.365  ; 6.056  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.399  ; 5.284  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 8.070  ; 7.891  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 6.486  ; 6.200  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 7.553  ; 7.255  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 7.480  ; 6.972  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 7.553  ; 7.255  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 7.145  ; 6.683  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 8.874  ; 8.528  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 7.230  ; 7.067  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 13.889 ; 13.120 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.296  ; 8.887  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 12.367 ; 11.794 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 10.436 ; 10.051 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 9.256  ; 8.902  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 9.036  ; 8.903  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 9.003  ; 8.802  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 9.953  ; 9.552  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 9.897  ; 9.454  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 10.039 ; 9.526  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 11.344 ; 10.763 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 8.882  ; 8.499  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 10.886 ; 10.441 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 9.913  ; 9.377  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 9.568  ; 9.072  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 10.649 ; 10.172 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 9.082  ; 8.938  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 10.213 ; 9.739  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 9.868  ; 9.351  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 9.634  ; 9.127  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 10.582 ; 10.107 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 9.835  ; 9.737  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 9.937  ; 9.639  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 13.889 ; 13.120 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 12.793 ; 12.323 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 9.061  ; 9.025  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 11.103 ; 10.869 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 8.920  ; 8.546  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 12.976 ; 12.487 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 8.650  ; 8.603  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 10.788 ; 10.241 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 9.360  ; 9.056  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 11.953 ; 11.195 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 7.592  ; 7.396  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 3.493  ; 3.392  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.449  ; 4.344  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 4.672  ; 4.526  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 7.592  ; 7.396  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 7.332  ; 7.218  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 6.874  ; 6.424  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.370 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.533 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.659  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.642  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 11.721 ; 11.469 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 8.545  ; 8.490  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 10.855 ; 10.675 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 8.226  ; 8.117  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 8.897  ; 8.731  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 8.673  ; 8.551  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 11.721 ; 11.184 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 11.253 ; 11.469 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 10.369 ; 10.759 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 10.369 ; 10.518 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 9.539  ; 9.678  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 8.642  ; 8.732  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 10.335 ; 10.759 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50   ; 12.289 ; 11.858 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50   ; 11.716 ; 11.428 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50   ; 12.289 ; 11.858 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50   ; 12.031 ; 11.620 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50   ; 11.526 ; 11.396 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50   ; 10.532 ; 10.402 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50   ; 11.825 ; 11.447 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50   ; 10.780 ; 11.022 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50   ; 10.886 ; 11.007 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50   ; 10.066 ; 10.179 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50   ; 10.847 ; 10.971 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50   ; 10.886 ; 11.007 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50   ; 10.886 ; 11.007 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX4[*]        ; CLOCK2_50   ; 13.204 ; 13.004 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[0]       ; CLOCK2_50   ; 12.941 ; 12.596 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[1]       ; CLOCK2_50   ; 13.204 ; 13.004 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[2]       ; CLOCK2_50   ; 11.275 ; 11.360 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[3]       ; CLOCK2_50   ; 11.753 ; 11.602 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[4]       ; CLOCK2_50   ; 11.682 ; 11.310 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[5]       ; CLOCK2_50   ; 11.911 ; 11.516 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[6]       ; CLOCK2_50   ; 11.784 ; 11.762 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX5[*]        ; CLOCK2_50   ; 11.304 ; 11.377 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[0]       ; CLOCK2_50   ; 10.797 ; 10.887 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[3]       ; CLOCK2_50   ; 11.304 ; 11.377 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[4]       ; CLOCK2_50   ; 11.294 ; 11.367 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[5]       ; CLOCK2_50   ; 10.959 ; 11.039 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 7.572  ; 7.174  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 6.794  ; 6.433  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 5.570  ; 5.336  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 6.817  ; 6.544  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.840  ; 4.681  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 5.582  ; 5.310  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 5.059  ; 4.861  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 5.223  ; 4.949  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 5.725  ; 5.525  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 5.083  ; 4.906  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 6.747  ; 6.232  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 5.581  ; 5.308  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.695  ; 4.473  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.938  ; 6.464  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 4.669  ; 4.457  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.649  ; 4.426  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 7.572  ; 7.174  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.011  ; 5.744  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.751  ; 4.599  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 5.129  ; 4.963  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 5.851  ; 5.373  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 11.961 ; 11.502 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 10.418 ; 10.226 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 10.664 ; 10.356 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 11.194 ; 10.811 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 10.632 ; 10.374 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 10.449 ; 10.272 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 11.230 ; 11.070 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 10.719 ; 10.558 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 10.395 ; 10.207 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 10.392 ; 10.048 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 10.654 ; 10.239 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 10.277 ; 10.007 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 10.897 ; 10.576 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 11.961 ; 11.502 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 9.984  ; 9.760  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 11.392 ; 11.112 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 11.677 ; 11.371 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 12.369 ; 12.963 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 8.471  ; 8.193  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 5.999  ; 5.894  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 8.204  ; 8.045  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 8.471  ; 8.193  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 8.109  ; 7.840  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 8.068  ; 7.799  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 7.686  ; 7.462  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 6.738  ; 6.493  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 7.276  ; 6.933  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 8.068  ; 7.650  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.481  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 9.886  ; 9.637  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 9.886  ; 9.637  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 8.796  ; 8.445  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 8.432  ; 8.118  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 6.685  ; 6.598  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 9.771  ; 9.482  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 9.254  ; 8.906  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.479  ; 6.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 6.099  ; 6.046  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 7.285  ; 7.018  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 8.347  ; 8.007  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 8.024  ; 7.707  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 8.347  ; 8.007  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.744  ; 6.603  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 5.670  ; 5.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 8.210  ; 7.944  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 7.812  ; 7.626  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.542  ; 5.536  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 6.136  ; 6.082  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.481  ; 5.318  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 9.072  ; 8.863  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 7.208  ; 7.011  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.289  ; 7.299  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 7.289  ; 7.299  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.054  ; 8.015  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 11.272 ; 10.994 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.073  ; 8.031  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 11.605 ; 11.259 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 11.620 ; 11.313 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 8.369  ; 8.413  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 11.387 ; 11.144 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 9.021  ; 8.991  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 8.854  ; 9.604  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.447  ; 4.412  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 5.305  ; 5.161  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.301  ; 5.064  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.979  ; 5.645  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 5.823  ; 5.657  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 4.819  ; 4.648  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 4.561  ; 4.485  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 6.566  ; 6.416  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 4.447  ; 4.412  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 5.708  ; 5.406  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 4.780  ; 4.665  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 7.341  ; 7.165  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.824  ; 5.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 6.775  ; 6.284  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 6.775  ; 6.284  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.847  ; 6.556  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 6.457  ; 6.009  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 8.117  ; 7.780  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 6.539  ; 6.377  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 6.276  ; 6.069  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 7.552  ; 7.202  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 10.188 ; 9.707  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 8.109  ; 7.767  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 7.345  ; 6.995  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 6.655  ; 6.391  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 6.901  ; 6.749  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 7.682  ; 7.429  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 6.845  ; 6.632  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 7.398  ; 7.110  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 9.140  ; 8.504  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 6.276  ; 6.069  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 8.275  ; 8.011  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 8.294  ; 8.004  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 7.305  ; 7.069  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 8.343  ; 8.116  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 6.981  ; 6.775  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 7.244  ; 6.950  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 7.688  ; 7.391  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 7.408  ; 7.136  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 7.924  ; 7.658  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 7.160  ; 6.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 7.261  ; 7.075  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 11.455 ; 10.942 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 10.389 ; 9.906  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 7.252  ; 7.062  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 9.235  ; 8.862  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 6.795  ; 6.576  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 11.080 ; 10.573 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 6.309  ; 6.126  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 8.627  ; 8.142  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 7.906  ; 7.696  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 9.380  ; 8.889  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 2.951  ; 2.849  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 2.951  ; 2.849  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 3.868  ; 3.762  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 4.083  ; 3.937  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 6.881  ; 6.690  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 6.636  ; 6.521  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 6.197  ; 5.760  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.870 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.160  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.142  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 4.985  ; 4.868  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 5.236  ; 5.140  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 7.487  ; 7.346  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 4.985  ; 4.868  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 5.572  ; 5.366  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 5.358  ; 5.193  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 8.357  ; 7.838  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 7.786  ; 8.044  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 5.460  ; 5.701  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 7.115  ; 7.412  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 6.321  ; 6.610  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 5.460  ; 5.701  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 7.142  ; 7.716  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50   ; 6.636  ; 6.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50   ; 7.742  ; 7.413  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50   ; 8.292  ; 7.883  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50   ; 8.090  ; 7.674  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50   ; 7.549  ; 7.385  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50   ; 6.636  ; 6.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50   ; 7.846  ; 7.438  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50   ; 6.827  ; 7.067  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50   ; 6.162  ; 6.301  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50   ; 6.162  ; 6.301  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50   ; 6.911  ; 7.058  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50   ; 6.950  ; 7.094  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50   ; 6.950  ; 7.094  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX4[*]        ; CLOCK2_50   ; 6.741  ; 6.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[0]       ; CLOCK2_50   ; 8.138  ; 7.770  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[1]       ; CLOCK2_50   ; 8.412  ; 8.222  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[2]       ; CLOCK2_50   ; 6.741  ; 6.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[3]       ; CLOCK2_50   ; 7.005  ; 6.823  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[4]       ; CLOCK2_50   ; 6.932  ; 6.757  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[5]       ; CLOCK2_50   ; 7.154  ; 6.956  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[6]       ; CLOCK2_50   ; 7.053  ; 7.239  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX5[*]        ; CLOCK2_50   ; 7.440  ; 7.702  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[0]       ; CLOCK2_50   ; 7.440  ; 7.702  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[3]       ; CLOCK2_50   ; 7.928  ; 8.174  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[4]       ; CLOCK2_50   ; 7.918  ; 8.164  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[5]       ; CLOCK2_50   ; 7.596  ; 7.848  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 4.061  ; 3.843  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 6.119  ; 5.768  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 4.942  ; 4.714  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 6.142  ; 5.875  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.242  ; 4.085  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.956  ; 4.690  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.452  ; 4.259  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.611  ; 4.344  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 5.093  ; 4.897  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 4.476  ; 4.302  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 6.143  ; 5.632  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.956  ; 4.690  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.106  ; 3.888  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.328  ; 5.856  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 4.081  ; 3.872  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.061  ; 3.843  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.937  ; 6.537  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 5.368  ; 5.108  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.157  ; 4.007  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.519  ; 4.355  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 5.282  ; 4.807  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 5.143  ; 4.930  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 5.280  ; 5.091  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 5.514  ; 5.213  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 6.027  ; 5.654  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 5.486  ; 5.237  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.143  ; 4.930  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 6.116  ; 5.877  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 5.673  ; 5.418  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.369  ; 5.085  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 6.744  ; 6.402  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 6.915  ; 6.530  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 6.211  ; 5.990  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 7.394  ; 7.046  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 8.390  ; 7.976  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 7.105  ; 6.750  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 7.739  ; 7.445  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 8.107  ; 7.801  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 4.715  ; 4.795  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 5.357  ; 5.252  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 5.357  ; 5.252  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 7.474  ; 7.318  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 7.730  ; 7.458  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 7.383  ; 7.121  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 7.343  ; 7.081  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 6.976  ; 6.757  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 6.065  ; 5.826  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 6.582  ; 6.249  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 7.341  ; 6.936  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 5.453  ; 5.397  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 9.087  ; 8.844  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 8.040  ; 7.699  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 7.692  ; 7.386  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 6.013  ; 5.926  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 8.978  ; 8.697  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 8.482  ; 8.144  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 5.816  ; 5.686  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 5.453  ; 5.397  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 6.590  ; 6.329  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 4.916  ; 4.907  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 7.299  ; 6.991  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 7.610  ; 7.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.071  ; 5.932  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 5.039  ; 4.962  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 7.478  ; 7.218  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 7.096  ; 6.913  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 4.916  ; 4.907  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 5.487  ; 5.431  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 4.860  ; 4.699  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 7.749  ;        ;        ; 8.143  ;
; SW[1]      ; LEDR[1]     ; 7.558  ;        ;        ; 7.938  ;
; SW[2]      ; LEDR[2]     ; 7.669  ;        ;        ; 7.977  ;
; SW[3]      ; HEX2[0]     ; 14.366 ; 14.026 ; 14.728 ; 14.388 ;
; SW[3]      ; HEX2[1]     ; 14.899 ; 14.508 ; 15.261 ; 14.870 ;
; SW[3]      ; HEX2[2]     ; 14.655 ; 14.226 ; 15.017 ; 14.588 ;
; SW[3]      ; HEX2[3]     ; 14.176 ; 13.995 ; 14.538 ; 14.357 ;
; SW[3]      ; HEX2[4]     ; 13.182 ; 12.999 ; 13.544 ; 13.361 ;
; SW[3]      ; HEX2[5]     ; 14.450 ; 14.054 ; 14.812 ; 14.416 ;
; SW[3]      ; HEX2[6]     ; 13.411 ; 13.627 ; 13.773 ; 13.989 ;
; SW[3]      ; HEX3[0]     ; 12.642 ; 12.829 ; 13.005 ; 13.191 ;
; SW[3]      ; HEX3[3]     ; 13.423 ; 13.621 ; 13.786 ; 13.983 ;
; SW[3]      ; HEX3[4]     ; 13.462 ; 13.657 ; 13.825 ; 14.019 ;
; SW[3]      ; HEX3[5]     ; 13.462 ; 13.657 ; 13.825 ; 14.019 ;
; SW[3]      ; HEX4[0]     ; 15.581 ; 15.236 ; 15.910 ; 15.565 ;
; SW[3]      ; HEX4[1]     ; 15.844 ; 15.644 ; 16.173 ; 15.973 ;
; SW[3]      ; HEX4[2]     ; 14.018 ; 14.000 ; 14.347 ; 14.329 ;
; SW[3]      ; HEX4[3]     ; 14.393 ; 14.242 ; 14.722 ; 14.571 ;
; SW[3]      ; HEX4[4]     ; 14.322 ; 14.053 ; 14.651 ; 14.382 ;
; SW[3]      ; HEX4[5]     ; 14.551 ; 14.259 ; 14.880 ; 14.588 ;
; SW[3]      ; HEX4[6]     ; 14.424 ; 14.505 ; 14.753 ; 14.834 ;
; SW[3]      ; HEX5[0]     ; 13.955 ; 14.085 ; 14.242 ; 14.408 ;
; SW[3]      ; HEX5[3]     ; 14.462 ; 14.575 ; 14.749 ; 14.898 ;
; SW[3]      ; HEX5[4]     ; 14.452 ; 14.565 ; 14.739 ; 14.888 ;
; SW[3]      ; HEX5[5]     ; 14.117 ; 14.237 ; 14.404 ; 14.560 ;
; SW[3]      ; LEDR[3]     ; 7.598  ;        ;        ; 7.878  ;
; SW[4]      ; HEX2[0]     ; 14.600 ; 14.265 ; 14.959 ; 14.624 ;
; SW[4]      ; HEX2[1]     ; 15.182 ; 14.730 ; 15.541 ; 15.089 ;
; SW[4]      ; HEX2[2]     ; 14.904 ; 14.462 ; 15.263 ; 14.821 ;
; SW[4]      ; HEX2[3]     ; 14.401 ; 14.225 ; 14.760 ; 14.584 ;
; SW[4]      ; HEX2[4]     ; 13.422 ; 13.242 ; 13.781 ; 13.601 ;
; SW[4]      ; HEX2[5]     ; 14.693 ; 14.286 ; 15.052 ; 14.645 ;
; SW[4]      ; HEX2[6]     ; 13.642 ; 13.889 ; 14.001 ; 14.248 ;
; SW[4]      ; HEX3[0]     ; 12.925 ; 13.025 ; 13.284 ; 13.384 ;
; SW[4]      ; HEX3[3]     ; 13.706 ; 13.817 ; 14.065 ; 14.176 ;
; SW[4]      ; HEX3[4]     ; 13.745 ; 13.853 ; 14.104 ; 14.212 ;
; SW[4]      ; HEX3[5]     ; 13.745 ; 13.853 ; 14.104 ; 14.212 ;
; SW[4]      ; HEX4[0]     ; 15.766 ; 15.421 ; 16.157 ; 15.812 ;
; SW[4]      ; HEX4[1]     ; 16.029 ; 15.829 ; 16.420 ; 16.220 ;
; SW[4]      ; HEX4[2]     ; 14.203 ; 14.185 ; 14.594 ; 14.576 ;
; SW[4]      ; HEX4[3]     ; 14.578 ; 14.427 ; 14.969 ; 14.818 ;
; SW[4]      ; HEX4[4]     ; 14.507 ; 14.238 ; 14.898 ; 14.629 ;
; SW[4]      ; HEX4[5]     ; 14.736 ; 14.444 ; 15.127 ; 14.835 ;
; SW[4]      ; HEX4[6]     ; 14.609 ; 14.690 ; 15.000 ; 15.081 ;
; SW[4]      ; HEX5[0]     ; 13.558 ; 13.737 ; 13.968 ; 14.095 ;
; SW[4]      ; HEX5[3]     ; 14.065 ; 14.227 ; 14.475 ; 14.585 ;
; SW[4]      ; HEX5[4]     ; 14.055 ; 14.217 ; 14.465 ; 14.575 ;
; SW[4]      ; HEX5[5]     ; 13.720 ; 13.889 ; 14.130 ; 14.247 ;
; SW[4]      ; LEDR[4]     ; 7.523  ;        ;        ; 7.886  ;
; SW[5]      ; HEX2[0]     ; 16.051 ; 15.763 ; 16.393 ; 16.105 ;
; SW[5]      ; HEX2[1]     ; 16.624 ; 16.193 ; 16.966 ; 16.535 ;
; SW[5]      ; HEX2[2]     ; 16.366 ; 15.955 ; 16.708 ; 16.297 ;
; SW[5]      ; HEX2[3]     ; 15.861 ; 15.731 ; 16.203 ; 16.073 ;
; SW[5]      ; HEX2[4]     ; 14.867 ; 14.737 ; 15.209 ; 15.079 ;
; SW[5]      ; HEX2[5]     ; 16.160 ; 15.782 ; 16.502 ; 16.124 ;
; SW[5]      ; HEX2[6]     ; 15.115 ; 15.357 ; 15.457 ; 15.699 ;
; SW[5]      ; HEX3[0]     ; 14.401 ; 14.514 ; 14.743 ; 14.856 ;
; SW[5]      ; HEX3[3]     ; 15.182 ; 15.306 ; 15.524 ; 15.648 ;
; SW[5]      ; HEX3[4]     ; 15.221 ; 15.342 ; 15.563 ; 15.684 ;
; SW[5]      ; HEX3[5]     ; 15.221 ; 15.342 ; 15.563 ; 15.684 ;
; SW[5]      ; HEX4[0]     ; 15.503 ; 15.158 ; 15.921 ; 15.576 ;
; SW[5]      ; HEX4[1]     ; 15.766 ; 15.566 ; 16.184 ; 15.984 ;
; SW[5]      ; HEX4[2]     ; 13.837 ; 13.922 ; 14.255 ; 14.340 ;
; SW[5]      ; HEX4[3]     ; 14.315 ; 14.164 ; 14.733 ; 14.582 ;
; SW[5]      ; HEX4[4]     ; 14.244 ; 13.872 ; 14.662 ; 14.290 ;
; SW[5]      ; HEX4[5]     ; 14.473 ; 14.078 ; 14.891 ; 14.496 ;
; SW[5]      ; HEX4[6]     ; 14.346 ; 14.324 ; 14.764 ; 14.742 ;
; SW[5]      ; HEX5[0]     ; 14.067 ; 14.181 ; 14.468 ; 14.558 ;
; SW[5]      ; HEX5[3]     ; 14.574 ; 14.671 ; 14.975 ; 15.048 ;
; SW[5]      ; HEX5[4]     ; 14.564 ; 14.661 ; 14.965 ; 15.038 ;
; SW[5]      ; HEX5[5]     ; 14.229 ; 14.333 ; 14.630 ; 14.710 ;
; SW[5]      ; LEDR[5]     ; 7.660  ;        ;        ; 8.076  ;
; SW[6]      ; HEX2[0]     ; 15.286 ; 14.998 ; 15.643 ; 15.355 ;
; SW[6]      ; HEX2[1]     ; 15.859 ; 15.428 ; 16.216 ; 15.785 ;
; SW[6]      ; HEX2[2]     ; 15.601 ; 15.190 ; 15.958 ; 15.547 ;
; SW[6]      ; HEX2[3]     ; 15.096 ; 14.966 ; 15.453 ; 15.323 ;
; SW[6]      ; HEX2[4]     ; 14.102 ; 13.972 ; 14.459 ; 14.329 ;
; SW[6]      ; HEX2[5]     ; 15.395 ; 15.017 ; 15.752 ; 15.374 ;
; SW[6]      ; HEX2[6]     ; 14.350 ; 14.592 ; 14.707 ; 14.949 ;
; SW[6]      ; HEX3[0]     ; 13.636 ; 13.749 ; 13.993 ; 14.106 ;
; SW[6]      ; HEX3[3]     ; 14.417 ; 14.541 ; 14.774 ; 14.898 ;
; SW[6]      ; HEX3[4]     ; 14.456 ; 14.577 ; 14.813 ; 14.934 ;
; SW[6]      ; HEX3[5]     ; 14.456 ; 14.577 ; 14.813 ; 14.934 ;
; SW[6]      ; HEX4[0]     ; 16.046 ; 15.701 ; 16.408 ; 16.063 ;
; SW[6]      ; HEX4[1]     ; 16.309 ; 16.109 ; 16.671 ; 16.471 ;
; SW[6]      ; HEX4[2]     ; 14.380 ; 14.465 ; 14.742 ; 14.827 ;
; SW[6]      ; HEX4[3]     ; 14.858 ; 14.707 ; 15.220 ; 15.069 ;
; SW[6]      ; HEX4[4]     ; 14.787 ; 14.415 ; 15.149 ; 14.777 ;
; SW[6]      ; HEX4[5]     ; 15.016 ; 14.621 ; 15.378 ; 14.983 ;
; SW[6]      ; HEX4[6]     ; 14.889 ; 14.867 ; 15.251 ; 15.229 ;
; SW[6]      ; HEX5[0]     ; 14.343 ; 14.433 ; 14.775 ; 14.865 ;
; SW[6]      ; HEX5[3]     ; 14.850 ; 14.923 ; 15.282 ; 15.355 ;
; SW[6]      ; HEX5[4]     ; 14.840 ; 14.913 ; 15.272 ; 15.345 ;
; SW[6]      ; HEX5[5]     ; 14.505 ; 14.585 ; 14.937 ; 15.017 ;
; SW[6]      ; LEDR[6]     ; 8.008  ;        ;        ; 8.401  ;
; SW[7]      ; HEX2[0]     ; 11.430 ; 11.095 ; 11.759 ; 11.424 ;
; SW[7]      ; HEX2[1]     ; 12.012 ; 11.560 ; 12.341 ; 11.889 ;
; SW[7]      ; HEX2[2]     ; 11.734 ; 11.292 ; 12.063 ; 11.621 ;
; SW[7]      ; HEX2[3]     ; 11.231 ; 11.055 ; 11.560 ; 11.384 ;
; SW[7]      ; HEX2[4]     ; 10.252 ; 10.072 ; 10.581 ; 10.401 ;
; SW[7]      ; HEX2[5]     ; 11.523 ; 11.116 ; 11.852 ; 11.445 ;
; SW[7]      ; HEX2[6]     ; 10.472 ; 10.719 ; 10.801 ; 11.048 ;
; SW[7]      ; HEX3[0]     ; 9.755  ; 9.829  ; 10.084 ; 10.192 ;
; SW[7]      ; HEX3[3]     ; 10.536 ; 10.621 ; 10.865 ; 10.984 ;
; SW[7]      ; HEX3[4]     ; 10.575 ; 10.657 ; 10.904 ; 11.020 ;
; SW[7]      ; HEX3[5]     ; 10.575 ; 10.657 ; 10.904 ; 11.020 ;
; SW[7]      ; HEX4[0]     ; 12.134 ; 11.755 ; 12.445 ; 12.066 ;
; SW[7]      ; HEX4[1]     ; 12.419 ; 12.226 ; 12.730 ; 12.537 ;
; SW[7]      ; HEX4[2]     ; 10.673 ; 10.524 ; 10.984 ; 10.835 ;
; SW[7]      ; HEX4[3]     ; 10.944 ; 10.761 ; 11.255 ; 11.072 ;
; SW[7]      ; HEX4[4]     ; 10.875 ; 10.696 ; 11.186 ; 11.007 ;
; SW[7]      ; HEX4[5]     ; 11.104 ; 10.902 ; 11.415 ; 11.213 ;
; SW[7]      ; HEX4[6]     ; 11.004 ; 11.194 ; 11.315 ; 11.505 ;
; SW[7]      ; HEX5[0]     ; 11.411 ; 11.549 ; 11.722 ; 11.896 ;
; SW[7]      ; HEX5[3]     ; 11.918 ; 12.039 ; 12.229 ; 12.386 ;
; SW[7]      ; HEX5[4]     ; 11.908 ; 12.029 ; 12.219 ; 12.376 ;
; SW[7]      ; HEX5[5]     ; 11.573 ; 11.701 ; 11.884 ; 12.048 ;
; SW[7]      ; LEDR[7]     ; 7.715  ;        ;        ; 8.126  ;
; SW[8]      ; LEDR[8]     ; 7.953  ;        ;        ; 8.357  ;
; SW[9]      ; LEDR[9]     ; 8.740  ;        ;        ; 9.174  ;
; SW[10]     ; LEDR[10]    ; 8.297  ;        ;        ; 8.704  ;
; SW[11]     ; LEDR[11]    ; 8.255  ;        ;        ; 8.646  ;
; SW[12]     ; LEDR[12]    ; 8.191  ;        ;        ; 8.544  ;
; SW[13]     ; LEDR[13]    ; 7.952  ;        ;        ; 8.361  ;
; SW[14]     ; LEDR[14]    ; 7.934  ;        ;        ; 8.344  ;
; SW[15]     ; LEDR[15]    ; 9.386  ;        ;        ; 9.815  ;
; SW[16]     ; LEDR[16]    ; 7.953  ;        ;        ; 8.360  ;
; SW[17]     ; LEDR[17]    ; 7.890  ;        ;        ; 8.285  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 7.469  ;        ;        ; 7.849  ;
; SW[1]      ; LEDR[1]     ; 7.284  ;        ;        ; 7.649  ;
; SW[2]      ; LEDR[2]     ; 7.390  ;        ;        ; 7.687  ;
; SW[3]      ; HEX2[0]     ; 11.636 ; 11.367 ; 11.980 ; 11.711 ;
; SW[3]      ; HEX2[1]     ; 12.255 ; 11.758 ; 12.599 ; 12.102 ;
; SW[3]      ; HEX2[2]     ; 12.005 ; 11.538 ; 12.349 ; 11.882 ;
; SW[3]      ; HEX2[3]     ; 11.450 ; 11.300 ; 11.794 ; 11.644 ;
; SW[3]      ; HEX2[4]     ; 10.598 ; 10.384 ; 10.942 ; 10.728 ;
; SW[3]      ; HEX2[5]     ; 11.727 ; 11.330 ; 12.071 ; 11.674 ;
; SW[3]      ; HEX2[6]     ; 10.718 ; 10.989 ; 11.062 ; 11.333 ;
; SW[3]      ; HEX3[0]     ; 10.123 ; 10.191 ; 10.467 ; 10.535 ;
; SW[3]      ; HEX3[3]     ; 10.872 ; 10.948 ; 11.216 ; 11.292 ;
; SW[3]      ; HEX3[4]     ; 10.911 ; 10.984 ; 11.255 ; 11.328 ;
; SW[3]      ; HEX3[5]     ; 10.911 ; 10.984 ; 11.255 ; 11.328 ;
; SW[3]      ; HEX4[0]     ; 11.967 ; 11.594 ; 12.330 ; 11.957 ;
; SW[3]      ; HEX4[1]     ; 12.241 ; 12.046 ; 12.604 ; 12.409 ;
; SW[3]      ; HEX4[2]     ; 10.570 ; 10.418 ; 10.933 ; 10.781 ;
; SW[3]      ; HEX4[3]     ; 10.834 ; 10.647 ; 11.197 ; 11.010 ;
; SW[3]      ; HEX4[4]     ; 10.760 ; 10.580 ; 11.123 ; 10.943 ;
; SW[3]      ; HEX4[5]     ; 10.983 ; 10.780 ; 11.346 ; 11.143 ;
; SW[3]      ; HEX4[6]     ; 10.877 ; 11.068 ; 11.240 ; 11.431 ;
; SW[3]      ; HEX5[0]     ; 11.383 ; 11.517 ; 11.704 ; 11.880 ;
; SW[3]      ; HEX5[3]     ; 11.871 ; 11.989 ; 12.192 ; 12.352 ;
; SW[3]      ; HEX5[4]     ; 11.861 ; 11.979 ; 12.182 ; 12.342 ;
; SW[3]      ; HEX5[5]     ; 11.539 ; 11.663 ; 11.860 ; 12.026 ;
; SW[3]      ; LEDR[3]     ; 7.322  ;        ;        ; 7.591  ;
; SW[4]      ; HEX2[0]     ; 11.286 ; 10.955 ; 11.629 ; 11.298 ;
; SW[4]      ; HEX2[1]     ; 11.846 ; 11.401 ; 12.189 ; 11.744 ;
; SW[4]      ; HEX2[2]     ; 11.577 ; 11.161 ; 11.920 ; 11.556 ;
; SW[4]      ; HEX2[3]     ; 11.104 ; 10.926 ; 11.447 ; 11.269 ;
; SW[4]      ; HEX2[4]     ; 10.161 ; 9.971  ; 10.556 ; 10.314 ;
; SW[4]      ; HEX2[5]     ; 11.389 ; 10.980 ; 11.784 ; 11.323 ;
; SW[4]      ; HEX2[6]     ; 10.378 ; 10.609 ; 10.773 ; 10.952 ;
; SW[4]      ; HEX3[0]     ; 10.196 ; 10.311 ; 10.565 ; 10.711 ;
; SW[4]      ; HEX3[3]     ; 10.945 ; 11.068 ; 11.314 ; 11.468 ;
; SW[4]      ; HEX3[4]     ; 10.984 ; 11.104 ; 11.353 ; 11.504 ;
; SW[4]      ; HEX3[5]     ; 10.984 ; 11.104 ; 11.353 ; 11.504 ;
; SW[4]      ; HEX4[0]     ; 12.131 ; 11.728 ; 12.492 ; 12.089 ;
; SW[4]      ; HEX4[1]     ; 12.452 ; 12.185 ; 12.818 ; 12.546 ;
; SW[4]      ; HEX4[2]     ; 10.699 ; 10.589 ; 11.060 ; 10.950 ;
; SW[4]      ; HEX4[3]     ; 10.993 ; 10.776 ; 11.354 ; 11.137 ;
; SW[4]      ; HEX4[4]     ; 10.990 ; 10.714 ; 11.356 ; 11.075 ;
; SW[4]      ; HEX4[5]     ; 11.111 ; 10.950 ; 11.472 ; 11.311 ;
; SW[4]      ; HEX4[6]     ; 11.008 ; 11.229 ; 11.369 ; 11.590 ;
; SW[4]      ; HEX5[0]     ; 11.560 ; 11.689 ; 11.926 ; 12.050 ;
; SW[4]      ; HEX5[3]     ; 12.048 ; 12.161 ; 12.414 ; 12.522 ;
; SW[4]      ; HEX5[4]     ; 12.038 ; 12.151 ; 12.404 ; 12.512 ;
; SW[4]      ; HEX5[5]     ; 11.716 ; 11.835 ; 12.082 ; 12.196 ;
; SW[4]      ; LEDR[4]     ; 7.250  ;        ;        ; 7.599  ;
; SW[5]      ; HEX2[0]     ; 11.388 ; 11.057 ; 11.731 ; 11.400 ;
; SW[5]      ; HEX2[1]     ; 11.948 ; 11.503 ; 12.291 ; 11.846 ;
; SW[5]      ; HEX2[2]     ; 11.679 ; 11.294 ; 12.022 ; 11.632 ;
; SW[5]      ; HEX2[3]     ; 11.206 ; 11.028 ; 11.549 ; 11.371 ;
; SW[5]      ; HEX2[4]     ; 10.294 ; 10.073 ; 10.632 ; 10.416 ;
; SW[5]      ; HEX2[5]     ; 11.522 ; 11.082 ; 11.860 ; 11.425 ;
; SW[5]      ; HEX2[6]     ; 10.511 ; 10.711 ; 10.849 ; 11.054 ;
; SW[5]      ; HEX3[0]     ; 10.499 ; 10.580 ; 10.808 ; 10.884 ;
; SW[5]      ; HEX3[3]     ; 11.248 ; 11.337 ; 11.557 ; 11.641 ;
; SW[5]      ; HEX3[4]     ; 11.287 ; 11.373 ; 11.596 ; 11.677 ;
; SW[5]      ; HEX3[5]     ; 11.287 ; 11.373 ; 11.596 ; 11.677 ;
; SW[5]      ; HEX4[0]     ; 12.040 ; 11.667 ; 12.449 ; 12.076 ;
; SW[5]      ; HEX4[1]     ; 12.314 ; 12.119 ; 12.723 ; 12.528 ;
; SW[5]      ; HEX4[2]     ; 10.643 ; 10.491 ; 11.052 ; 10.900 ;
; SW[5]      ; HEX4[3]     ; 10.907 ; 10.720 ; 11.316 ; 11.129 ;
; SW[5]      ; HEX4[4]     ; 10.833 ; 10.653 ; 11.242 ; 11.062 ;
; SW[5]      ; HEX4[5]     ; 11.056 ; 10.853 ; 11.465 ; 11.262 ;
; SW[5]      ; HEX4[6]     ; 10.950 ; 11.141 ; 11.359 ; 11.550 ;
; SW[5]      ; HEX5[0]     ; 11.393 ; 11.590 ; 11.770 ; 11.999 ;
; SW[5]      ; HEX5[3]     ; 11.881 ; 12.062 ; 12.258 ; 12.471 ;
; SW[5]      ; HEX5[4]     ; 11.871 ; 12.052 ; 12.248 ; 12.461 ;
; SW[5]      ; HEX5[5]     ; 11.549 ; 11.736 ; 11.926 ; 12.145 ;
; SW[5]      ; LEDR[5]     ; 7.382  ;        ;        ; 7.782  ;
; SW[6]      ; HEX2[0]     ; 12.089 ; 11.758 ; 12.466 ; 12.135 ;
; SW[6]      ; HEX2[1]     ; 12.649 ; 12.204 ; 13.026 ; 12.581 ;
; SW[6]      ; HEX2[2]     ; 12.380 ; 12.020 ; 12.757 ; 12.366 ;
; SW[6]      ; HEX2[3]     ; 11.907 ; 11.729 ; 12.284 ; 12.106 ;
; SW[6]      ; HEX2[4]     ; 11.020 ; 10.774 ; 11.366 ; 11.151 ;
; SW[6]      ; HEX2[5]     ; 12.248 ; 11.783 ; 12.594 ; 12.160 ;
; SW[6]      ; HEX2[6]     ; 11.237 ; 11.412 ; 11.583 ; 11.789 ;
; SW[6]      ; HEX3[0]     ; 11.097 ; 11.166 ; 11.432 ; 11.501 ;
; SW[6]      ; HEX3[3]     ; 11.846 ; 11.923 ; 12.181 ; 12.258 ;
; SW[6]      ; HEX3[4]     ; 11.885 ; 11.959 ; 12.220 ; 12.294 ;
; SW[6]      ; HEX3[5]     ; 11.885 ; 11.959 ; 12.220 ; 12.294 ;
; SW[6]      ; HEX4[0]     ; 12.198 ; 11.803 ; 12.574 ; 12.179 ;
; SW[6]      ; HEX4[1]     ; 12.471 ; 12.279 ; 12.844 ; 12.655 ;
; SW[6]      ; HEX4[2]     ; 10.774 ; 10.688 ; 11.150 ; 11.064 ;
; SW[6]      ; HEX4[3]     ; 11.061 ; 10.852 ; 11.432 ; 11.228 ;
; SW[6]      ; HEX4[4]     ; 10.998 ; 10.789 ; 11.362 ; 11.165 ;
; SW[6]      ; HEX4[5]     ; 11.215 ; 10.986 ; 11.595 ; 11.362 ;
; SW[6]      ; HEX4[6]     ; 11.147 ; 11.297 ; 11.527 ; 11.673 ;
; SW[6]      ; HEX5[0]     ; 11.593 ; 11.755 ; 11.966 ; 12.135 ;
; SW[6]      ; HEX5[3]     ; 12.081 ; 12.227 ; 12.454 ; 12.607 ;
; SW[6]      ; HEX5[4]     ; 12.071 ; 12.217 ; 12.444 ; 12.597 ;
; SW[6]      ; HEX5[5]     ; 11.749 ; 11.901 ; 12.122 ; 12.281 ;
; SW[6]      ; LEDR[6]     ; 7.717  ;        ;        ; 8.096  ;
; SW[7]      ; HEX2[0]     ; 10.137 ; 9.811  ; 10.490 ; 10.159 ;
; SW[7]      ; HEX2[1]     ; 10.696 ; 10.256 ; 11.050 ; 10.605 ;
; SW[7]      ; HEX2[2]     ; 10.455 ; 10.001 ; 10.781 ; 10.378 ;
; SW[7]      ; HEX2[3]     ; 9.953  ; 9.780  ; 10.308 ; 10.130 ;
; SW[7]      ; HEX2[4]     ; 9.001  ; 8.849  ; 9.378  ; 9.175  ;
; SW[7]      ; HEX2[5]     ; 10.229 ; 9.858  ; 10.606 ; 10.184 ;
; SW[7]      ; HEX2[6]     ; 9.218  ; 9.487  ; 9.595  ; 9.813  ;
; SW[7]      ; HEX3[0]     ; 8.743  ; 8.938  ; 9.114  ; 9.297  ;
; SW[7]      ; HEX3[3]     ; 9.492  ; 9.695  ; 9.863  ; 10.054 ;
; SW[7]      ; HEX3[4]     ; 9.531  ; 9.731  ; 9.902  ; 10.090 ;
; SW[7]      ; HEX3[5]     ; 9.531  ; 9.731  ; 9.902  ; 10.090 ;
; SW[7]      ; HEX4[0]     ; 9.136  ; 8.768  ; 9.480  ; 9.107  ;
; SW[7]      ; HEX4[1]     ; 9.410  ; 9.220  ; 9.754  ; 9.559  ;
; SW[7]      ; HEX4[2]     ; 7.739  ; 7.592  ; 8.083  ; 7.931  ;
; SW[7]      ; HEX4[3]     ; 8.003  ; 7.821  ; 8.347  ; 8.160  ;
; SW[7]      ; HEX4[4]     ; 7.930  ; 7.754  ; 8.273  ; 8.093  ;
; SW[7]      ; HEX4[5]     ; 8.152  ; 7.954  ; 8.496  ; 8.293  ;
; SW[7]      ; HEX4[6]     ; 8.051  ; 8.237  ; 8.390  ; 8.581  ;
; SW[7]      ; HEX5[0]     ; 8.438  ; 8.691  ; 8.782  ; 9.030  ;
; SW[7]      ; HEX5[3]     ; 8.926  ; 9.163  ; 9.270  ; 9.502  ;
; SW[7]      ; HEX5[4]     ; 8.916  ; 9.153  ; 9.260  ; 9.492  ;
; SW[7]      ; HEX5[5]     ; 8.594  ; 8.837  ; 8.938  ; 9.176  ;
; SW[7]      ; LEDR[7]     ; 7.435  ;        ;        ; 7.831  ;
; SW[8]      ; LEDR[8]     ; 7.661  ;        ;        ; 8.050  ;
; SW[9]      ; LEDR[9]     ; 8.465  ;        ;        ; 8.885  ;
; SW[10]     ; LEDR[10]    ; 7.992  ;        ;        ; 8.384  ;
; SW[11]     ; LEDR[11]    ; 7.952  ;        ;        ; 8.328  ;
; SW[12]     ; LEDR[12]    ; 7.890  ;        ;        ; 8.230  ;
; SW[13]     ; LEDR[13]    ; 7.661  ;        ;        ; 8.054  ;
; SW[14]     ; LEDR[14]    ; 7.643  ;        ;        ; 8.037  ;
; SW[15]     ; LEDR[15]    ; 9.084  ;        ;        ; 9.499  ;
; SW[16]     ; LEDR[16]    ; 7.661  ;        ;        ; 8.053  ;
; SW[17]     ; LEDR[17]    ; 7.601  ;        ;        ; 7.980  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.642  ; 5.477  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.677  ; 6.512  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.641  ; 6.476  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.345  ; 6.180  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.651  ; 6.486  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.345  ; 6.180  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.317  ; 6.152  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.317  ; 6.152  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.135  ; 5.970  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.631  ; 6.466  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.631  ; 6.466  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.663  ; 6.498  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.276  ; 7.111  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.663  ; 6.498  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.974  ; 6.809  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.874  ; 6.744  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.631  ; 6.466  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.966  ; 5.801  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.642  ; 5.477  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.216  ; 6.051  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.954  ; 5.789  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.954  ; 5.789  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.965  ; 5.800  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.966  ; 5.801  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.940  ; 5.775  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.631  ; 6.466  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.185  ; 6.020  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.185  ; 6.020  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.185  ; 6.020  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.135  ; 5.970  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.189  ; 6.024  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.135  ; 5.970  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.333  ; 6.168  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 13.073 ; 12.908 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 13.567 ; 13.422 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 13.568 ; 13.423 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 13.834 ; 13.689 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 13.834 ; 13.689 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 13.566 ; 13.421 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 13.822 ; 13.677 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 13.822 ; 13.677 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 13.770 ; 13.625 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 13.871 ; 13.706 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 14.201 ; 14.036 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 13.553 ; 13.388 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 13.515 ; 13.350 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 13.073 ; 12.908 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 13.571 ; 13.426 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 13.566 ; 13.421 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 13.571 ; 13.426 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.035 ; 4.870 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.029 ; 5.864 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.994 ; 5.829 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.710 ; 5.545 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.004 ; 5.839 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.710 ; 5.545 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.683 ; 5.518 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.683 ; 5.518 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.508 ; 5.343 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.984 ; 5.819 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.984 ; 5.819 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.015 ; 5.850 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.604 ; 6.439 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.015 ; 5.850 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.313 ; 6.148 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.214 ; 6.084 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.984 ; 5.819 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.346 ; 5.181 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.035 ; 4.870 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.585 ; 5.420 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.335 ; 5.170 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.335 ; 5.170 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.345 ; 5.180 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.346 ; 5.181 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.321 ; 5.156 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.984 ; 5.819 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.556 ; 5.391 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.556 ; 5.391 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.556 ; 5.391 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.508 ; 5.343 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.560 ; 5.395 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.508 ; 5.343 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.699 ; 5.534 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.922 ; 4.757 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.358 ; 5.213 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.359 ; 5.214 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.614 ; 5.469 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.614 ; 5.469 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.357 ; 5.212 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.604 ; 5.459 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.604 ; 5.459 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.553 ; 5.408 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.688 ; 5.523 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.005 ; 5.840 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.383 ; 5.218 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.346 ; 5.181 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.922 ; 4.757 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.362 ; 5.217 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.357 ; 5.212 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.362 ; 5.217 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.551     ; 5.716     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.603     ; 6.768     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.542     ; 6.707     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.267     ; 6.432     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.563     ; 6.728     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.267     ; 6.432     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.238     ; 6.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.238     ; 6.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.015     ; 6.180     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.538     ; 6.703     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.538     ; 6.703     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.575     ; 6.740     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.154     ; 7.319     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.575     ; 6.740     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.872     ; 7.037     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.804     ; 6.934     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.538     ; 6.703     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.854     ; 6.019     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.551     ; 5.716     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.092     ; 6.257     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.855     ; 6.020     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.855     ; 6.020     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.860     ; 6.025     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.854     ; 6.019     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.840     ; 6.005     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.538     ; 6.703     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.061     ; 6.226     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.061     ; 6.226     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.061     ; 6.226     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.015     ; 6.180     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.065     ; 6.230     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.015     ; 6.180     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.253     ; 6.418     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 12.428    ; 12.593    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 12.911    ; 13.056    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 12.912    ; 13.057    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 13.138    ; 13.283    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 13.138    ; 13.283    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 12.910    ; 13.055    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 13.131    ; 13.276    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 13.131    ; 13.276    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 13.060    ; 13.205    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 13.160    ; 13.325    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 13.482    ; 13.647    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 12.842    ; 13.007    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 12.811    ; 12.976    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 12.428    ; 12.593    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 12.915    ; 13.060    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 12.910    ; 13.055    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 12.915    ; 13.060    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.941     ; 5.106     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.951     ; 6.116     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.892     ; 6.057     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.628     ; 5.793     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.912     ; 6.077     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.628     ; 5.793     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.601     ; 5.766     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.601     ; 5.766     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.889     ; 6.054     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.889     ; 6.054     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.924     ; 6.089     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.480     ; 6.645     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.924     ; 6.089     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.209     ; 6.374     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.141     ; 6.271     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.889     ; 6.054     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.232     ; 5.397     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.941     ; 5.106     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.460     ; 5.625     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.233     ; 5.398     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.233     ; 5.398     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.237     ; 5.402     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.232     ; 5.397     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.219     ; 5.384     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.889     ; 6.054     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.430     ; 5.595     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.430     ; 5.595     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.430     ; 5.595     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.434     ; 5.599     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.615     ; 5.780     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.790     ; 4.955     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.217     ; 5.362     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.217     ; 5.362     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.435     ; 5.580     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.435     ; 5.580     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.216     ; 5.361     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.428     ; 5.573     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.428     ; 5.573     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.360     ; 5.505     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.493     ; 5.658     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.802     ; 5.967     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.187     ; 5.352     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.157     ; 5.322     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.790     ; 4.955     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.221     ; 5.366     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.216     ; 5.361     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.221     ; 5.366     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.123 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 5.256  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 14.240 ; 0.000         ;
; CLOCK2_50                                 ; 17.274 ; 0.000         ;
; D5M_PIXLCLK                               ; 17.871 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 17.997 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.079 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.143 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.174 ; 0.000         ;
; CLOCK2_50                                 ; 0.181 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.181 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 6.290  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 16.289 ; 0.000         ;
; D5M_PIXLCLK                               ; 16.503 ; 0.000         ;
; CLOCK2_50                                 ; 16.742 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 37.277 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 0.975 ; 0.000         ;
; D5M_PIXLCLK                               ; 1.098 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 2.236 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 2.695 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.702 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+-------------------------------------------+----------+---------------+
; Clock                                     ; Slack    ; End Point TNS ;
+-------------------------------------------+----------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.759    ; 0.000         ;
; CLOCK2_50                                 ; 9.271    ; 0.000         ;
; CLOCK_50                                  ; 9.400    ; 0.000         ;
; CLOCK3_50                                 ; 16.000   ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.761   ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.780   ; 0.000         ;
; D5M_PIXLCLK                               ; 499.090  ; 0.000         ;
; clk_vga                                   ; 9996.000 ; 0.000         ;
+-------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.256 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.823     ; 2.858      ;
; 5.273 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.830     ; 2.834      ;
; 5.281 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.836     ; 2.820      ;
; 5.285 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.825      ;
; 5.285 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.825      ;
; 5.285 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.825      ;
; 5.285 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.825      ;
; 5.285 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.825      ;
; 5.287 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.824     ; 2.826      ;
; 5.287 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.824     ; 2.826      ;
; 5.287 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.824     ; 2.826      ;
; 5.287 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.824     ; 2.826      ;
; 5.294 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.838     ; 2.805      ;
; 5.297 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.835     ; 2.805      ;
; 5.465 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.645      ;
; 5.465 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.645      ;
; 5.465 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.645      ;
; 5.465 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.645      ;
; 5.465 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.827     ; 2.645      ;
; 5.581 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.829     ; 2.527      ;
; 5.581 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.829     ; 2.527      ;
; 5.581 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.829     ; 2.527      ;
; 5.610 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.829     ; 2.498      ;
; 5.610 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.829     ; 2.498      ;
; 5.610 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.829     ; 2.498      ;
; 5.735 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.829     ; 2.373      ;
; 6.025 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.063     ; 3.899      ;
; 6.042 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.070     ; 3.875      ;
; 6.050 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.076     ; 3.861      ;
; 6.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.866      ;
; 6.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.866      ;
; 6.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.866      ;
; 6.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.866      ;
; 6.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.866      ;
; 6.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.867      ;
; 6.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.867      ;
; 6.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.867      ;
; 6.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.867      ;
; 6.063 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.846      ;
; 6.066 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 3.846      ;
; 6.070 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.063     ; 3.854      ;
; 6.087 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.070     ; 3.830      ;
; 6.095 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.076     ; 3.816      ;
; 6.098 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.063     ; 3.826      ;
; 6.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.821      ;
; 6.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.821      ;
; 6.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.821      ;
; 6.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.821      ;
; 6.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.821      ;
; 6.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.822      ;
; 6.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.822      ;
; 6.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.822      ;
; 6.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.822      ;
; 6.108 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.801      ;
; 6.111 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 3.801      ;
; 6.115 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.070     ; 3.802      ;
; 6.123 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.076     ; 3.788      ;
; 6.127 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.793      ;
; 6.127 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.793      ;
; 6.127 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.793      ;
; 6.127 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.793      ;
; 6.127 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.793      ;
; 6.129 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.794      ;
; 6.129 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.794      ;
; 6.129 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.794      ;
; 6.129 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.794      ;
; 6.136 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.773      ;
; 6.139 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 3.773      ;
; 6.175 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.065     ; 3.747      ;
; 6.186 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.063     ; 3.738      ;
; 6.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.063     ; 3.736      ;
; 6.192 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.072     ; 3.723      ;
; 6.200 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.709      ;
; 6.203 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.070     ; 3.714      ;
; 6.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.714      ;
; 6.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.714      ;
; 6.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.714      ;
; 6.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.714      ;
; 6.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.714      ;
; 6.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.070     ; 3.712      ;
; 6.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.066     ; 3.715      ;
; 6.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.066     ; 3.715      ;
; 6.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.066     ; 3.715      ;
; 6.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.066     ; 3.715      ;
; 6.210 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.092     ; 3.685      ;
; 6.211 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.076     ; 3.700      ;
; 6.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.076     ; 3.698      ;
; 6.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 3.694      ;
; 6.215 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.705      ;
; 6.215 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.705      ;
; 6.215 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.705      ;
; 6.215 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.705      ;
; 6.215 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.705      ;
; 6.216 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.077     ; 3.694      ;
; 6.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.703      ;
; 6.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.703      ;
; 6.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.703      ;
; 6.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.703      ;
; 6.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.067     ; 3.703      ;
; 6.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.706      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                           ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.240 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.281     ; 5.326      ;
; 14.690 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[7][13]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.273     ; 4.884      ;
; 14.690 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[7][14]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.273     ; 4.884      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][4]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][7]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][8]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][9]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][11]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.732 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][12]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.289     ; 4.826      ;
; 14.811 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.299     ; 4.737      ;
; 14.811 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.299     ; 4.737      ;
; 14.811 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[12][14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.299     ; 4.737      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.819 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.296     ; 4.732      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[25][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.270     ; 4.728      ;
; 14.857 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][15]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.273     ; 4.717      ;
; 14.857 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][13]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.273     ; 4.717      ;
; 14.857 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[5][14]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.273     ; 4.717      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.861 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[24][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.722      ;
; 14.898 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.269     ; 4.680      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.917 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[57][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.271     ; 4.659      ;
; 14.934 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.649      ;
; 14.934 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.649      ;
; 14.934 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[56][14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.264     ; 4.649      ;
; 14.943 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.292     ; 4.612      ;
; 14.943 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.292     ; 4.612      ;
; 14.943 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[32][14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.292     ; 4.612      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][4]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][7]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
; 14.984 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r ; VGA_Controller:u1|fores_r[6][8]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.278     ; 4.585      ;
+--------+---------------------------------------------------------------------+-----------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.274 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.672      ;
; 17.283 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.663      ;
; 17.346 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.600      ;
; 17.394 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.553      ;
; 17.409 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.536      ;
; 17.418 ; Reset_Delay:u2|Cont[16]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.528      ;
; 17.418 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.527      ;
; 17.481 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.464      ;
; 17.496 ; Reset_Delay:u2|Cont[10]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.451      ;
; 17.496 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.499 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.445      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.508 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.436      ;
; 17.514 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.431      ;
; 17.521 ; Reset_Delay:u2|Cont[0]               ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.425      ;
; 17.523 ; Reset_Delay:u2|Cont[18]              ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.422      ;
; 17.529 ; I2C_CCD_Config:u8|senosr_exposure[4] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.419      ;
; 17.529 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.417      ;
; 17.537 ; I2C_CCD_Config:u8|senosr_exposure[4] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.411      ;
; 17.541 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.406      ;
; 17.553 ; Reset_Delay:u2|Cont[16]              ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.392      ;
; 17.556 ; Reset_Delay:u2|Cont[11]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.391      ;
; 17.569 ; I2C_CCD_Config:u8|senosr_exposure[3] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.379      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.571 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.373      ;
; 17.586 ; Reset_Delay:u2|Cont[19]              ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.589 ; I2C_CCD_Config:u8|senosr_exposure[3] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.359      ;
; 17.599 ; I2C_CCD_Config:u8|senosr_exposure[4] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.349      ;
; 17.614 ; I2C_CCD_Config:u8|senosr_exposure[7] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.334      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.614 ; Reset_Delay:u2|Cont[17]              ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.331      ;
; 17.615 ; I2C_CCD_Config:u8|senosr_exposure[4] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.333      ;
; 17.619 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.328      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                              ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.871  ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.397      ; 2.503      ;
; 18.024  ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.397      ; 2.350      ;
; 495.962 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.459     ; 3.586      ;
; 496.075 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 3.553      ;
; 496.139 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 3.489      ;
; 496.143 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 3.485      ;
; 496.145 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.060     ; 3.802      ;
; 496.156 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.459     ; 3.392      ;
; 496.193 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.491     ; 3.323      ;
; 496.207 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 3.421      ;
; 496.211 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 3.417      ;
; 496.275 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 3.353      ;
; 496.359 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 3.237      ;
; 496.372 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.459     ; 3.176      ;
; 496.423 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 3.173      ;
; 496.427 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 3.169      ;
; 496.429 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.092     ; 3.486      ;
; 496.473 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 3.155      ;
; 496.491 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 3.105      ;
; 496.495 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 3.101      ;
; 496.524 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.491     ; 2.992      ;
; 496.541 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 3.087      ;
; 496.559 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 3.037      ;
; 496.648 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.379     ; 2.980      ;
; 496.653 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.491     ; 2.863      ;
; 496.653 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.060     ; 3.294      ;
; 496.704 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 2.892      ;
; 496.772 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 2.824      ;
; 496.786 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.042     ; 3.179      ;
; 496.821 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.464     ; 2.744      ;
; 496.822 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.462     ; 2.745      ;
; 496.823 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.461     ; 2.745      ;
; 496.824 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.480     ; 2.671      ;
; 496.824 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.480     ; 2.671      ;
; 496.824 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.480     ; 2.671      ;
; 496.824 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.480     ; 2.671      ;
; 496.846 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.434     ; 2.749      ;
; 496.847 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.432     ; 2.750      ;
; 496.848 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.431     ; 2.750      ;
; 496.849 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.450     ; 2.676      ;
; 496.849 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.450     ; 2.676      ;
; 496.849 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.450     ; 2.676      ;
; 496.849 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.450     ; 2.676      ;
; 496.899 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.411     ; 2.697      ;
; 496.923 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.092     ; 2.992      ;
; 496.934 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.074     ; 2.999      ;
; 496.981 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.438     ; 2.610      ;
; 496.982 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.436     ; 2.611      ;
; 496.983 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.435     ; 2.611      ;
; 496.984 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.454     ; 2.537      ;
; 496.984 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.454     ; 2.537      ;
; 496.984 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.454     ; 2.537      ;
; 496.984 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.454     ; 2.537      ;
; 497.155 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.331     ; 2.543      ;
; 497.156 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.329     ; 2.544      ;
; 497.157 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.328     ; 2.544      ;
; 497.158 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.347     ; 2.470      ;
; 497.158 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.347     ; 2.470      ;
; 497.158 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.347     ; 2.470      ;
; 497.158 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.347     ; 2.470      ;
; 497.174 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.042     ; 2.791      ;
; 497.180 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.301     ; 2.548      ;
; 497.181 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.299     ; 2.549      ;
; 497.182 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.298     ; 2.549      ;
; 497.183 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.317     ; 2.475      ;
; 497.183 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.317     ; 2.475      ;
; 497.183 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.317     ; 2.475      ;
; 497.183 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.317     ; 2.475      ;
; 497.315 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.305     ; 2.409      ;
; 497.316 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.303     ; 2.410      ;
; 497.317 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.302     ; 2.410      ;
; 497.318 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.321     ; 2.336      ;
; 497.318 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.321     ; 2.336      ;
; 497.318 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.321     ; 2.336      ;
; 497.318 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.321     ; 2.336      ;
; 497.336 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.074     ; 2.597      ;
; 497.546 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.737     ; 1.746      ;
; 497.547 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.735     ; 1.747      ;
; 497.548 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.734     ; 1.747      ;
; 497.549 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.753     ; 1.673      ;
; 497.549 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.753     ; 1.673      ;
; 497.549 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.753     ; 1.673      ;
; 497.549 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.753     ; 1.673      ;
; 497.598 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.649     ; 1.782      ;
; 497.599 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.647     ; 1.783      ;
; 497.600 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.646     ; 1.783      ;
; 497.601 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.665     ; 1.709      ;
; 497.601 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.665     ; 1.709      ;
; 497.601 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.665     ; 1.709      ;
; 497.601 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.665     ; 1.709      ;
; 497.673 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.773     ; 1.583      ;
; 497.674 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.771     ; 1.584      ;
; 497.675 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.770     ; 1.584      ;
; 497.676 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.789     ; 1.510      ;
; 497.676 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.789     ; 1.510      ;
; 497.676 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.789     ; 1.510      ;
; 497.676 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.789     ; 1.510      ;
; 497.880 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.604     ; 1.545      ;
; 497.881 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.468     ; 1.658      ;
; 497.881 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 500.000      ; -0.468     ; 1.658      ;
+---------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                               ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 17.997 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.610      ;
; 17.999 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.608      ;
; 17.999 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.608      ;
; 18.002 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.605      ;
; 18.003 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.604      ;
; 18.167 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.440      ;
; 18.170 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.437      ;
; 18.170 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.437      ;
; 18.201 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.406      ;
; 18.215 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 1.392      ;
; 18.778 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 0.827      ;
; 18.805 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 0.800      ;
; 18.833 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 0.772      ;
; 18.861 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.225     ; 0.761      ;
; 18.868 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 0.737      ;
; 18.868 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 0.737      ;
; 18.877 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 0.728      ;
; 18.944 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 0.661      ;
; 37.664 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.028     ; 2.295      ;
; 37.664 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.028     ; 2.295      ;
; 37.698 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.259      ;
; 37.698 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.259      ;
; 37.738 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.028     ; 2.221      ;
; 37.738 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.028     ; 2.221      ;
; 37.797 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.160      ;
; 37.797 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.160      ;
; 37.797 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.160      ;
; 37.797 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.160      ;
; 37.831 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.032     ; 2.124      ;
; 37.831 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.032     ; 2.124      ;
; 37.831 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.032     ; 2.124      ;
; 37.831 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.032     ; 2.124      ;
; 37.843 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.028     ; 2.116      ;
; 37.843 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.028     ; 2.116      ;
; 37.871 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.086      ;
; 37.871 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.086      ;
; 37.871 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.086      ;
; 37.871 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.086      ;
; 37.876 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.081      ;
; 37.876 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.081      ;
; 37.910 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.028     ; 2.049      ;
; 37.910 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.028     ; 2.049      ;
; 37.910 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.032     ; 2.045      ;
; 37.910 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.032     ; 2.045      ;
; 37.950 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.007      ;
; 37.950 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 2.007      ;
; 37.976 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.981      ;
; 37.976 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.981      ;
; 37.976 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.981      ;
; 37.976 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.981      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 37.997 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.950      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.000 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.947      ;
; 38.043 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.914      ;
; 38.043 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.914      ;
; 38.043 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.914      ;
; 38.043 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.914      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.909      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.049 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.901      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
; 38.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.040     ; 1.894      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.079 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.397      ;
; 0.145 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.160      ; 0.389      ;
; 0.146 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.160      ; 0.390      ;
; 0.153 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.491      ;
; 0.154 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.492      ;
; 0.156 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.160      ; 0.400      ;
; 0.156 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.494      ;
; 0.157 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.150      ; 0.391      ;
; 0.163 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.160      ; 0.407      ;
; 0.165 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.483      ;
; 0.171 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.193      ; 0.468      ;
; 0.176 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.514      ;
; 0.199 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.029      ; 0.315      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.543      ;
; 0.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.178      ; 0.470      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.546      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.318      ;
; 0.212 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.159      ; 0.475      ;
; 0.213 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.322      ;
; 0.222 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.330      ;
; 0.225 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.159      ; 0.488      ;
; 0.227 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.090      ; 0.401      ;
; 0.229 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.159      ; 0.492      ;
; 0.230 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.012      ; 0.326      ;
; 0.230 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.151      ; 0.485      ;
; 0.231 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.325      ;
; 0.231 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.325      ;
; 0.233 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.150      ; 0.467      ;
; 0.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.391      ;
; 0.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.342      ;
; 0.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.393      ;
; 0.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.162      ; 0.502      ;
; 0.237 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.394      ;
; 0.238 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.395      ;
; 0.240 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.159      ; 0.503      ;
; 0.243 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.159      ; 0.506      ;
; 0.245 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.159      ; 0.508      ;
; 0.246 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.403      ;
; 0.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.052      ; 0.390      ;
; 0.265 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.373      ;
; 0.266 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.374      ;
; 0.270 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.379      ;
; 0.277 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.407      ;
; 0.277 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.100      ; 0.481      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.141      ; 0.505      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.388      ;
; 0.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.389      ;
; 0.288 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.100      ; 0.492      ;
; 0.289 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.141      ; 0.514      ;
; 0.290 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.385      ;
; 0.291 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.034      ; 0.409      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.392      ;
; 0.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.430      ;
; 0.302 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.397      ;
; 0.304 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.399      ;
; 0.304 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.398      ;
; 0.306 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.400      ;
; 0.307 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.562      ; 0.973      ;
; 0.309 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.439      ;
; 0.311 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.468      ;
; 0.311 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.193      ; 0.608      ;
; 0.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.469      ;
; 0.313 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.407      ;
; 0.313 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.029      ; 0.426      ;
; 0.316 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.424      ;
; 0.317 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.193      ; 0.614      ;
; 0.317 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.143 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.231      ; 0.478      ;
; 0.166 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.172 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.198      ; 0.474      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.175 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.197      ; 0.476      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.316      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.195 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.327      ;
; 0.196 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.190      ; 0.490      ;
; 0.197 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.202 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.334      ;
; 0.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.327      ;
; 0.208 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.332      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.340      ;
; 0.209 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.209 ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.210 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.334      ;
; 0.210 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.190      ; 0.504      ;
; 0.210 ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.334      ;
; 0.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.190      ; 0.507      ;
; 0.217 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.341      ;
; 0.219 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.343      ;
; 0.240 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.062      ; 0.386      ;
; 0.241 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.063      ; 0.388      ;
; 0.242 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.374      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.178 ; sram_controller:sram_controller1|y_r[6]                                                                                                                                              ; sram_controller:sram_controller1|y_r[6]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sram_controller:sram_controller1|y_r[0]                                                                                                                                              ; sram_controller:sram_controller1|y_r[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sram_controller:sram_controller1|y_r[1]                                                                                                                                              ; sram_controller:sram_controller1|y_r[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sram_controller:sram_controller1|y_r[2]                                                                                                                                              ; sram_controller:sram_controller1|y_r[2]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sram_controller:sram_controller1|y_r[3]                                                                                                                                              ; sram_controller:sram_controller1|y_r[3]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sram_controller:sram_controller1|y_r[4]                                                                                                                                              ; sram_controller:sram_controller1|y_r[4]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.GET_FORES                                                                                                                                   ; sram_controller:sram_controller1|state_r.GET_FORES                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[5]                                                                                                                                              ; sram_controller:sram_controller1|y_r[5]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[7]                                                                                                                                              ; sram_controller:sram_controller1|y_r[7]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[12]                                                                                                                                             ; sram_controller:sram_controller1|y_r[12]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[8]                                                                                                                                              ; sram_controller:sram_controller1|y_r[8]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[9]                                                                                                                                              ; sram_controller:sram_controller1|y_r[9]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[10]                                                                                                                                             ; sram_controller:sram_controller1|y_r[10]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[14]                                                                                                                                             ; sram_controller:sram_controller1|y_r[14]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[13]                                                                                                                                             ; sram_controller:sram_controller1|y_r[13]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[15]                                                                                                                                             ; sram_controller:sram_controller1|y_r[15]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|y_r[11]                                                                                                                                             ; sram_controller:sram_controller1|y_r[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|addr_r[0]                                                                                                                                           ; sram_controller:sram_controller1|addr_r[0]                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.047      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.193 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.321      ;
; 0.200 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.182      ; 0.486      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.182      ; 0.487      ;
; 0.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.328      ;
; 0.205 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.186      ; 0.495      ;
; 0.205 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.333      ;
; 0.208 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|addr_r[2]                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.335      ;
; 0.213 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.186      ; 0.503      ;
; 0.214 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.182      ; 0.500      ;
; 0.215 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.338      ;
; 0.220 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.182      ; 0.506      ;
; 0.220 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.186      ; 0.510      ;
; 0.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.182      ; 0.507      ;
; 0.230 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[4]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.358      ;
; 0.231 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[0]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.359      ;
; 0.232 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[2]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.360      ;
; 0.232 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[3]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.360      ;
; 0.234 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[6]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.362      ;
; 0.234 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[5]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.362      ;
; 0.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.182      ; 0.524      ;
; 0.249 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.373      ;
; 0.253 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.381      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.047      ; 0.386      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.047      ; 0.387      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.047      ; 0.387      ;
; 0.259 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.047      ; 0.390      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.390      ;
; 0.263 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.390      ;
; 0.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.395      ;
; 0.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.397      ;
; 0.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.396      ;
; 0.278 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.402      ;
; 0.282 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.406      ;
; 0.291 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.255      ; 0.632      ;
; 0.296 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.315      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.325      ;
; 0.266 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.390      ;
; 0.283 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.409      ;
; 0.284 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.410      ;
; 0.290 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.414      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.416      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.421      ;
; 0.298 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.307 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.431      ;
; 0.357 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.484      ;
; 0.411 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.537      ;
; 0.437 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.044      ; 0.565      ;
; 0.439 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.563      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.566      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.566      ;
; 0.442 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.567      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.566      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.567      ;
; 0.445 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.568      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.571      ;
; 0.446 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.571      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.181 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.196 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.213 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.338      ;
; 0.217 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.342      ;
; 0.219 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.345      ;
; 0.222 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.348      ;
; 0.249 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.253 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.257 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.259 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.263 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.392      ;
; 0.265 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.270 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.395      ;
; 0.271 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.396      ;
; 0.272 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.398      ;
; 0.274 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.400      ;
; 0.276 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.401      ;
; 0.280 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.405      ;
; 0.283 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.407      ;
; 0.291 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.296 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.300 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.306 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.433      ;
; 0.308 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.433      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 1.989      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.967      ;
; 6.326 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.626     ; 2.007      ;
; 6.336 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.638     ; 1.985      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.778     ; 1.789      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.778     ; 1.789      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.778     ; 1.789      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.778     ; 1.789      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.778     ; 1.789      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.778     ; 1.789      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.778     ; 1.789      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.775     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.793      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.778     ; 1.789      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.790      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                            ;
+--------+-----------------------+----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.738     ; 1.910      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.768     ; 1.880      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.746     ; 1.902      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.763     ; 1.885      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.756     ; 1.892      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.748     ; 1.900      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.759     ; 1.889      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[23][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.754     ; 1.894      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.752     ; 1.896      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[31][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.756     ; 1.892      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.753     ; 1.895      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.749     ; 1.899      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[28][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 1.890      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.753     ; 1.895      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.754     ; 1.894      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.762     ; 1.886      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.776     ; 1.872      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[7][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.765     ; 1.883      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[14][0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.772     ; 1.876      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.763     ; 1.885      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.776     ; 1.872      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[7][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.765     ; 1.883      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[14][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.772     ; 1.876      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.753     ; 1.895      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.762     ; 1.886      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.754     ; 1.894      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[23][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.754     ; 1.894      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.752     ; 1.896      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[31][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.749     ; 1.899      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.753     ; 1.895      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.756     ; 1.892      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[28][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 1.890      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 1.890      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.759     ; 1.889      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.763     ; 1.885      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.755     ; 1.893      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[14][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.772     ; 1.876      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[7][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.765     ; 1.883      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.776     ; 1.872      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.748     ; 1.900      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.759     ; 1.889      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[23][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.754     ; 1.894      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[31][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.752     ; 1.896      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.753     ; 1.895      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.762     ; 1.886      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.754     ; 1.894      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[28][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 1.890      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.753     ; 1.895      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.749     ; 1.899      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.756     ; 1.892      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.755     ; 1.893      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.763     ; 1.885      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[14][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.772     ; 1.876      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[15][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.776     ; 1.872      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[7][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.765     ; 1.883      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.748     ; 1.900      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.759     ; 1.889      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.756     ; 1.892      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[16][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.753     ; 1.895      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[20][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.749     ; 1.899      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[28][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 1.890      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.754     ; 1.894      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.762     ; 1.886      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.753     ; 1.895      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[23][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.754     ; 1.894      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[31][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.751     ; 1.897      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.752     ; 1.896      ;
; 16.289 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.763     ; 1.885      ;
+--------+-----------------------+----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.503 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.332     ; 3.142      ;
; 16.503 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.332     ; 3.142      ;
; 16.503 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.332     ; 3.142      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.549 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.425     ; 3.003      ;
; 16.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.294     ; 3.032      ;
; 16.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.294     ; 3.032      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.758 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.345     ; 2.874      ;
; 16.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.017     ; 3.033      ;
; 16.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.017     ; 3.033      ;
; 16.927 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.017     ; 3.033      ;
; 17.097 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.008     ; 2.872      ;
; 17.097 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.008     ; 2.872      ;
; 17.098 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.037      ; 2.916      ;
; 17.098 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.037      ; 2.916      ;
; 17.098 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.037      ; 2.916      ;
; 17.098 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.037      ; 2.916      ;
; 17.098 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.037      ; 2.916      ;
; 17.098 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.037      ; 2.916      ;
; 17.100 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.017      ; 2.894      ;
; 17.100 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.017      ; 2.894      ;
; 17.100 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.017      ; 2.894      ;
; 17.100 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.017      ; 2.894      ;
; 17.100 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.017      ; 2.894      ;
; 17.100 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.017      ; 2.894      ;
; 17.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.043      ; 2.902      ;
; 17.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.043      ; 2.902      ;
; 17.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.043      ; 2.902      ;
; 17.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.043      ; 2.902      ;
; 17.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.043      ; 2.902      ;
; 17.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.043      ; 2.902      ;
; 17.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.043      ; 2.902      ;
; 17.118 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.043      ; 2.902      ;
; 17.573 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.602     ; 1.802      ;
; 17.573 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.602     ; 1.802      ;
; 17.573 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.602     ; 1.802      ;
; 17.582 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.596     ; 1.799      ;
; 17.582 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.596     ; 1.799      ;
; 17.582 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.596     ; 1.799      ;
; 17.582 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.596     ; 1.799      ;
; 17.582 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.596     ; 1.799      ;
; 17.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.578     ; 1.799      ;
; 17.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.578     ; 1.799      ;
; 17.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.578     ; 1.799      ;
; 17.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.578     ; 1.799      ;
; 17.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.578     ; 1.799      ;
; 17.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.578     ; 1.799      ;
; 17.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.578     ; 1.799      ;
; 17.600 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.578     ; 1.799      ;
; 17.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.486     ; 1.799      ;
; 17.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.486     ; 1.799      ;
; 17.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.486     ; 1.799      ;
; 17.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.486     ; 1.799      ;
; 17.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.486     ; 1.799      ;
; 17.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.486     ; 1.799      ;
; 17.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.486     ; 1.799      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.701 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.478     ; 1.798      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
; 17.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.469     ; 1.799      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.742 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.158     ; 3.087      ;
; 16.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 3.076      ;
; 16.815 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 3.074      ;
; 16.877 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 3.012      ;
; 16.949 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 2.940      ;
; 17.060 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.833      ;
; 17.064 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.829      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.081 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 2.798      ;
; 17.116 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.777      ;
; 17.125 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.768      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.766      ;
; 17.130 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.763      ;
; 17.192 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.701      ;
; 17.200 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.693      ;
; 17.201 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.692      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.204 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.750      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.748      ;
; 17.262 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.631      ;
; 17.264 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.629      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.268 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.686      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 2.569      ;
; 17.324 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 2.565      ;
; 17.337 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 2.556      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.340 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.614      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 2.504      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 2.669      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 2.669      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 2.669      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 2.669      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.659      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.660      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.662      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 2.666      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 2.666      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.661      ;
; 37.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.654      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.656      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.657      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.658      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.657      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.657      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.658      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.039     ; 2.670      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.039     ; 2.670      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 2.668      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.041     ; 2.668      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.658      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.660      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.663      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.659      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.659      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.658      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.657      ;
; 37.278 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.657      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 0.975 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.107      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.000 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 1.132      ;
; 1.281 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 1.384      ;
; 1.306 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 1.409      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.670      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.607 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.684      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.005     ; 1.687      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.005     ; 1.687      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.005     ; 1.687      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.005     ; 1.687      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.003     ; 1.689      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.608 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 1.685      ;
; 1.629 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.759      ;
; 1.629 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.759      ;
; 1.629 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.759      ;
; 1.629 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.759      ;
; 1.629 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.759      ;
; 1.629 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.759      ;
; 1.629 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.759      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.098 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.523      ; 1.735      ;
; 1.098 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.523      ; 1.735      ;
; 1.098 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.523      ; 1.735      ;
; 1.098 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.523      ; 1.735      ;
; 1.098 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.523      ; 1.735      ;
; 1.098 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.523      ; 1.735      ;
; 1.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.736      ;
; 1.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.736      ;
; 1.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.736      ;
; 1.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.736      ;
; 1.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.736      ;
; 1.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.736      ;
; 1.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.736      ;
; 1.232 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.390      ; 1.736      ;
; 1.310 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.305      ; 1.729      ;
; 1.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.148      ; 1.607      ;
; 1.345 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.148      ; 1.607      ;
; 1.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 1.639      ;
; 1.403 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.112      ; 1.629      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 1.630      ;
; 1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.088      ; 1.630      ;
; 1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.088      ; 1.630      ;
; 1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.088      ; 1.630      ;
; 1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.088      ; 1.630      ;
; 1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.088      ; 1.630      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.629      ;
; 1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.632      ;
; 1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.632      ;
; 1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.632      ;
; 1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.632      ;
; 1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.632      ;
; 1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.632      ;
; 1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 1.632      ;
; 1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.068      ; 1.632      ;
; 1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.068      ; 1.632      ;
; 1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.068      ; 1.632      ;
; 1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.068      ; 1.632      ;
; 1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.068      ; 1.632      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.486 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 1.736      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.517 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 1.735      ;
; 1.526 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.027     ; 1.613      ;
; 1.526 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.027     ; 1.613      ;
; 1.526 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.027     ; 1.613      ;
; 1.526 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.095      ; 1.735      ;
; 1.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.110     ; 1.619      ;
; 1.686 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.173     ; 1.627      ;
; 1.686 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.173     ; 1.627      ;
; 1.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.216     ; 1.642      ;
; 1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.230     ; 1.642      ;
; 1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.230     ; 1.642      ;
; 1.816 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.283     ; 1.647      ;
; 1.816 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.283     ; 1.647      ;
; 1.841 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.313     ; 1.642      ;
; 1.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 1.648      ;
; 1.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.357     ; 1.648      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.236 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.365      ;
; 2.236 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.365      ;
; 2.236 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.363      ;
; 2.236 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.363      ;
; 2.236 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.360      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.353      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.364      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.364      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.364      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.364      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.359      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.354      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.355      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 2.348      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 2.348      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 2.348      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 2.348      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 2.348      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 2.348      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 2.348      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 2.348      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.358      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.357      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.358      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.361      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.349      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.349      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.356      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.349      ;
; 2.237 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.349      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.276     ; 1.603      ;
; 2.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.276     ; 1.603      ;
; 2.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.276     ; 1.603      ;
; 2.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.276     ; 1.603      ;
; 2.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.276     ; 1.603      ;
; 2.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.300     ; 1.584      ;
; 2.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.290     ; 1.594      ;
; 2.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.301     ; 1.583      ;
; 2.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.301     ; 1.583      ;
; 2.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.301     ; 1.583      ;
; 2.700 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.301     ; 1.583      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.313     ; 1.587      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.499     ; 1.588      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.502     ; 1.585      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.499     ; 1.588      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.499     ; 1.588      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.499     ; 1.588      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.499     ; 1.588      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.499     ; 1.588      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.499     ; 1.588      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.493     ; 1.594      ;
; 2.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.501     ; 1.587      ;
; 2.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.501     ; 1.587      ;
; 2.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.501     ; 1.587      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.602      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.494     ; 1.599      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.495     ; 1.599      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.495     ; 1.599      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.491     ; 1.603      ;
; 2.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.355     ; 1.788      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.349     ; 1.800      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.356     ; 1.796      ;
; 2.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.350     ; 1.808      ;
; 2.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.350     ; 1.808      ;
; 2.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.350     ; 1.808      ;
; 2.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.350     ; 1.808      ;
; 2.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.350     ; 1.808      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.295     ; 1.591      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.273     ; 1.617      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.273     ; 1.617      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.273     ; 1.617      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.273     ; 1.617      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.273     ; 1.617      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.273     ; 1.617      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.255     ; 1.641      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.255     ; 1.641      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.255     ; 1.641      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.255     ; 1.641      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.255     ; 1.641      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.310     ; 1.591      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.310     ; 1.591      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.310     ; 1.591      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.310     ; 1.591      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.315     ; 1.591      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.315     ; 1.591      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.315     ; 1.591      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.315     ; 1.591      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.315     ; 1.591      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.315     ; 1.591      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.315     ; 1.591      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.315     ; 1.591      ;
; 2.723 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.307     ; 1.600      ;
; 2.723 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.307     ; 1.600      ;
; 2.723 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.307     ; 1.600      ;
; 2.723 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.307     ; 1.600      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.475     ; 1.617      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.636      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.475     ; 1.617      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.475     ; 1.617      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.475     ; 1.617      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.475     ; 1.617      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.475     ; 1.617      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.475     ; 1.617      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.477     ; 1.615      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.475     ; 1.617      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.494     ; 1.599      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                       ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.090 ; 499.320      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 499.090 ; 499.320      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 499.091 ; 499.321      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 499.091 ; 499.275      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ;
; 499.091 ; 499.275      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ;
; 499.091 ; 499.275      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ;
; 499.091 ; 499.275      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ;
; 499.091 ; 499.275      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ;
; 499.091 ; 499.275      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ;
; 499.091 ; 499.275      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ;
; 499.091 ; 499.321      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 499.091 ; 499.321      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 499.091 ; 499.321      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 499.092 ; 499.322      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 499.092 ; 499.322      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 499.092 ; 499.322      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 499.092 ; 499.322      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ;
; 499.094 ; 499.278      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 499.095 ; 499.325      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                            ;
; 499.095 ; 499.325      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                             ;
; 499.096 ; 499.326      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                    ;
; 499.096 ; 499.326      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                    ;
; 499.096 ; 499.326      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                     ;
; 499.096 ; 499.326      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                     ;
; 499.096 ; 499.326      ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                            ;
; 499.098 ; 499.282      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ;
; 499.098 ; 499.282      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ;
; 499.098 ; 499.282      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                                                ;
; 499.098 ; 499.282      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ;
; 499.098 ; 499.282      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ;
; 499.098 ; 499.282      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ;
; 499.098 ; 499.282      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ;
; 499.098 ; 499.282      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ;
; 499.100 ; 499.316      ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ;
; 499.100 ; 499.316      ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ;
; 499.100 ; 499.316      ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ;
; 499.100 ; 499.316      ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ;
; 499.100 ; 499.316      ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ;
; 499.100 ; 499.316      ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mSTART                                                                                                                                                                 ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; 499.101 ; 499.285      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                                                     ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                                                      ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 499.103 ; 499.287      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; 499.104 ; 499.288      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ;
; 499.104 ; 499.288      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ;
; 499.104 ; 499.288      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ;
; 499.104 ; 499.288      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ;
; 499.104 ; 499.288      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ;
; 499.104 ; 499.288      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ;
; 499.104 ; 499.288      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ;
; 499.115 ; 499.299      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ;
; 499.115 ; 499.299      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ;
; 499.115 ; 499.299      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ;
; 499.115 ; 499.299      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ;
; 499.115 ; 499.299      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ;
; 499.116 ; 499.300      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ;
; 499.122 ; 499.306      ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ;
+---------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_vga'                                   ;
+----------+--------------+----------------+-----------+---------+------------+---------+
; Slack    ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+----------+--------------+----------------+-----------+---------+------------+---------+
; 9996.000 ; 10000.000    ; 4.000          ; Port Rate ; clk_vga ; Rise       ; VGA_CLK ;
+----------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 1.964 ; 2.820 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 1.964 ; 2.820 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 1.822 ; 2.702 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 1.822 ; 2.702 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 1.603 ; 2.466 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 1.475 ; 2.307 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 1.207 ; 1.984 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 1.544 ; 2.392 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 1.100 ; 1.856 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 1.498 ; 2.341 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 1.536 ; 2.391 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 1.453 ; 2.279 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 1.173 ; 1.941 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 1.421 ; 2.199 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.138 ; 1.887 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 1.225 ; 1.983 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 1.603 ; 2.466 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 1.283 ; 2.067 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 1.106 ; 1.854 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 1.701 ; 2.708 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 1.701 ; 2.708 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 0.834 ; 1.725 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 1.460 ; 1.967 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 3.208 ; 4.100 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 2.760 ; 3.580 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 2.390 ; 3.150 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 2.734 ; 3.561 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 2.784 ; 3.612 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 2.841 ; 3.650 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 2.807 ; 3.625 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 2.640 ; 3.453 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 2.648 ; 3.459 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 2.620 ; 3.419 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 2.646 ; 3.462 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 2.617 ; 3.415 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 2.564 ; 3.348 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 2.682 ; 3.479 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 2.867 ; 3.720 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 2.965 ; 3.821 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 3.208 ; 4.100 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 2.992 ; 3.864 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 2.734 ; 3.568 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 2.917 ; 3.766 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 2.648 ; 3.467 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 2.457 ; 3.227 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 2.290 ; 3.040 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 2.773 ; 3.599 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 2.940 ; 3.810 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 2.844 ; 3.670 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 2.913 ; 3.774 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 3.803 ; 4.803 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 3.803 ; 4.803 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 5.102 ; 6.307 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[0]      ; CLOCK2_50   ; 5.102 ; 6.307 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 2.918 ; 3.768 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 3.164 ; 4.094 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 3.102 ; 4.021 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 3.047 ; 3.950 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 3.090 ; 3.990 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 3.164 ; 4.094 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 3.054 ; 3.972 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 3.029 ; 3.917 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 3.069 ; 3.976 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 2.854 ; 3.719 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 2.959 ; 3.828 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 2.762 ; 3.599 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 2.841 ; 3.687 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 2.847 ; 3.686 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 3.136 ; 4.039 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 3.087 ; 4.000 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 3.043 ; 3.955 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 3.046 ; 3.948 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 4.405 ; 5.083 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 4.405 ; 5.083 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.124 ; -1.980 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.124 ; -1.980 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.045 ; -1.893 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.045 ; -1.893 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -0.889 ; -1.630 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.257 ; -2.070 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.000 ; -1.762 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.325 ; -2.153 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -0.889 ; -1.630 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -1.278 ; -2.102 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.315 ; -2.152 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.236 ; -2.043 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -0.968 ; -1.720 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.205 ; -1.967 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -0.932 ; -1.667 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.016 ; -1.759 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -1.379 ; -2.222 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.076 ; -1.844 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -0.904 ; -1.638 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -0.552 ; -1.407 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -1.385 ; -2.367 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -0.552 ; -1.407 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -1.145 ; -1.662 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -1.873 ; -2.610 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -2.329 ; -3.134 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -1.974 ; -2.720 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -2.304 ; -3.115 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -2.353 ; -3.164 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -2.413 ; -3.213 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -2.379 ; -3.188 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -2.214 ; -3.011 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -2.222 ; -3.018 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -2.196 ; -2.980 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -2.220 ; -3.021 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -2.192 ; -2.975 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -2.142 ; -2.913 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -2.260 ; -3.048 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -2.432 ; -3.268 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -2.526 ; -3.365 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -2.762 ; -3.642 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -2.551 ; -3.404 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -2.301 ; -3.118 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -2.478 ; -3.311 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -2.223 ; -3.026 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -2.040 ; -2.802 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -1.873 ; -2.610 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -2.342 ; -3.152 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -2.500 ; -3.352 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -2.414 ; -3.230 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -2.475 ; -3.318 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.712 ; -3.615 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -2.712 ; -3.615 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.468 ; -3.315 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[0]      ; CLOCK2_50   ; -3.867 ; -4.903 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -2.468 ; -3.315 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -2.326 ; -3.147 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -2.655 ; -3.552 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -2.601 ; -3.483 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -2.636 ; -3.507 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -2.707 ; -3.606 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -2.608 ; -3.504 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -2.577 ; -3.436 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -2.616 ; -3.489 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -2.411 ; -3.244 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -2.503 ; -3.342 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -2.326 ; -3.147 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -2.403 ; -3.231 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -2.408 ; -3.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -2.672 ; -3.539 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -2.640 ; -3.531 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -2.598 ; -3.488 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -2.603 ; -3.483 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -3.831 ; -4.505 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -3.831 ; -4.505 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 5.342  ; 5.599  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.369  ; 4.267  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.104  ; 7.618  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 4.708  ; 4.947  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 5.090  ; 5.387  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 6.953  ; 7.437  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 5.142  ; 5.438  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 7.073  ; 7.583  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 7.104  ; 7.618  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.339  ; 5.684  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 7.030  ; 7.536  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 5.646  ; 6.039  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 6.207  ; 6.121  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.367  ; 4.734  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 3.252  ; 3.433  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 3.213  ; 3.376  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 3.524  ; 3.726  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 3.548  ; 3.769  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.975  ; 3.105  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.872  ; 3.008  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 3.922  ; 4.235  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 2.780  ; 2.941  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.434  ; 3.600  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 2.975  ; 3.120  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 4.367  ; 4.734  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 3.518  ; 3.705  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 4.097  ; 4.373  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 3.925  ; 4.152  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 4.097  ; 4.373  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 3.794  ; 3.984  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 4.751  ; 5.127  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 3.951  ; 4.236  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 7.406  ; 8.048  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 4.994  ; 5.348  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 6.713  ; 7.176  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 5.637  ; 6.096  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 5.008  ; 5.374  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 5.119  ; 5.242  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 4.921  ; 5.314  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 5.389  ; 5.791  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 5.321  ; 5.716  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 5.369  ; 5.760  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 6.200  ; 6.451  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 4.809  ; 5.139  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 5.840  ; 6.315  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 5.350  ; 5.710  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 5.152  ; 5.505  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 5.673  ; 6.161  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 5.157  ; 5.328  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 5.567  ; 5.848  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 5.281  ; 5.649  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 5.178  ; 5.537  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 5.687  ; 6.130  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 5.551  ; 5.762  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 5.396  ; 5.834  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 7.406  ; 8.048  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 7.035  ; 7.479  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 5.163  ; 5.367  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 6.210  ; 6.524  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 4.898  ; 5.148  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 7.135  ; 7.601  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 4.923  ; 5.050  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 5.779  ; 6.220  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 5.182  ; 5.445  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 6.345  ; 6.837  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 4.096  ; 4.420  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 1.979  ; 1.952  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 2.490  ; 2.549  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.639  ; 2.704  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 4.096  ; 4.420  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 4.006  ; 4.330  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 3.650  ; 3.827  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.494 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.527 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.534  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.502  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.514  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 7.045  ; 7.080  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 4.809  ; 4.936  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 6.258  ; 6.536  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 4.568  ; 4.784  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 5.022  ; 5.124  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 4.906  ; 5.008  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 7.045  ; 7.080  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 6.752  ; 6.436  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 6.284  ; 6.589  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 5.971  ; 5.944  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 5.462  ; 5.521  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 4.889  ; 5.007  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 6.284  ; 6.589  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50   ; 6.728  ; 6.856  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50   ; 6.487  ; 6.578  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50   ; 6.728  ; 6.856  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50   ; 6.606  ; 6.692  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50   ; 6.440  ; 6.559  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50   ; 5.894  ; 5.927  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50   ; 6.507  ; 6.587  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50   ; 6.206  ; 6.132  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50   ; 6.141  ; 6.133  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50   ; 5.640  ; 5.701  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50   ; 6.098  ; 6.090  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50   ; 6.141  ; 6.133  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50   ; 6.141  ; 6.133  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX4[*]        ; CLOCK2_50   ; 7.346  ; 7.519  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[0]       ; CLOCK2_50   ; 7.140  ; 7.187  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[1]       ; CLOCK2_50   ; 7.346  ; 7.519  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[2]       ; CLOCK2_50   ; 6.458  ; 6.293  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[3]       ; CLOCK2_50   ; 6.610  ; 6.617  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[4]       ; CLOCK2_50   ; 6.350  ; 6.555  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[5]       ; CLOCK2_50   ; 6.468  ; 6.684  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[6]       ; CLOCK2_50   ; 6.552  ; 6.694  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX5[*]        ; CLOCK2_50   ; 6.332  ; 6.403  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[0]       ; CLOCK2_50   ; 6.010  ; 6.129  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[3]       ; CLOCK2_50   ; 6.332  ; 6.403  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[4]       ; CLOCK2_50   ; 6.322  ; 6.393  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[5]       ; CLOCK2_50   ; 6.119  ; 6.213  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 4.716  ; 4.672  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.694  ; 3.882  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 3.061  ; 3.177  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 3.734  ; 3.959  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.671  ; 2.767  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 3.063  ; 3.174  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 2.778  ; 2.879  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.844  ; 2.931  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 3.154  ; 3.298  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.798  ; 2.906  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 4.190  ; 4.075  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 3.083  ; 3.191  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.604  ; 2.658  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 4.320  ; 4.234  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.594  ; 2.648  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.568  ; 2.615  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 4.716  ; 4.672  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 3.273  ; 3.425  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 2.617  ; 2.703  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.841  ; 2.947  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.714  ; 3.534  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 6.608  ; 7.003  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 5.949  ; 6.070  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 6.046  ; 6.153  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 6.309  ; 6.452  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 6.031  ; 6.145  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.965  ; 6.083  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 6.384  ; 6.525  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 6.106  ; 6.217  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.943  ; 6.020  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 5.920  ; 5.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 5.857  ; 6.234  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 5.880  ; 5.964  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 6.171  ; 6.288  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 6.608  ; 7.003  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 5.674  ; 5.788  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 6.442  ; 6.600  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 6.565  ; 6.726  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 7.377  ; 6.882  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.643  ; 4.999  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 3.357  ; 3.561  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 4.560  ; 4.930  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 4.643  ; 4.999  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 4.451  ; 4.771  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 4.437  ; 4.753  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 4.221  ; 4.536  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 3.686  ; 3.910  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 3.972  ; 4.211  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 4.370  ; 4.652  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.482  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 5.443  ; 5.923  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 5.443  ; 5.923  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 4.801  ; 5.163  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 4.619  ; 4.956  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 3.705  ; 3.979  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 5.361  ; 5.820  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 5.057  ; 5.466  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 3.577  ; 3.828  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.421  ; 3.646  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 4.015  ; 4.287  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 4.550  ; 4.885  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 4.373  ; 4.686  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 4.550  ; 4.885  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.720  ; 3.978  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.171  ; 3.351  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 4.519  ; 4.857  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 4.315  ; 4.652  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 3.124  ; 3.319  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 3.422  ; 3.657  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 3.037  ; 3.179  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 5.153  ; 5.396  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.221  ; 4.121  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 4.556  ; 4.786  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 4.556  ; 4.786  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 4.923  ; 5.208  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 6.713  ; 7.179  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 4.975  ; 5.260  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 6.827  ; 7.317  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 6.859  ; 7.352  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.163  ; 5.494  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 6.788  ; 7.274  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 5.457  ; 5.834  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 5.774  ; 5.702  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 2.437  ; 2.590  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 2.892  ; 3.063  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 2.855  ; 3.009  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 3.151  ; 3.343  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 3.179  ; 3.388  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.628  ; 2.750  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.528  ; 2.656  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 3.533  ; 3.832  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 2.437  ; 2.590  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.069  ; 3.224  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 2.628  ; 2.765  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 3.961  ; 4.312  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 3.149  ; 3.325  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 3.537  ; 3.752  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 3.537  ; 3.752  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 3.704  ; 3.967  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 3.413  ; 3.593  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 4.333  ; 4.691  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 3.564  ; 3.835  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 3.458  ; 3.662  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 4.076  ; 4.331  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 5.477  ; 5.922  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 4.413  ; 4.718  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 3.983  ; 4.228  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 3.637  ; 3.846  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 3.789  ; 4.046  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 4.208  ; 4.509  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 3.760  ; 4.007  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 4.032  ; 4.308  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 4.843  ; 5.164  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 3.464  ; 3.662  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 4.491  ; 4.842  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 4.517  ; 4.861  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 4.015  ; 4.272  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 4.499  ; 4.886  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 3.853  ; 4.103  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 3.922  ; 4.185  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 4.156  ; 4.432  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 4.025  ; 4.296  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 4.336  ; 4.654  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 3.908  ; 4.189  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 3.991  ; 4.272  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 6.149  ; 6.688  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 5.579  ; 6.034  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 3.988  ; 4.273  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 5.001  ; 5.399  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 3.730  ; 3.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 5.954  ; 6.468  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 3.458  ; 3.678  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 4.627  ; 4.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 4.324  ; 4.666  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 5.018  ; 5.402  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 1.672  ; 1.644  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 1.672  ; 1.644  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 2.162  ; 2.216  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.306  ; 2.365  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 3.700  ; 4.009  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 3.617  ; 3.925  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 3.276  ; 3.443  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.780 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.813 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.250  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.229  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 2.721  ; 2.785  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 2.828  ; 2.962  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 4.282  ; 4.522  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 2.721  ; 2.785  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 3.036  ; 3.145  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 2.925  ; 3.033  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 5.062  ; 5.042  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.679  ; 4.380  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 3.222  ; 3.172  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 4.258  ; 4.068  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 3.772  ; 3.666  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 3.222  ; 3.172  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 4.610  ; 4.748  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50   ; 3.607  ; 3.680  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50   ; 4.164  ; 4.267  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50   ; 4.414  ; 4.532  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50   ; 4.314  ; 4.411  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50   ; 4.109  ; 4.247  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50   ; 3.607  ; 3.680  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50   ; 4.188  ; 4.287  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50   ; 3.907  ; 3.841  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50   ; 3.460  ; 3.515  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50   ; 3.460  ; 3.515  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50   ; 3.896  ; 3.884  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50   ; 3.939  ; 3.928  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50   ; 3.939  ; 3.928  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX4[*]        ; CLOCK2_50   ; 3.615  ; 3.630  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[0]       ; CLOCK2_50   ; 4.257  ; 4.318  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[1]       ; CLOCK2_50   ; 4.481  ; 4.627  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[2]       ; CLOCK2_50   ; 3.615  ; 3.630  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[3]       ; CLOCK2_50   ; 3.754  ; 3.777  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[4]       ; CLOCK2_50   ; 3.691  ; 3.713  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[5]       ; CLOCK2_50   ; 3.806  ; 3.839  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[6]       ; CLOCK2_50   ; 3.902  ; 3.858  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX5[*]        ; CLOCK2_50   ; 4.145  ; 4.267  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[0]       ; CLOCK2_50   ; 4.145  ; 4.267  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[3]       ; CLOCK2_50   ; 4.456  ; 4.532  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[4]       ; CLOCK2_50   ; 4.446  ; 4.522  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[5]       ; CLOCK2_50   ; 4.250  ; 4.348  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 2.236  ; 2.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.312  ; 3.490  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.705  ; 2.814  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 3.352  ; 3.566  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.330  ; 2.420  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.711  ; 2.815  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 2.434  ; 2.529  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.501  ; 2.581  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.798  ; 2.934  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.453  ; 2.554  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 3.849  ; 3.728  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.731  ; 2.832  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.272  ; 2.321  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.976  ; 3.882  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.262  ; 2.311  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.236  ; 2.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 4.354  ; 4.300  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 2.909  ; 3.053  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 2.278  ; 2.358  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.493  ; 2.592  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.392  ; 3.209  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 2.807  ; 2.914  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 2.880  ; 3.007  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 2.970  ; 3.084  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 3.227  ; 3.375  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 2.962  ; 3.081  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 2.807  ; 2.914  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 3.306  ; 3.480  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 3.058  ; 3.198  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 2.908  ; 3.014  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 3.634  ; 3.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 3.692  ; 3.864  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 3.393  ; 3.612  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 3.977  ; 4.063  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 4.483  ; 4.691  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 3.788  ; 4.041  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 4.173  ; 4.487  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 4.360  ; 4.641  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 2.781  ; 2.643  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 2.991  ; 3.184  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 2.991  ; 3.184  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 4.146  ; 4.499  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 4.224  ; 4.564  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 4.040  ; 4.345  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 4.026  ; 4.327  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 3.819  ; 4.119  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 3.304  ; 3.517  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 3.579  ; 3.806  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 3.961  ; 4.230  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 3.051  ; 3.265  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 4.992  ; 5.450  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 4.375  ; 4.720  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 4.201  ; 4.522  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 3.322  ; 3.582  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 4.913  ; 5.352  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.622  ; 5.012  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 3.199  ; 3.438  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.051  ; 3.265  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 3.620  ; 3.879  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 2.765  ; 2.950  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 3.964  ; 4.262  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 4.135  ; 4.453  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.339  ; 3.584  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 2.810  ; 2.980  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 4.104  ; 4.426  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 3.909  ; 4.230  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 2.765  ; 2.950  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 3.051  ; 3.274  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 2.683  ; 2.817  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; SW[0]      ; LEDR[0]     ; 4.540 ;       ;        ; 5.447  ;
; SW[1]      ; LEDR[1]     ; 4.386 ;       ;        ; 5.282  ;
; SW[2]      ; LEDR[2]     ; 4.421 ;       ;        ; 5.305  ;
; SW[3]      ; HEX2[0]     ; 8.096 ; 8.187 ; 9.034  ; 9.125  ;
; SW[3]      ; HEX2[1]     ; 8.337 ; 8.465 ; 9.275  ; 9.403  ;
; SW[3]      ; HEX2[2]     ; 8.215 ; 8.301 ; 9.153  ; 9.239  ;
; SW[3]      ; HEX2[3]     ; 8.049 ; 8.168 ; 8.987  ; 9.106  ;
; SW[3]      ; HEX2[4]     ; 7.503 ; 7.536 ; 8.441  ; 8.474  ;
; SW[3]      ; HEX2[5]     ; 8.116 ; 8.196 ; 9.054  ; 9.134  ;
; SW[3]      ; HEX2[6]     ; 7.815 ; 7.741 ; 8.753  ; 8.679  ;
; SW[3]      ; HEX3[0]     ; 7.213 ; 7.310 ; 8.150  ; 8.248  ;
; SW[3]      ; HEX3[3]     ; 7.671 ; 7.699 ; 8.608  ; 8.637  ;
; SW[3]      ; HEX3[4]     ; 7.714 ; 7.742 ; 8.651  ; 8.680  ;
; SW[3]      ; HEX3[5]     ; 7.714 ; 7.742 ; 8.651  ; 8.680  ;
; SW[3]      ; HEX4[0]     ; 8.757 ; 8.804 ; 9.678  ; 9.725  ;
; SW[3]      ; HEX4[1]     ; 8.963 ; 9.136 ; 9.884  ; 10.057 ;
; SW[3]      ; HEX4[2]     ; 8.075 ; 7.903 ; 8.996  ; 8.824  ;
; SW[3]      ; HEX4[3]     ; 8.227 ; 8.234 ; 9.148  ; 9.155  ;
; SW[3]      ; HEX4[4]     ; 7.960 ; 8.172 ; 8.881  ; 9.093  ;
; SW[3]      ; HEX4[5]     ; 8.078 ; 8.301 ; 8.999  ; 9.222  ;
; SW[3]      ; HEX4[6]     ; 8.162 ; 8.311 ; 9.083  ; 9.232  ;
; SW[3]      ; HEX5[0]     ; 7.930 ; 8.034 ; 8.866  ; 8.970  ;
; SW[3]      ; HEX5[3]     ; 8.252 ; 8.308 ; 9.188  ; 9.244  ;
; SW[3]      ; HEX5[4]     ; 8.242 ; 8.298 ; 9.178  ; 9.234  ;
; SW[3]      ; HEX5[5]     ; 8.039 ; 8.118 ; 8.975  ; 9.054  ;
; SW[3]      ; LEDR[3]     ; 4.371 ;       ;        ; 5.242  ;
; SW[4]      ; HEX2[0]     ; 8.207 ; 8.331 ; 9.140  ; 9.264  ;
; SW[4]      ; HEX2[1]     ; 8.477 ; 8.600 ; 9.410  ; 9.533  ;
; SW[4]      ; HEX2[2]     ; 8.336 ; 8.447 ; 9.269  ; 9.380  ;
; SW[4]      ; HEX2[3]     ; 8.150 ; 8.302 ; 9.083  ; 9.235  ;
; SW[4]      ; HEX2[4]     ; 7.619 ; 7.685 ; 8.552  ; 8.618  ;
; SW[4]      ; HEX2[5]     ; 8.229 ; 8.334 ; 9.162  ; 9.267  ;
; SW[4]      ; HEX2[6]     ; 7.952 ; 7.866 ; 8.885  ; 8.799  ;
; SW[4]      ; HEX3[0]     ; 7.366 ; 7.433 ; 8.299  ; 8.366  ;
; SW[4]      ; HEX3[3]     ; 7.824 ; 7.822 ; 8.757  ; 8.755  ;
; SW[4]      ; HEX3[4]     ; 7.867 ; 7.865 ; 8.800  ; 8.798  ;
; SW[4]      ; HEX3[5]     ; 7.867 ; 7.865 ; 8.800  ; 8.798  ;
; SW[4]      ; HEX4[0]     ; 8.867 ; 8.914 ; 9.821  ; 9.868  ;
; SW[4]      ; HEX4[1]     ; 9.073 ; 9.246 ; 10.027 ; 10.200 ;
; SW[4]      ; HEX4[2]     ; 8.185 ; 8.013 ; 9.139  ; 8.967  ;
; SW[4]      ; HEX4[3]     ; 8.337 ; 8.344 ; 9.291  ; 9.298  ;
; SW[4]      ; HEX4[4]     ; 8.070 ; 8.282 ; 9.024  ; 9.236  ;
; SW[4]      ; HEX4[5]     ; 8.188 ; 8.411 ; 9.142  ; 9.365  ;
; SW[4]      ; HEX4[6]     ; 8.272 ; 8.421 ; 9.226  ; 9.375  ;
; SW[4]      ; HEX5[0]     ; 7.758 ; 7.862 ; 8.660  ; 8.764  ;
; SW[4]      ; HEX5[3]     ; 8.080 ; 8.136 ; 8.982  ; 9.038  ;
; SW[4]      ; HEX5[4]     ; 8.070 ; 8.126 ; 8.972  ; 9.028  ;
; SW[4]      ; HEX5[5]     ; 7.867 ; 7.946 ; 8.769  ; 8.848  ;
; SW[4]      ; LEDR[4]     ; 4.362 ;       ;        ; 5.248  ;
; SW[5]      ; HEX2[0]     ; 9.050 ; 9.141 ; 10.018 ; 10.109 ;
; SW[5]      ; HEX2[1]     ; 9.291 ; 9.419 ; 10.259 ; 10.387 ;
; SW[5]      ; HEX2[2]     ; 9.169 ; 9.255 ; 10.137 ; 10.223 ;
; SW[5]      ; HEX2[3]     ; 9.003 ; 9.122 ; 9.971  ; 10.090 ;
; SW[5]      ; HEX2[4]     ; 8.457 ; 8.490 ; 9.425  ; 9.458  ;
; SW[5]      ; HEX2[5]     ; 9.070 ; 9.150 ; 10.038 ; 10.118 ;
; SW[5]      ; HEX2[6]     ; 8.769 ; 8.695 ; 9.737  ; 9.663  ;
; SW[5]      ; HEX3[0]     ; 8.203 ; 8.264 ; 9.171  ; 9.232  ;
; SW[5]      ; HEX3[3]     ; 8.661 ; 8.653 ; 9.629  ; 9.621  ;
; SW[5]      ; HEX3[4]     ; 8.704 ; 8.696 ; 9.672  ; 9.664  ;
; SW[5]      ; HEX3[5]     ; 8.704 ; 8.696 ; 9.672  ; 9.664  ;
; SW[5]      ; HEX4[0]     ; 8.721 ; 8.768 ; 9.623  ; 9.670  ;
; SW[5]      ; HEX4[1]     ; 8.927 ; 9.100 ; 9.829  ; 10.002 ;
; SW[5]      ; HEX4[2]     ; 8.039 ; 7.874 ; 8.941  ; 8.776  ;
; SW[5]      ; HEX4[3]     ; 8.191 ; 8.198 ; 9.093  ; 9.100  ;
; SW[5]      ; HEX4[4]     ; 7.931 ; 8.136 ; 8.833  ; 9.038  ;
; SW[5]      ; HEX4[5]     ; 8.049 ; 8.265 ; 8.951  ; 9.167  ;
; SW[5]      ; HEX4[6]     ; 8.133 ; 8.275 ; 9.035  ; 9.177  ;
; SW[5]      ; HEX5[0]     ; 7.994 ; 8.113 ; 8.929  ; 9.046  ;
; SW[5]      ; HEX5[3]     ; 8.316 ; 8.387 ; 9.251  ; 9.320  ;
; SW[5]      ; HEX5[4]     ; 8.306 ; 8.377 ; 9.241  ; 9.310  ;
; SW[5]      ; HEX5[5]     ; 8.103 ; 8.197 ; 9.038  ; 9.130  ;
; SW[5]      ; LEDR[5]     ; 4.460 ;       ;        ; 5.378  ;
; SW[6]      ; HEX2[0]     ; 8.681 ; 8.772 ; 9.567  ; 9.658  ;
; SW[6]      ; HEX2[1]     ; 8.922 ; 9.050 ; 9.808  ; 9.936  ;
; SW[6]      ; HEX2[2]     ; 8.800 ; 8.886 ; 9.686  ; 9.772  ;
; SW[6]      ; HEX2[3]     ; 8.634 ; 8.753 ; 9.520  ; 9.639  ;
; SW[6]      ; HEX2[4]     ; 8.088 ; 8.121 ; 8.974  ; 9.007  ;
; SW[6]      ; HEX2[5]     ; 8.701 ; 8.781 ; 9.587  ; 9.667  ;
; SW[6]      ; HEX2[6]     ; 8.400 ; 8.326 ; 9.286  ; 9.212  ;
; SW[6]      ; HEX3[0]     ; 7.834 ; 7.895 ; 8.720  ; 8.781  ;
; SW[6]      ; HEX3[3]     ; 8.292 ; 8.284 ; 9.178  ; 9.170  ;
; SW[6]      ; HEX3[4]     ; 8.335 ; 8.327 ; 9.221  ; 9.213  ;
; SW[6]      ; HEX3[5]     ; 8.335 ; 8.327 ; 9.221  ; 9.213  ;
; SW[6]      ; HEX4[0]     ; 9.024 ; 9.071 ; 9.951  ; 9.998  ;
; SW[6]      ; HEX4[1]     ; 9.230 ; 9.403 ; 10.157 ; 10.330 ;
; SW[6]      ; HEX4[2]     ; 8.342 ; 8.177 ; 9.269  ; 9.104  ;
; SW[6]      ; HEX4[3]     ; 8.494 ; 8.501 ; 9.421  ; 9.428  ;
; SW[6]      ; HEX4[4]     ; 8.234 ; 8.439 ; 9.161  ; 9.366  ;
; SW[6]      ; HEX4[5]     ; 8.352 ; 8.568 ; 9.279  ; 9.495  ;
; SW[6]      ; HEX4[6]     ; 8.436 ; 8.578 ; 9.363  ; 9.505  ;
; SW[6]      ; HEX5[0]     ; 8.182 ; 8.301 ; 9.074  ; 9.193  ;
; SW[6]      ; HEX5[3]     ; 8.504 ; 8.575 ; 9.396  ; 9.467  ;
; SW[6]      ; HEX5[4]     ; 8.494 ; 8.565 ; 9.386  ; 9.457  ;
; SW[6]      ; HEX5[5]     ; 8.291 ; 8.385 ; 9.183  ; 9.277  ;
; SW[6]      ; LEDR[6]     ; 4.660 ;       ;        ; 5.598  ;
; SW[7]      ; HEX2[0]     ; 6.469 ; 6.593 ; 7.340  ; 7.464  ;
; SW[7]      ; HEX2[1]     ; 6.739 ; 6.862 ; 7.610  ; 7.733  ;
; SW[7]      ; HEX2[2]     ; 6.598 ; 6.709 ; 7.469  ; 7.580  ;
; SW[7]      ; HEX2[3]     ; 6.412 ; 6.564 ; 7.283  ; 7.435  ;
; SW[7]      ; HEX2[4]     ; 5.881 ; 5.947 ; 6.752  ; 6.818  ;
; SW[7]      ; HEX2[5]     ; 6.491 ; 6.596 ; 7.362  ; 7.467  ;
; SW[7]      ; HEX2[6]     ; 6.214 ; 6.128 ; 7.085  ; 6.999  ;
; SW[7]      ; HEX3[0]     ; 5.674 ; 5.695 ; 6.527  ; 6.566  ;
; SW[7]      ; HEX3[3]     ; 6.132 ; 6.084 ; 6.985  ; 6.955  ;
; SW[7]      ; HEX3[4]     ; 6.175 ; 6.127 ; 7.028  ; 6.998  ;
; SW[7]      ; HEX3[5]     ; 6.175 ; 6.127 ; 7.028  ; 6.998  ;
; SW[7]      ; HEX4[0]     ; 6.822 ; 6.902 ; 7.718  ; 7.798  ;
; SW[7]      ; HEX4[1]     ; 7.055 ; 7.223 ; 7.951  ; 8.119  ;
; SW[7]      ; HEX4[2]     ; 6.145 ; 6.177 ; 7.041  ; 7.073  ;
; SW[7]      ; HEX4[3]     ; 6.290 ; 6.330 ; 7.186  ; 7.226  ;
; SW[7]      ; HEX4[4]     ; 6.230 ; 6.270 ; 7.126  ; 7.166  ;
; SW[7]      ; HEX4[5]     ; 6.346 ; 6.396 ; 7.242  ; 7.292  ;
; SW[7]      ; HEX4[6]     ; 6.463 ; 6.400 ; 7.359  ; 7.296  ;
; SW[7]      ; HEX5[0]     ; 6.600 ; 6.642 ; 7.484  ; 7.538  ;
; SW[7]      ; HEX5[3]     ; 6.922 ; 6.916 ; 7.806  ; 7.812  ;
; SW[7]      ; HEX5[4]     ; 6.912 ; 6.906 ; 7.796  ; 7.802  ;
; SW[7]      ; HEX5[5]     ; 6.709 ; 6.726 ; 7.593  ; 7.622  ;
; SW[7]      ; LEDR[7]     ; 4.500 ;       ;        ; 5.419  ;
; SW[8]      ; LEDR[8]     ; 4.604 ;       ;        ; 5.540  ;
; SW[9]      ; LEDR[9]     ; 5.308 ;       ;        ; 6.262  ;
; SW[10]     ; LEDR[10]    ; 4.793 ;       ;        ; 5.760  ;
; SW[11]     ; LEDR[11]    ; 4.768 ;       ;        ; 5.730  ;
; SW[12]     ; LEDR[12]    ; 4.716 ;       ;        ; 5.661  ;
; SW[13]     ; LEDR[13]    ; 4.602 ;       ;        ; 5.547  ;
; SW[14]     ; LEDR[14]    ; 4.591 ;       ;        ; 5.533  ;
; SW[15]     ; LEDR[15]    ; 5.645 ;       ;        ; 6.656  ;
; SW[16]     ; LEDR[16]    ; 4.592 ;       ;        ; 5.536  ;
; SW[17]     ; LEDR[17]    ; 4.557 ;       ;        ; 5.491  ;
+------------+-------------+-------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 4.383 ;       ;       ; 5.278 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;       ;       ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.267 ;       ;       ; 5.139 ;
; SW[3]      ; HEX2[0]     ; 6.559 ; 6.649 ; 7.419 ; 7.509 ;
; SW[3]      ; HEX2[1]     ; 6.797 ; 6.972 ; 7.657 ; 7.839 ;
; SW[3]      ; HEX2[2]     ; 6.688 ; 6.798 ; 7.548 ; 7.658 ;
; SW[3]      ; HEX2[3]     ; 6.490 ; 6.628 ; 7.350 ; 7.488 ;
; SW[3]      ; HEX2[4]     ; 5.992 ; 6.134 ; 6.852 ; 6.994 ;
; SW[3]      ; HEX2[5]     ; 6.568 ; 6.654 ; 7.428 ; 7.514 ;
; SW[3]      ; HEX2[6]     ; 6.298 ; 6.215 ; 7.158 ; 7.075 ;
; SW[3]      ; HEX3[0]     ; 5.843 ; 5.891 ; 6.703 ; 6.751 ;
; SW[3]      ; HEX3[3]     ; 6.279 ; 6.260 ; 7.139 ; 7.120 ;
; SW[3]      ; HEX3[4]     ; 6.322 ; 6.304 ; 7.182 ; 7.164 ;
; SW[3]      ; HEX3[5]     ; 6.322 ; 6.304 ; 7.182 ; 7.164 ;
; SW[3]      ; HEX4[0]     ; 6.667 ; 6.728 ; 7.536 ; 7.597 ;
; SW[3]      ; HEX4[1]     ; 6.891 ; 7.037 ; 7.760 ; 7.906 ;
; SW[3]      ; HEX4[2]     ; 6.025 ; 6.040 ; 6.894 ; 6.909 ;
; SW[3]      ; HEX4[3]     ; 6.164 ; 6.187 ; 7.033 ; 7.056 ;
; SW[3]      ; HEX4[4]     ; 6.101 ; 6.123 ; 6.970 ; 6.992 ;
; SW[3]      ; HEX4[5]     ; 6.216 ; 6.249 ; 7.085 ; 7.118 ;
; SW[3]      ; HEX4[6]     ; 6.312 ; 6.268 ; 7.181 ; 7.137 ;
; SW[3]      ; HEX5[0]     ; 6.555 ; 6.631 ; 7.424 ; 7.526 ;
; SW[3]      ; HEX5[3]     ; 6.866 ; 6.896 ; 7.735 ; 7.791 ;
; SW[3]      ; HEX5[4]     ; 6.856 ; 6.886 ; 7.725 ; 7.781 ;
; SW[3]      ; HEX5[5]     ; 6.660 ; 6.712 ; 7.529 ; 7.607 ;
; SW[3]      ; LEDR[3]     ; 4.219 ;       ;       ; 5.079 ;
; SW[4]      ; HEX2[0]     ; 6.346 ; 6.449 ; 7.249 ; 7.352 ;
; SW[4]      ; HEX2[1]     ; 6.603 ; 6.705 ; 7.506 ; 7.608 ;
; SW[4]      ; HEX2[2]     ; 6.559 ; 6.559 ; 7.425 ; 7.462 ;
; SW[4]      ; HEX2[3]     ; 6.298 ; 6.428 ; 7.201 ; 7.331 ;
; SW[4]      ; HEX2[4]     ; 5.776 ; 5.907 ; 6.679 ; 6.773 ;
; SW[4]      ; HEX2[5]     ; 6.370 ; 6.540 ; 7.273 ; 7.406 ;
; SW[4]      ; HEX2[6]     ; 6.090 ; 6.115 ; 6.993 ; 6.981 ;
; SW[4]      ; HEX3[0]     ; 5.888 ; 5.963 ; 6.759 ; 6.853 ;
; SW[4]      ; HEX3[3]     ; 6.324 ; 6.332 ; 7.195 ; 7.222 ;
; SW[4]      ; HEX3[4]     ; 6.367 ; 6.376 ; 7.238 ; 7.266 ;
; SW[4]      ; HEX3[5]     ; 6.367 ; 6.376 ; 7.238 ; 7.266 ;
; SW[4]      ; HEX4[0]     ; 6.694 ; 6.769 ; 7.572 ; 7.647 ;
; SW[4]      ; HEX4[1]     ; 6.911 ; 7.172 ; 7.789 ; 8.066 ;
; SW[4]      ; HEX4[2]     ; 6.067 ; 6.063 ; 6.945 ; 6.941 ;
; SW[4]      ; HEX4[3]     ; 6.179 ; 6.223 ; 7.057 ; 7.101 ;
; SW[4]      ; HEX4[4]     ; 6.126 ; 6.258 ; 7.004 ; 7.152 ;
; SW[4]      ; HEX4[5]     ; 6.252 ; 6.272 ; 7.130 ; 7.150 ;
; SW[4]      ; HEX4[6]     ; 6.344 ; 6.284 ; 7.222 ; 7.162 ;
; SW[4]      ; HEX5[0]     ; 6.604 ; 6.700 ; 7.482 ; 7.571 ;
; SW[4]      ; HEX5[3]     ; 6.915 ; 6.965 ; 7.793 ; 7.836 ;
; SW[4]      ; HEX5[4]     ; 6.905 ; 6.955 ; 7.783 ; 7.826 ;
; SW[4]      ; HEX5[5]     ; 6.709 ; 6.781 ; 7.587 ; 7.652 ;
; SW[4]      ; LEDR[4]     ; 4.210 ;       ;       ; 5.085 ;
; SW[5]      ; HEX2[0]     ; 6.397 ; 6.500 ; 7.248 ; 7.351 ;
; SW[5]      ; HEX2[1]     ; 6.654 ; 6.756 ; 7.505 ; 7.607 ;
; SW[5]      ; HEX2[2]     ; 6.589 ; 6.610 ; 7.440 ; 7.461 ;
; SW[5]      ; HEX2[3]     ; 6.349 ; 6.479 ; 7.200 ; 7.330 ;
; SW[5]      ; HEX2[4]     ; 5.827 ; 5.937 ; 6.678 ; 6.788 ;
; SW[5]      ; HEX2[5]     ; 6.421 ; 6.570 ; 7.272 ; 7.421 ;
; SW[5]      ; HEX2[6]     ; 6.141 ; 6.145 ; 6.992 ; 6.996 ;
; SW[5]      ; HEX3[0]     ; 6.014 ; 6.085 ; 6.888 ; 6.959 ;
; SW[5]      ; HEX3[3]     ; 6.450 ; 6.454 ; 7.324 ; 7.328 ;
; SW[5]      ; HEX3[4]     ; 6.493 ; 6.498 ; 7.367 ; 7.372 ;
; SW[5]      ; HEX3[5]     ; 6.493 ; 6.498 ; 7.367 ; 7.372 ;
; SW[5]      ; HEX4[0]     ; 6.693 ; 6.754 ; 7.628 ; 7.689 ;
; SW[5]      ; HEX4[1]     ; 6.917 ; 7.063 ; 7.852 ; 7.998 ;
; SW[5]      ; HEX4[2]     ; 6.051 ; 6.066 ; 6.986 ; 7.001 ;
; SW[5]      ; HEX4[3]     ; 6.190 ; 6.213 ; 7.125 ; 7.148 ;
; SW[5]      ; HEX4[4]     ; 6.127 ; 6.149 ; 7.062 ; 7.084 ;
; SW[5]      ; HEX4[5]     ; 6.242 ; 6.275 ; 7.177 ; 7.210 ;
; SW[5]      ; HEX4[6]     ; 6.338 ; 6.294 ; 7.273 ; 7.229 ;
; SW[5]      ; HEX5[0]     ; 6.581 ; 6.641 ; 7.516 ; 7.596 ;
; SW[5]      ; HEX5[3]     ; 6.892 ; 6.906 ; 7.827 ; 7.861 ;
; SW[5]      ; HEX5[4]     ; 6.882 ; 6.896 ; 7.817 ; 7.851 ;
; SW[5]      ; HEX5[5]     ; 6.686 ; 6.722 ; 7.621 ; 7.677 ;
; SW[5]      ; LEDR[5]     ; 4.305 ;       ;       ; 5.209 ;
; SW[6]      ; HEX2[0]     ; 6.776 ; 6.879 ; 7.652 ; 7.755 ;
; SW[6]      ; HEX2[1]     ; 7.033 ; 7.135 ; 7.909 ; 8.011 ;
; SW[6]      ; HEX2[2]     ; 7.011 ; 6.989 ; 7.906 ; 7.865 ;
; SW[6]      ; HEX2[3]     ; 6.728 ; 6.858 ; 7.604 ; 7.734 ;
; SW[6]      ; HEX2[4]     ; 6.206 ; 6.359 ; 7.082 ; 7.254 ;
; SW[6]      ; HEX2[5]     ; 6.800 ; 6.992 ; 7.676 ; 7.887 ;
; SW[6]      ; HEX2[6]     ; 6.520 ; 6.567 ; 7.396 ; 7.462 ;
; SW[6]      ; HEX3[0]     ; 6.372 ; 6.452 ; 7.277 ; 7.363 ;
; SW[6]      ; HEX3[3]     ; 6.808 ; 6.821 ; 7.713 ; 7.732 ;
; SW[6]      ; HEX3[4]     ; 6.851 ; 6.865 ; 7.756 ; 7.776 ;
; SW[6]      ; HEX3[5]     ; 6.851 ; 6.865 ; 7.756 ; 7.776 ;
; SW[6]      ; HEX4[0]     ; 6.793 ; 6.868 ; 7.673 ; 7.731 ;
; SW[6]      ; HEX4[1]     ; 7.009 ; 7.171 ; 7.889 ; 8.039 ;
; SW[6]      ; HEX4[2]     ; 6.168 ; 6.163 ; 7.028 ; 7.039 ;
; SW[6]      ; HEX4[3]     ; 6.279 ; 6.324 ; 7.159 ; 7.185 ;
; SW[6]      ; HEX4[4]     ; 6.217 ; 6.265 ; 7.097 ; 7.125 ;
; SW[6]      ; HEX4[5]     ; 6.338 ; 6.387 ; 7.218 ; 7.247 ;
; SW[6]      ; HEX4[6]     ; 6.444 ; 6.412 ; 7.312 ; 7.272 ;
; SW[6]      ; HEX5[0]     ; 6.699 ; 6.773 ; 7.559 ; 7.633 ;
; SW[6]      ; HEX5[3]     ; 7.010 ; 7.038 ; 7.870 ; 7.898 ;
; SW[6]      ; HEX5[4]     ; 7.000 ; 7.028 ; 7.860 ; 7.888 ;
; SW[6]      ; HEX5[5]     ; 6.804 ; 6.854 ; 7.664 ; 7.714 ;
; SW[6]      ; LEDR[6]     ; 4.498 ;       ;       ; 5.422 ;
; SW[7]      ; HEX2[0]     ; 5.754 ; 5.857 ; 6.621 ; 6.720 ;
; SW[7]      ; HEX2[1]     ; 6.011 ; 6.113 ; 6.878 ; 6.976 ;
; SW[7]      ; HEX2[2]     ; 5.915 ; 5.967 ; 6.746 ; 6.834 ;
; SW[7]      ; HEX2[3]     ; 5.706 ; 5.836 ; 6.573 ; 6.699 ;
; SW[7]      ; HEX2[4]     ; 5.184 ; 5.263 ; 6.051 ; 6.094 ;
; SW[7]      ; HEX2[5]     ; 5.778 ; 5.896 ; 6.645 ; 6.727 ;
; SW[7]      ; HEX2[6]     ; 5.498 ; 5.471 ; 6.365 ; 6.302 ;
; SW[7]      ; HEX3[0]     ; 5.161 ; 5.170 ; 6.018 ; 6.028 ;
; SW[7]      ; HEX3[3]     ; 5.597 ; 5.539 ; 6.454 ; 6.397 ;
; SW[7]      ; HEX3[4]     ; 5.640 ; 5.583 ; 6.497 ; 6.441 ;
; SW[7]      ; HEX3[5]     ; 5.640 ; 5.583 ; 6.497 ; 6.441 ;
; SW[7]      ; HEX4[0]     ; 5.143 ; 5.204 ; 5.947 ; 6.008 ;
; SW[7]      ; HEX4[1]     ; 5.367 ; 5.513 ; 6.171 ; 6.317 ;
; SW[7]      ; HEX4[2]     ; 4.501 ; 4.516 ; 5.305 ; 5.320 ;
; SW[7]      ; HEX4[3]     ; 4.640 ; 4.663 ; 5.444 ; 5.467 ;
; SW[7]      ; HEX4[4]     ; 4.577 ; 4.599 ; 5.381 ; 5.403 ;
; SW[7]      ; HEX4[5]     ; 4.692 ; 4.725 ; 5.496 ; 5.529 ;
; SW[7]      ; HEX4[6]     ; 4.788 ; 4.744 ; 5.592 ; 5.548 ;
; SW[7]      ; HEX5[0]     ; 5.031 ; 5.001 ; 5.835 ; 5.798 ;
; SW[7]      ; HEX5[3]     ; 5.342 ; 5.266 ; 6.146 ; 6.063 ;
; SW[7]      ; HEX5[4]     ; 5.332 ; 5.256 ; 6.136 ; 6.053 ;
; SW[7]      ; HEX5[5]     ; 5.136 ; 5.082 ; 5.940 ; 5.879 ;
; SW[7]      ; LEDR[7]     ; 4.343 ;       ;       ; 5.249 ;
; SW[8]      ; LEDR[8]     ; 4.441 ;       ;       ; 5.364 ;
; SW[9]      ; LEDR[9]     ; 5.155 ;       ;       ; 6.097 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;       ;       ; 5.575 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;       ;       ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.549 ;       ;       ; 5.480 ;
; SW[13]     ; LEDR[13]    ; 4.439 ;       ;       ; 5.371 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;       ;       ; 5.357 ;
; SW[15]     ; LEDR[15]    ; 5.477 ;       ;       ; 6.474 ;
; SW[16]     ; LEDR[16]    ; 4.429 ;       ;       ; 5.359 ;
; SW[17]     ; LEDR[17]    ; 4.395 ;       ;       ; 5.316 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.173 ; 3.080 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.742 ; 3.649 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.719 ; 3.626 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.560 ; 3.467 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.727 ; 3.634 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.560 ; 3.467 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.548 ; 3.455 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.548 ; 3.455 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.425 ; 3.332 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.719 ; 3.626 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.719 ; 3.626 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.730 ; 3.637 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.063 ; 3.970 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.730 ; 3.637 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.900 ; 3.807 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.819 ; 3.754 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.719 ; 3.626 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.351 ; 3.258 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.173 ; 3.080 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.478 ; 3.385 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.341 ; 3.248 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.341 ; 3.248 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.344 ; 3.251 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.351 ; 3.258 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.329 ; 3.236 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.719 ; 3.626 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.446 ; 3.353 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.446 ; 3.353 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.446 ; 3.353 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.425 ; 3.332 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.448 ; 3.355 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.425 ; 3.332 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.552 ; 3.459 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.988 ; 6.895 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 7.216 ; 7.142 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 7.217 ; 7.143 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.337 ; 7.263 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.337 ; 7.263 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.216 ; 7.142 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.334 ; 7.260 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.334 ; 7.260 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 7.308 ; 7.234 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.392 ; 7.299 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.567 ; 7.474 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 7.213 ; 7.120 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 7.196 ; 7.103 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.988 ; 6.895 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 7.219 ; 7.145 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.216 ; 7.142 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 7.219 ; 7.145 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.824 ; 2.731 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.370 ; 3.277 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.348 ; 3.255 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.196 ; 3.103 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.356 ; 3.263 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.196 ; 3.103 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.184 ; 3.091 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.184 ; 3.091 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.066 ; 2.973 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.348 ; 3.255 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.348 ; 3.255 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.359 ; 3.266 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.679 ; 3.586 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.359 ; 3.266 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.522 ; 3.429 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.441 ; 3.376 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.348 ; 3.255 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.995 ; 2.902 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.824 ; 2.731 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.116 ; 3.023 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.985 ; 2.892 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.985 ; 2.892 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.988 ; 2.895 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.995 ; 2.902 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.973 ; 2.880 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.348 ; 3.255 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.086 ; 2.993 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.086 ; 2.993 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.086 ; 2.993 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.066 ; 2.973 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.088 ; 2.995 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.066 ; 2.973 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.188 ; 3.095 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.754 ; 2.661 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.963 ; 2.889 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.964 ; 2.890 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.079 ; 3.005 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.079 ; 3.005 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.963 ; 2.889 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.076 ; 3.002 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.076 ; 3.002 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.051 ; 2.977 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.142 ; 3.049 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.310 ; 3.217 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.970 ; 2.877 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.954 ; 2.861 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 2.754 ; 2.661 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.966 ; 2.892 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.963 ; 2.889 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.966 ; 2.892 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.329     ; 3.422     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.994     ; 4.087     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.962     ; 4.055     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.788     ; 3.881     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.976     ; 4.069     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.788     ; 3.881     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.771     ; 3.864     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.771     ; 3.864     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.614     ; 3.707     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.964     ; 4.057     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.964     ; 4.057     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.980     ; 4.073     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.351     ; 4.444     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.980     ; 4.073     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.170     ; 4.263     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.115     ; 4.180     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.964     ; 4.057     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.524     ; 3.617     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.329     ; 3.422     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.671     ; 3.764     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.523     ; 3.616     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.523     ; 3.616     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.526     ; 3.619     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.524     ; 3.617     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.508     ; 3.601     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.964     ; 4.057     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.639     ; 3.732     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.639     ; 3.732     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.639     ; 3.732     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.614     ; 3.707     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.642     ; 3.735     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.614     ; 3.707     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.778     ; 3.871     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 7.459     ; 7.552     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 7.741     ; 7.815     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 7.742     ; 7.816     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.878     ; 7.952     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.878     ; 7.952     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.740     ; 7.814     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.876     ; 7.950     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.876     ; 7.950     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 7.831     ; 7.905     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.924     ; 8.017     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 8.123     ; 8.216     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 7.712     ; 7.805     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 7.690     ; 7.783     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 7.459     ; 7.552     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 7.744     ; 7.818     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.740     ; 7.814     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 7.744     ; 7.818     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.970     ; 3.063     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.609     ; 3.702     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.578     ; 3.671     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.411     ; 3.504     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.591     ; 3.684     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.411     ; 3.504     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.395     ; 3.488     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.395     ; 3.488     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.244     ; 3.337     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.579     ; 3.672     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.579     ; 3.672     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.595     ; 3.688     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.951     ; 4.044     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.595     ; 3.688     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.778     ; 3.871     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.723     ; 3.788     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.579     ; 3.672     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.158     ; 3.251     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.970     ; 3.063     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.298     ; 3.391     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.156     ; 3.249     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.156     ; 3.249     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.160     ; 3.253     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.158     ; 3.251     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.142     ; 3.235     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.579     ; 3.672     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.268     ; 3.361     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.268     ; 3.361     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.268     ; 3.361     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.244     ; 3.337     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.271     ; 3.364     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.244     ; 3.337     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.402     ; 3.495     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.867     ; 2.960     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.129     ; 3.203     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.130     ; 3.204     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.261     ; 3.335     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.261     ; 3.335     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.128     ; 3.202     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.259     ; 3.333     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.259     ; 3.333     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.215     ; 3.289     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.313     ; 3.406     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.505     ; 3.598     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.110     ; 3.203     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.089     ; 3.182     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 2.867     ; 2.960     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.132     ; 3.206     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.128     ; 3.202     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.132     ; 3.206     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.432 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                           ; 1.186  ; 0.079 ; 3.146    ; 0.975   ; 4.682               ;
;  CLOCK2_50                                 ; 14.582 ; 0.181 ; 13.720   ; 0.975   ; 9.271               ;
;  CLOCK3_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  D5M_PIXLCLK                               ; 15.190 ; 0.079 ; 13.842   ; 1.098   ; 499.090             ;
;  clk_vga                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 9995.790            ;
;  my_qsys|altpll_0|sd1|pll7|clk[0]          ; 16.403 ; 0.181 ; 34.999   ; 2.236   ; 19.707              ;
;  u6|sdram_pll_altpll_component|pll1|clk[0] ; 1.186  ; 0.143 ; 3.146    ; 2.702   ; 4.682               ;
;  u6|sdram_pll_altpll_component|pll1|clk[3] ; 9.354  ; 0.174 ; 13.137   ; 2.695   ; 19.681              ;
; Design-wide TNS                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  D5M_PIXLCLK                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_vga                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.959  ; 4.512  ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.959  ; 4.512  ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 3.661  ; 4.191  ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 3.661  ; 4.191  ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 2.998  ; 3.540  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.755  ; 3.225  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.279  ; 2.707  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.862  ; 3.375  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.070  ; 2.443  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.793  ; 3.280  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.874  ; 3.391  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.711  ; 3.188  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 2.177  ; 2.586  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.706  ; 3.089  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 2.090  ; 2.489  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.272  ; 2.664  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 2.998  ; 3.540  ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.359  ; 2.799  ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 2.052  ; 2.464  ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 4.502  ; 5.033  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 4.502  ; 5.033  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.655  ; 3.210  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.659  ; 4.035  ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 6.161  ; 6.685  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 5.207  ; 5.653  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 4.497  ; 4.909  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 5.212  ; 5.680  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 5.251  ; 5.695  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 5.384  ; 5.826  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 5.352  ; 5.825  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.981  ; 5.450  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 4.987  ; 5.456  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.912  ; 5.355  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 4.992  ; 5.460  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 4.911  ; 5.354  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 4.803  ; 5.237  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 5.079  ; 5.538  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 5.412  ; 5.916  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 5.606  ; 6.087  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 6.161  ; 6.685  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.696  ; 6.214  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.210  ; 5.687  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 5.542  ; 6.017  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 5.008  ; 5.479  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 4.701  ; 5.146  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 4.366  ; 4.767  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 5.241  ; 5.711  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 5.587  ; 6.101  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 5.434  ; 5.921  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 5.546  ; 6.053  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 7.368  ; 7.971  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 7.368  ; 7.971  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 10.158 ; 10.887 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[0]      ; CLOCK2_50   ; 10.158 ; 10.887 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 5.623  ; 6.129  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 6.052  ; 6.650  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.889  ; 6.511  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.806  ; 6.404  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 5.910  ; 6.456  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 6.029  ; 6.650  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 5.828  ; 6.445  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 5.787  ; 6.345  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 5.860  ; 6.427  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 5.457  ; 6.002  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 5.665  ; 6.221  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 5.305  ; 5.784  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 5.463  ; 5.968  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 5.444  ; 5.955  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 6.052  ; 6.623  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 5.885  ; 6.492  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 5.818  ; 6.425  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 5.815  ; 6.403  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 8.242  ; 8.819  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 8.242  ; 8.819  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.124 ; -1.980 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.124 ; -1.980 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.045 ; -1.893 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.045 ; -1.893 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -0.889 ; -1.594 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.257 ; -2.070 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.000 ; -1.762 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.325 ; -2.153 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -0.889 ; -1.594 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -1.278 ; -2.102 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.315 ; -2.152 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.236 ; -2.043 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -0.968 ; -1.720 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.205 ; -1.967 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -0.932 ; -1.667 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.016 ; -1.759 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -1.379 ; -2.222 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.076 ; -1.844 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -0.904 ; -1.638 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -0.552 ; -1.407 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -1.385 ; -2.367 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -0.552 ; -1.407 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -1.145 ; -1.662 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -1.873 ; -2.610 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -2.329 ; -3.134 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -1.974 ; -2.720 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -2.304 ; -3.115 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -2.353 ; -3.164 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -2.413 ; -3.213 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -2.379 ; -3.188 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -2.214 ; -3.011 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -2.222 ; -3.018 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -2.196 ; -2.980 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -2.220 ; -3.021 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -2.192 ; -2.975 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -2.142 ; -2.913 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -2.260 ; -3.048 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -2.432 ; -3.268 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -2.526 ; -3.365 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -2.762 ; -3.642 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -2.551 ; -3.404 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -2.301 ; -3.118 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -2.478 ; -3.311 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -2.223 ; -3.026 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -2.040 ; -2.802 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -1.873 ; -2.610 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -2.342 ; -3.152 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -2.500 ; -3.352 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -2.414 ; -3.230 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -2.475 ; -3.318 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.712 ; -3.615 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -2.712 ; -3.615 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.468 ; -3.315 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[0]      ; CLOCK2_50   ; -3.867 ; -4.903 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -2.468 ; -3.315 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -2.326 ; -3.147 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -2.655 ; -3.552 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -2.601 ; -3.483 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -2.636 ; -3.507 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -2.707 ; -3.606 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -2.608 ; -3.504 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -2.577 ; -3.436 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -2.616 ; -3.489 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -2.411 ; -3.244 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -2.503 ; -3.342 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -2.326 ; -3.147 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -2.403 ; -3.231 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -2.408 ; -3.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -2.672 ; -3.539 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -2.640 ; -3.531 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -2.598 ; -3.488 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -2.603 ; -3.483 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -3.831 ; -4.505 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -3.831 ; -4.505 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 10.277 ; 10.239 ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 8.224  ; 8.012  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 13.103 ; 13.048 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 8.321  ; 8.428  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 9.158  ; 9.277  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 12.729 ; 12.655 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 9.164  ; 9.281  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 13.094 ; 12.974 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 13.103 ; 13.048 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.510  ; 9.722  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 12.867 ; 12.839 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 10.217 ; 10.404 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 10.693 ; 11.197 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 8.632  ; 8.697  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.413  ; 6.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.388  ; 6.336  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 7.065  ; 6.958  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.979  ; 7.017  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.868  ; 5.848  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.603  ; 5.646  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 7.770  ; 7.849  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.426  ; 5.504  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.823  ; 6.736  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.844  ; 5.864  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 8.632  ; 8.697  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 6.963  ; 6.891  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 8.114  ; 8.047  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 7.912  ; 7.706  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 8.114  ; 8.047  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 7.617  ; 7.445  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 9.504  ; 9.504  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 7.799  ; 7.855  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 14.822 ; 14.601 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.969  ; 9.899  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 13.223 ; 13.147 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 11.212 ; 11.189 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 9.949  ; 9.918  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 9.806  ; 9.774  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 9.700  ; 9.801  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 10.661 ; 10.639 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 10.609 ; 10.530 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 10.759 ; 10.601 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 12.155 ; 11.867 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 9.530  ; 9.468  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 11.648 ; 11.648 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 10.619 ; 10.432 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 10.261 ; 10.092 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 11.372 ; 11.259 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 9.821  ; 9.821  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 10.921 ; 10.805 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 10.542 ; 10.437 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 10.300 ; 10.174 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 11.342 ; 11.258 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 10.660 ; 10.707 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 10.697 ; 10.733 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 14.822 ; 14.601 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 13.702 ; 13.665 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 9.864  ; 9.928  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 12.034 ; 11.976 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 9.561  ; 9.527  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 13.923 ; 13.849 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 9.411  ; 9.439  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 11.545 ; 11.405 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 10.062 ; 10.031 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 12.751 ; 12.472 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 8.126  ; 8.139  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 3.804  ; 3.745  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.832  ; 4.805  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.061  ; 4.987  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 8.126  ; 8.139  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 7.899  ; 8.016  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 7.327  ; 7.156  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.179 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.335 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.849  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.693  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.832  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 12.727 ; 12.479 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 9.296  ; 9.245  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 11.792 ; 11.862 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 8.904  ; 8.981  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 9.612  ; 9.496  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 9.372  ; 9.295  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 12.727 ; 12.479 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 12.323 ; 12.399 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 11.427 ; 11.824 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 11.323 ; 11.436 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 10.475 ; 10.581 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 9.484  ; 9.566  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 11.427 ; 11.824 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50   ; 13.352 ; 13.102 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50   ; 12.776 ; 12.564 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50   ; 13.352 ; 13.102 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50   ; 13.081 ; 12.785 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50   ; 12.574 ; 12.532 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50   ; 11.511 ; 11.428 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50   ; 12.867 ; 12.597 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50   ; 11.867 ; 11.977 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50   ; 11.886 ; 11.965 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50   ; 11.037 ; 11.128 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50   ; 11.847 ; 11.928 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50   ; 11.886 ; 11.965 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50   ; 11.886 ; 11.965 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX4[*]        ; CLOCK2_50   ; 14.200 ; 14.125 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[0]       ; CLOCK2_50   ; 13.916 ; 13.672 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[1]       ; CLOCK2_50   ; 14.200 ; 14.125 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[2]       ; CLOCK2_50   ; 12.277 ; 12.271 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[3]       ; CLOCK2_50   ; 12.640 ; 12.545 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[4]       ; CLOCK2_50   ; 12.576 ; 12.375 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[5]       ; CLOCK2_50   ; 12.821 ; 12.605 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[6]       ; CLOCK2_50   ; 12.754 ; 12.812 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX5[*]        ; CLOCK2_50   ; 12.292 ; 12.389 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[0]       ; CLOCK2_50   ; 11.731 ; 11.867 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[3]       ; CLOCK2_50   ; 12.292 ; 12.389 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[4]       ; CLOCK2_50   ; 12.282 ; 12.379 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[5]       ; CLOCK2_50   ; 11.903 ; 12.033 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 8.277  ; 8.040  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 7.253  ; 7.076  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 5.978  ; 5.851  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 7.320  ; 7.190  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 5.214  ; 5.138  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 6.023  ; 5.896  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 5.420  ; 5.332  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 5.627  ; 5.508  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 6.189  ; 6.150  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 5.463  ; 5.376  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.373  ; 6.995  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 6.023  ; 5.898  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.076  ; 4.971  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 7.590  ; 7.245  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.047  ; 4.951  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 5.027  ; 4.921  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 8.277  ; 8.040  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.483  ; 6.326  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 5.127  ; 5.047  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 5.531  ; 5.434  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.416  ; 6.040  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 12.805 ; 12.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 11.229 ; 11.148 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 11.463 ; 11.304 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 12.030 ; 11.790 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 11.439 ; 11.308 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 11.280 ; 11.180 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 12.204 ; 12.060 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 11.652 ; 11.480 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 11.311 ; 11.080 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 11.220 ; 11.015 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 11.431 ; 11.390 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 11.117 ; 10.961 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 11.756 ; 11.606 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 12.805 ; 12.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 10.757 ; 10.674 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 12.324 ; 12.116 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 12.603 ; 12.435 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 13.681 ; 13.904 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 9.081  ; 9.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 6.458  ; 6.474  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 8.803  ; 8.859  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 9.081  ; 9.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 8.682  ; 8.641  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 8.634  ; 8.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 8.253  ; 8.208  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 7.198  ; 7.158  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 7.788  ; 7.626  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 8.615  ; 8.436  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 10.593 ; 10.619 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 10.593 ; 10.619 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 9.442  ; 9.291  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 9.041  ; 8.937  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 7.174  ; 7.263  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 10.463 ; 10.461 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 9.889  ; 9.820  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.940  ; 6.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 6.562  ; 6.645  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 7.814  ; 7.705  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 8.954  ; 8.810  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 8.610  ; 8.485  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 8.954  ; 8.810  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.232  ; 7.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.104  ; 6.144  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 8.819  ; 8.736  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 8.399  ; 8.381  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.968  ; 6.076  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 6.603  ; 6.683  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.892  ; 5.849  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 5.153  ; 5.396  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.221  ; 4.121  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 4.556  ; 4.786  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 4.556  ; 4.786  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 4.923  ; 5.208  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 6.713  ; 7.179  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 4.975  ; 5.260  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 6.827  ; 7.317  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 6.859  ; 7.352  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.163  ; 5.494  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 6.788  ; 7.274  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 5.457  ; 5.834  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 5.774  ; 5.702  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 2.437  ; 2.590  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 2.892  ; 3.063  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 2.855  ; 3.009  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 3.151  ; 3.343  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 3.179  ; 3.388  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.628  ; 2.750  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.528  ; 2.656  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 3.533  ; 3.832  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 2.437  ; 2.590  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.069  ; 3.224  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 2.628  ; 2.765  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 3.961  ; 4.312  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 3.149  ; 3.325  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 3.537  ; 3.752  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 3.537  ; 3.752  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 3.704  ; 3.967  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 3.413  ; 3.593  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 4.333  ; 4.691  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 3.564  ; 3.835  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 3.458  ; 3.662  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 4.076  ; 4.331  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 5.477  ; 5.922  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 4.413  ; 4.718  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 3.983  ; 4.228  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 3.637  ; 3.846  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 3.789  ; 4.046  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 4.208  ; 4.509  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 3.760  ; 4.007  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 4.032  ; 4.308  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 4.843  ; 5.164  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 3.464  ; 3.662  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 4.491  ; 4.842  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 4.517  ; 4.861  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 4.015  ; 4.272  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 4.499  ; 4.886  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 3.853  ; 4.103  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 3.922  ; 4.185  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 4.156  ; 4.432  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 4.025  ; 4.296  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 4.336  ; 4.654  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 3.908  ; 4.189  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 3.991  ; 4.272  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 6.149  ; 6.688  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 5.579  ; 6.034  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 3.988  ; 4.273  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 5.001  ; 5.399  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 3.730  ; 3.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 5.954  ; 6.468  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 3.458  ; 3.678  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 4.627  ; 4.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 4.324  ; 4.666  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 5.018  ; 5.402  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 1.672  ; 1.644  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 1.672  ; 1.644  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 2.162  ; 2.216  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.306  ; 2.365  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 3.700  ; 4.009  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 3.617  ; 3.925  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 3.276  ; 3.443  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.780 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.813 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.250  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.229  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 2.721  ; 2.785  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 2.828  ; 2.962  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 4.282  ; 4.522  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 2.721  ; 2.785  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 3.036  ; 3.145  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 2.925  ; 3.033  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 5.062  ; 5.042  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.679  ; 4.380  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 3.222  ; 3.172  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 4.258  ; 4.068  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 3.772  ; 3.666  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 3.222  ; 3.172  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 4.610  ; 4.748  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX2[*]        ; CLOCK2_50   ; 3.607  ; 3.680  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[0]       ; CLOCK2_50   ; 4.164  ; 4.267  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[1]       ; CLOCK2_50   ; 4.414  ; 4.532  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[2]       ; CLOCK2_50   ; 4.314  ; 4.411  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[3]       ; CLOCK2_50   ; 4.109  ; 4.247  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[4]       ; CLOCK2_50   ; 3.607  ; 3.680  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[5]       ; CLOCK2_50   ; 4.188  ; 4.287  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX2[6]       ; CLOCK2_50   ; 3.907  ; 3.841  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX3[*]        ; CLOCK2_50   ; 3.460  ; 3.515  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[0]       ; CLOCK2_50   ; 3.460  ; 3.515  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[3]       ; CLOCK2_50   ; 3.896  ; 3.884  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[4]       ; CLOCK2_50   ; 3.939  ; 3.928  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX3[5]       ; CLOCK2_50   ; 3.939  ; 3.928  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX4[*]        ; CLOCK2_50   ; 3.615  ; 3.630  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[0]       ; CLOCK2_50   ; 4.257  ; 4.318  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[1]       ; CLOCK2_50   ; 4.481  ; 4.627  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[2]       ; CLOCK2_50   ; 3.615  ; 3.630  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[3]       ; CLOCK2_50   ; 3.754  ; 3.777  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[4]       ; CLOCK2_50   ; 3.691  ; 3.713  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[5]       ; CLOCK2_50   ; 3.806  ; 3.839  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX4[6]       ; CLOCK2_50   ; 3.902  ; 3.858  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX5[*]        ; CLOCK2_50   ; 4.145  ; 4.267  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[0]       ; CLOCK2_50   ; 4.145  ; 4.267  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[3]       ; CLOCK2_50   ; 4.456  ; 4.532  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[4]       ; CLOCK2_50   ; 4.446  ; 4.522  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX5[5]       ; CLOCK2_50   ; 4.250  ; 4.348  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 2.236  ; 2.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.312  ; 3.490  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.705  ; 2.814  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 3.352  ; 3.566  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.330  ; 2.420  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.711  ; 2.815  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 2.434  ; 2.529  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.501  ; 2.581  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.798  ; 2.934  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.453  ; 2.554  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 3.849  ; 3.728  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.731  ; 2.832  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.272  ; 2.321  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.976  ; 3.882  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.262  ; 2.311  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.236  ; 2.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 4.354  ; 4.300  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 2.909  ; 3.053  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 2.278  ; 2.358  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.493  ; 2.592  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.392  ; 3.209  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 2.807  ; 2.914  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 2.880  ; 3.007  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 2.970  ; 3.084  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 3.227  ; 3.375  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 2.962  ; 3.081  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 2.807  ; 2.914  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 3.306  ; 3.480  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 3.058  ; 3.198  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 2.908  ; 3.014  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 3.634  ; 3.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 3.692  ; 3.864  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 3.393  ; 3.612  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 3.977  ; 4.063  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 4.483  ; 4.691  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 3.788  ; 4.041  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 4.173  ; 4.487  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 4.360  ; 4.641  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 2.781  ; 2.643  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 2.991  ; 3.184  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 2.991  ; 3.184  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 4.146  ; 4.499  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 4.224  ; 4.564  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 4.040  ; 4.345  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 4.026  ; 4.327  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 3.819  ; 4.119  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 3.304  ; 3.517  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 3.579  ; 3.806  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 3.961  ; 4.230  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 3.051  ; 3.265  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 4.992  ; 5.450  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 4.375  ; 4.720  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 4.201  ; 4.522  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 3.322  ; 3.582  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 4.913  ; 5.352  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.622  ; 5.012  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 3.199  ; 3.438  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.051  ; 3.265  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 3.620  ; 3.879  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 2.765  ; 2.950  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 3.964  ; 4.262  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 4.135  ; 4.453  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.339  ; 3.584  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 2.810  ; 2.980  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 4.104  ; 4.426  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 3.909  ; 4.230  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 2.765  ; 2.950  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 3.051  ; 3.274  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 2.683  ; 2.817  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.645  ;        ;        ; 9.189  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;        ;        ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.552  ;        ;        ; 9.019  ;
; SW[3]      ; HEX2[0]     ; 15.873 ; 15.656 ; 16.421 ; 16.204 ;
; SW[3]      ; HEX2[1]     ; 16.449 ; 16.199 ; 16.997 ; 16.747 ;
; SW[3]      ; HEX2[2]     ; 16.178 ; 15.882 ; 16.726 ; 16.430 ;
; SW[3]      ; HEX2[3]     ; 15.671 ; 15.626 ; 16.219 ; 16.174 ;
; SW[3]      ; HEX2[4]     ; 14.608 ; 14.520 ; 15.156 ; 15.068 ;
; SW[3]      ; HEX2[5]     ; 15.964 ; 15.694 ; 16.512 ; 16.242 ;
; SW[3]      ; HEX2[6]     ; 14.964 ; 15.074 ; 15.512 ; 15.622 ;
; SW[3]      ; HEX3[0]     ; 14.029 ; 14.225 ; 14.573 ; 14.773 ;
; SW[3]      ; HEX3[3]     ; 14.839 ; 15.025 ; 15.383 ; 15.573 ;
; SW[3]      ; HEX3[4]     ; 14.878 ; 15.062 ; 15.422 ; 15.610 ;
; SW[3]      ; HEX3[5]     ; 14.878 ; 15.062 ; 15.422 ; 15.610 ;
; SW[3]      ; HEX4[0]     ; 17.054 ; 16.768 ; 17.556 ; 17.270 ;
; SW[3]      ; HEX4[1]     ; 17.306 ; 17.304 ; 17.808 ; 17.806 ;
; SW[3]      ; HEX4[2]     ; 15.475 ; 15.367 ; 15.977 ; 15.869 ;
; SW[3]      ; HEX4[3]     ; 15.779 ; 15.641 ; 16.281 ; 16.143 ;
; SW[3]      ; HEX4[4]     ; 15.672 ; 15.573 ; 16.174 ; 16.075 ;
; SW[3]      ; HEX4[5]     ; 15.917 ; 15.803 ; 16.419 ; 16.305 ;
; SW[3]      ; HEX4[6]     ; 15.850 ; 16.010 ; 16.352 ; 16.512 ;
; SW[3]      ; HEX5[0]     ; 15.354 ; 15.557 ; 15.833 ; 16.066 ;
; SW[3]      ; HEX5[3]     ; 15.915 ; 16.079 ; 16.394 ; 16.588 ;
; SW[3]      ; HEX5[4]     ; 15.905 ; 16.069 ; 16.384 ; 16.578 ;
; SW[3]      ; HEX5[5]     ; 15.526 ; 15.723 ; 16.005 ; 16.232 ;
; SW[3]      ; LEDR[3]     ; 8.484  ;        ;        ; 8.911  ;
; SW[4]      ; HEX2[0]     ; 16.075 ; 15.907 ; 16.604 ; 16.436 ;
; SW[4]      ; HEX2[1]     ; 16.705 ; 16.428 ; 17.234 ; 16.957 ;
; SW[4]      ; HEX2[2]     ; 16.398 ; 16.129 ; 16.927 ; 16.658 ;
; SW[4]      ; HEX2[3]     ; 15.862 ; 15.866 ; 16.391 ; 16.395 ;
; SW[4]      ; HEX2[4]     ; 14.815 ; 14.775 ; 15.344 ; 15.304 ;
; SW[4]      ; HEX2[5]     ; 16.178 ; 15.936 ; 16.707 ; 16.465 ;
; SW[4]      ; HEX2[6]     ; 15.206 ; 15.309 ; 15.735 ; 15.838 ;
; SW[4]      ; HEX3[0]     ; 14.354 ; 14.456 ; 14.883 ; 14.985 ;
; SW[4]      ; HEX3[3]     ; 15.164 ; 15.256 ; 15.693 ; 15.785 ;
; SW[4]      ; HEX3[4]     ; 15.203 ; 15.293 ; 15.732 ; 15.822 ;
; SW[4]      ; HEX3[5]     ; 15.203 ; 15.293 ; 15.732 ; 15.822 ;
; SW[4]      ; HEX4[0]     ; 17.253 ; 16.967 ; 17.835 ; 17.549 ;
; SW[4]      ; HEX4[1]     ; 17.505 ; 17.503 ; 18.087 ; 18.085 ;
; SW[4]      ; HEX4[2]     ; 15.674 ; 15.566 ; 16.256 ; 16.148 ;
; SW[4]      ; HEX4[3]     ; 15.978 ; 15.840 ; 16.560 ; 16.422 ;
; SW[4]      ; HEX4[4]     ; 15.871 ; 15.772 ; 16.453 ; 16.354 ;
; SW[4]      ; HEX4[5]     ; 16.116 ; 16.002 ; 16.698 ; 16.584 ;
; SW[4]      ; HEX4[6]     ; 16.049 ; 16.209 ; 16.631 ; 16.791 ;
; SW[4]      ; HEX5[0]     ; 14.955 ; 15.188 ; 15.526 ; 15.720 ;
; SW[4]      ; HEX5[3]     ; 15.516 ; 15.710 ; 16.087 ; 16.242 ;
; SW[4]      ; HEX5[4]     ; 15.506 ; 15.700 ; 16.077 ; 16.232 ;
; SW[4]      ; HEX5[5]     ; 15.127 ; 15.354 ; 15.698 ; 15.886 ;
; SW[4]      ; LEDR[4]     ; 8.402  ;        ;        ; 8.916  ;
; SW[5]      ; HEX2[0]     ; 17.645 ; 17.433 ; 18.224 ; 18.012 ;
; SW[5]      ; HEX2[1]     ; 18.221 ; 17.971 ; 18.800 ; 18.550 ;
; SW[5]      ; HEX2[2]     ; 17.950 ; 17.654 ; 18.529 ; 18.233 ;
; SW[5]      ; HEX2[3]     ; 17.443 ; 17.401 ; 18.022 ; 17.980 ;
; SW[5]      ; HEX2[4]     ; 16.380 ; 16.297 ; 16.959 ; 16.876 ;
; SW[5]      ; HEX2[5]     ; 17.736 ; 17.466 ; 18.315 ; 18.045 ;
; SW[5]      ; HEX2[6]     ; 16.736 ; 16.846 ; 17.315 ; 17.425 ;
; SW[5]      ; HEX3[0]     ; 15.906 ; 15.997 ; 16.485 ; 16.576 ;
; SW[5]      ; HEX3[3]     ; 16.716 ; 16.797 ; 17.295 ; 17.376 ;
; SW[5]      ; HEX3[4]     ; 16.755 ; 16.834 ; 17.334 ; 17.413 ;
; SW[5]      ; HEX3[5]     ; 16.755 ; 16.834 ; 17.334 ; 17.413 ;
; SW[5]      ; HEX4[0]     ; 16.917 ; 16.673 ; 17.492 ; 17.248 ;
; SW[5]      ; HEX4[1]     ; 17.201 ; 17.126 ; 17.776 ; 17.701 ;
; SW[5]      ; HEX4[2]     ; 15.278 ; 15.272 ; 15.853 ; 15.847 ;
; SW[5]      ; HEX4[3]     ; 15.641 ; 15.546 ; 16.216 ; 16.121 ;
; SW[5]      ; HEX4[4]     ; 15.577 ; 15.376 ; 16.152 ; 15.951 ;
; SW[5]      ; HEX4[5]     ; 15.822 ; 15.606 ; 16.397 ; 16.181 ;
; SW[5]      ; HEX4[6]     ; 15.755 ; 15.813 ; 16.330 ; 16.388 ;
; SW[5]      ; HEX5[0]     ; 15.462 ; 15.654 ; 16.038 ; 16.227 ;
; SW[5]      ; HEX5[3]     ; 16.023 ; 16.176 ; 16.599 ; 16.749 ;
; SW[5]      ; HEX5[4]     ; 16.013 ; 16.166 ; 16.589 ; 16.739 ;
; SW[5]      ; HEX5[5]     ; 15.634 ; 15.820 ; 16.210 ; 16.393 ;
; SW[5]      ; LEDR[5]     ; 8.554  ;        ;        ; 9.118  ;
; SW[6]      ; HEX2[0]     ; 16.802 ; 16.587 ; 17.325 ; 17.108 ;
; SW[6]      ; HEX2[1]     ; 17.378 ; 17.128 ; 17.901 ; 17.651 ;
; SW[6]      ; HEX2[2]     ; 17.107 ; 16.811 ; 17.630 ; 17.334 ;
; SW[6]      ; HEX2[3]     ; 16.600 ; 16.555 ; 17.123 ; 17.078 ;
; SW[6]      ; HEX2[4]     ; 15.537 ; 15.451 ; 16.060 ; 15.972 ;
; SW[6]      ; HEX2[5]     ; 16.893 ; 16.623 ; 17.416 ; 17.146 ;
; SW[6]      ; HEX2[6]     ; 15.893 ; 16.003 ; 16.416 ; 16.526 ;
; SW[6]      ; HEX3[0]     ; 15.060 ; 15.154 ; 15.574 ; 15.677 ;
; SW[6]      ; HEX3[3]     ; 15.870 ; 15.954 ; 16.384 ; 16.477 ;
; SW[6]      ; HEX3[4]     ; 15.909 ; 15.991 ; 16.423 ; 16.514 ;
; SW[6]      ; HEX3[5]     ; 15.909 ; 15.991 ; 16.423 ; 16.514 ;
; SW[6]      ; HEX4[0]     ; 17.498 ; 17.254 ; 18.026 ; 17.782 ;
; SW[6]      ; HEX4[1]     ; 17.782 ; 17.707 ; 18.310 ; 18.235 ;
; SW[6]      ; HEX4[2]     ; 15.859 ; 15.853 ; 16.387 ; 16.381 ;
; SW[6]      ; HEX4[3]     ; 16.222 ; 16.127 ; 16.750 ; 16.655 ;
; SW[6]      ; HEX4[4]     ; 16.158 ; 15.957 ; 16.686 ; 16.485 ;
; SW[6]      ; HEX4[5]     ; 16.403 ; 16.187 ; 16.931 ; 16.715 ;
; SW[6]      ; HEX4[6]     ; 16.336 ; 16.394 ; 16.864 ; 16.922 ;
; SW[6]      ; HEX5[0]     ; 15.812 ; 15.957 ; 16.382 ; 16.527 ;
; SW[6]      ; HEX5[3]     ; 16.373 ; 16.479 ; 16.943 ; 17.049 ;
; SW[6]      ; HEX5[4]     ; 16.363 ; 16.469 ; 16.933 ; 17.039 ;
; SW[6]      ; HEX5[5]     ; 15.984 ; 16.123 ; 16.554 ; 16.693 ;
; SW[6]      ; LEDR[6]     ; 8.924  ;        ;        ; 9.477  ;
; SW[7]      ; HEX2[0]     ; 12.585 ; 12.380 ; 13.059 ; 12.877 ;
; SW[7]      ; HEX2[1]     ; 13.214 ; 12.902 ; 13.688 ; 13.398 ;
; SW[7]      ; HEX2[2]     ; 12.908 ; 12.600 ; 13.382 ; 13.099 ;
; SW[7]      ; HEX2[3]     ; 12.373 ; 12.340 ; 12.847 ; 12.836 ;
; SW[7]      ; HEX2[4]     ; 11.325 ; 11.246 ; 11.799 ; 11.745 ;
; SW[7]      ; HEX2[5]     ; 12.688 ; 12.409 ; 13.162 ; 12.906 ;
; SW[7]      ; HEX2[6]     ; 11.679 ; 11.819 ; 12.176 ; 12.293 ;
; SW[7]      ; HEX3[0]     ; 10.887 ; 10.915 ; 11.361 ; 11.426 ;
; SW[7]      ; HEX3[3]     ; 11.697 ; 11.715 ; 12.171 ; 12.226 ;
; SW[7]      ; HEX3[4]     ; 11.736 ; 11.752 ; 12.210 ; 12.263 ;
; SW[7]      ; HEX3[5]     ; 11.736 ; 11.752 ; 12.210 ; 12.263 ;
; SW[7]      ; HEX4[0]     ; 13.293 ; 13.011 ; 13.768 ; 13.503 ;
; SW[7]      ; HEX4[1]     ; 13.596 ; 13.532 ; 14.071 ; 14.021 ;
; SW[7]      ; HEX4[2]     ; 11.730 ; 11.620 ; 12.205 ; 12.108 ;
; SW[7]      ; HEX4[3]     ; 12.015 ; 11.885 ; 12.490 ; 12.374 ;
; SW[7]      ; HEX4[4]     ; 11.952 ; 11.818 ; 12.427 ; 12.310 ;
; SW[7]      ; HEX4[5]     ; 12.198 ; 12.050 ; 12.673 ; 12.538 ;
; SW[7]      ; HEX4[6]     ; 12.160 ; 12.301 ; 12.648 ; 12.776 ;
; SW[7]      ; HEX5[0]     ; 12.612 ; 12.752 ; 13.087 ; 13.255 ;
; SW[7]      ; HEX5[3]     ; 13.173 ; 13.274 ; 13.648 ; 13.777 ;
; SW[7]      ; HEX5[4]     ; 13.163 ; 13.264 ; 13.638 ; 13.767 ;
; SW[7]      ; HEX5[5]     ; 12.784 ; 12.918 ; 13.259 ; 13.421 ;
; SW[7]      ; LEDR[7]     ; 8.613  ;        ;        ; 9.177  ;
; SW[8]      ; LEDR[8]     ; 8.864  ;        ;        ; 9.441  ;
; SW[9]      ; LEDR[9]     ; 9.792  ;        ;        ; 10.424 ;
; SW[10]     ; LEDR[10]    ; 9.232  ;        ;        ; 9.828  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;        ;        ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.121  ;        ;        ; 9.647  ;
; SW[13]     ; LEDR[13]    ; 8.860  ;        ;        ; 9.444  ;
; SW[14]     ; LEDR[14]    ; 8.845  ;        ;        ; 9.425  ;
; SW[15]     ; LEDR[15]    ; 10.487 ;        ;        ; 11.138 ;
; SW[16]     ; LEDR[16]    ; 8.867  ;        ;        ; 9.451  ;
; SW[17]     ; LEDR[17]    ; 8.797  ;        ;        ; 9.364  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 4.383 ;       ;       ; 5.278 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;       ;       ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.267 ;       ;       ; 5.139 ;
; SW[3]      ; HEX2[0]     ; 6.559 ; 6.649 ; 7.419 ; 7.509 ;
; SW[3]      ; HEX2[1]     ; 6.797 ; 6.972 ; 7.657 ; 7.839 ;
; SW[3]      ; HEX2[2]     ; 6.688 ; 6.798 ; 7.548 ; 7.658 ;
; SW[3]      ; HEX2[3]     ; 6.490 ; 6.628 ; 7.350 ; 7.488 ;
; SW[3]      ; HEX2[4]     ; 5.992 ; 6.134 ; 6.852 ; 6.994 ;
; SW[3]      ; HEX2[5]     ; 6.568 ; 6.654 ; 7.428 ; 7.514 ;
; SW[3]      ; HEX2[6]     ; 6.298 ; 6.215 ; 7.158 ; 7.075 ;
; SW[3]      ; HEX3[0]     ; 5.843 ; 5.891 ; 6.703 ; 6.751 ;
; SW[3]      ; HEX3[3]     ; 6.279 ; 6.260 ; 7.139 ; 7.120 ;
; SW[3]      ; HEX3[4]     ; 6.322 ; 6.304 ; 7.182 ; 7.164 ;
; SW[3]      ; HEX3[5]     ; 6.322 ; 6.304 ; 7.182 ; 7.164 ;
; SW[3]      ; HEX4[0]     ; 6.667 ; 6.728 ; 7.536 ; 7.597 ;
; SW[3]      ; HEX4[1]     ; 6.891 ; 7.037 ; 7.760 ; 7.906 ;
; SW[3]      ; HEX4[2]     ; 6.025 ; 6.040 ; 6.894 ; 6.909 ;
; SW[3]      ; HEX4[3]     ; 6.164 ; 6.187 ; 7.033 ; 7.056 ;
; SW[3]      ; HEX4[4]     ; 6.101 ; 6.123 ; 6.970 ; 6.992 ;
; SW[3]      ; HEX4[5]     ; 6.216 ; 6.249 ; 7.085 ; 7.118 ;
; SW[3]      ; HEX4[6]     ; 6.312 ; 6.268 ; 7.181 ; 7.137 ;
; SW[3]      ; HEX5[0]     ; 6.555 ; 6.631 ; 7.424 ; 7.526 ;
; SW[3]      ; HEX5[3]     ; 6.866 ; 6.896 ; 7.735 ; 7.791 ;
; SW[3]      ; HEX5[4]     ; 6.856 ; 6.886 ; 7.725 ; 7.781 ;
; SW[3]      ; HEX5[5]     ; 6.660 ; 6.712 ; 7.529 ; 7.607 ;
; SW[3]      ; LEDR[3]     ; 4.219 ;       ;       ; 5.079 ;
; SW[4]      ; HEX2[0]     ; 6.346 ; 6.449 ; 7.249 ; 7.352 ;
; SW[4]      ; HEX2[1]     ; 6.603 ; 6.705 ; 7.506 ; 7.608 ;
; SW[4]      ; HEX2[2]     ; 6.559 ; 6.559 ; 7.425 ; 7.462 ;
; SW[4]      ; HEX2[3]     ; 6.298 ; 6.428 ; 7.201 ; 7.331 ;
; SW[4]      ; HEX2[4]     ; 5.776 ; 5.907 ; 6.679 ; 6.773 ;
; SW[4]      ; HEX2[5]     ; 6.370 ; 6.540 ; 7.273 ; 7.406 ;
; SW[4]      ; HEX2[6]     ; 6.090 ; 6.115 ; 6.993 ; 6.981 ;
; SW[4]      ; HEX3[0]     ; 5.888 ; 5.963 ; 6.759 ; 6.853 ;
; SW[4]      ; HEX3[3]     ; 6.324 ; 6.332 ; 7.195 ; 7.222 ;
; SW[4]      ; HEX3[4]     ; 6.367 ; 6.376 ; 7.238 ; 7.266 ;
; SW[4]      ; HEX3[5]     ; 6.367 ; 6.376 ; 7.238 ; 7.266 ;
; SW[4]      ; HEX4[0]     ; 6.694 ; 6.769 ; 7.572 ; 7.647 ;
; SW[4]      ; HEX4[1]     ; 6.911 ; 7.172 ; 7.789 ; 8.066 ;
; SW[4]      ; HEX4[2]     ; 6.067 ; 6.063 ; 6.945 ; 6.941 ;
; SW[4]      ; HEX4[3]     ; 6.179 ; 6.223 ; 7.057 ; 7.101 ;
; SW[4]      ; HEX4[4]     ; 6.126 ; 6.258 ; 7.004 ; 7.152 ;
; SW[4]      ; HEX4[5]     ; 6.252 ; 6.272 ; 7.130 ; 7.150 ;
; SW[4]      ; HEX4[6]     ; 6.344 ; 6.284 ; 7.222 ; 7.162 ;
; SW[4]      ; HEX5[0]     ; 6.604 ; 6.700 ; 7.482 ; 7.571 ;
; SW[4]      ; HEX5[3]     ; 6.915 ; 6.965 ; 7.793 ; 7.836 ;
; SW[4]      ; HEX5[4]     ; 6.905 ; 6.955 ; 7.783 ; 7.826 ;
; SW[4]      ; HEX5[5]     ; 6.709 ; 6.781 ; 7.587 ; 7.652 ;
; SW[4]      ; LEDR[4]     ; 4.210 ;       ;       ; 5.085 ;
; SW[5]      ; HEX2[0]     ; 6.397 ; 6.500 ; 7.248 ; 7.351 ;
; SW[5]      ; HEX2[1]     ; 6.654 ; 6.756 ; 7.505 ; 7.607 ;
; SW[5]      ; HEX2[2]     ; 6.589 ; 6.610 ; 7.440 ; 7.461 ;
; SW[5]      ; HEX2[3]     ; 6.349 ; 6.479 ; 7.200 ; 7.330 ;
; SW[5]      ; HEX2[4]     ; 5.827 ; 5.937 ; 6.678 ; 6.788 ;
; SW[5]      ; HEX2[5]     ; 6.421 ; 6.570 ; 7.272 ; 7.421 ;
; SW[5]      ; HEX2[6]     ; 6.141 ; 6.145 ; 6.992 ; 6.996 ;
; SW[5]      ; HEX3[0]     ; 6.014 ; 6.085 ; 6.888 ; 6.959 ;
; SW[5]      ; HEX3[3]     ; 6.450 ; 6.454 ; 7.324 ; 7.328 ;
; SW[5]      ; HEX3[4]     ; 6.493 ; 6.498 ; 7.367 ; 7.372 ;
; SW[5]      ; HEX3[5]     ; 6.493 ; 6.498 ; 7.367 ; 7.372 ;
; SW[5]      ; HEX4[0]     ; 6.693 ; 6.754 ; 7.628 ; 7.689 ;
; SW[5]      ; HEX4[1]     ; 6.917 ; 7.063 ; 7.852 ; 7.998 ;
; SW[5]      ; HEX4[2]     ; 6.051 ; 6.066 ; 6.986 ; 7.001 ;
; SW[5]      ; HEX4[3]     ; 6.190 ; 6.213 ; 7.125 ; 7.148 ;
; SW[5]      ; HEX4[4]     ; 6.127 ; 6.149 ; 7.062 ; 7.084 ;
; SW[5]      ; HEX4[5]     ; 6.242 ; 6.275 ; 7.177 ; 7.210 ;
; SW[5]      ; HEX4[6]     ; 6.338 ; 6.294 ; 7.273 ; 7.229 ;
; SW[5]      ; HEX5[0]     ; 6.581 ; 6.641 ; 7.516 ; 7.596 ;
; SW[5]      ; HEX5[3]     ; 6.892 ; 6.906 ; 7.827 ; 7.861 ;
; SW[5]      ; HEX5[4]     ; 6.882 ; 6.896 ; 7.817 ; 7.851 ;
; SW[5]      ; HEX5[5]     ; 6.686 ; 6.722 ; 7.621 ; 7.677 ;
; SW[5]      ; LEDR[5]     ; 4.305 ;       ;       ; 5.209 ;
; SW[6]      ; HEX2[0]     ; 6.776 ; 6.879 ; 7.652 ; 7.755 ;
; SW[6]      ; HEX2[1]     ; 7.033 ; 7.135 ; 7.909 ; 8.011 ;
; SW[6]      ; HEX2[2]     ; 7.011 ; 6.989 ; 7.906 ; 7.865 ;
; SW[6]      ; HEX2[3]     ; 6.728 ; 6.858 ; 7.604 ; 7.734 ;
; SW[6]      ; HEX2[4]     ; 6.206 ; 6.359 ; 7.082 ; 7.254 ;
; SW[6]      ; HEX2[5]     ; 6.800 ; 6.992 ; 7.676 ; 7.887 ;
; SW[6]      ; HEX2[6]     ; 6.520 ; 6.567 ; 7.396 ; 7.462 ;
; SW[6]      ; HEX3[0]     ; 6.372 ; 6.452 ; 7.277 ; 7.363 ;
; SW[6]      ; HEX3[3]     ; 6.808 ; 6.821 ; 7.713 ; 7.732 ;
; SW[6]      ; HEX3[4]     ; 6.851 ; 6.865 ; 7.756 ; 7.776 ;
; SW[6]      ; HEX3[5]     ; 6.851 ; 6.865 ; 7.756 ; 7.776 ;
; SW[6]      ; HEX4[0]     ; 6.793 ; 6.868 ; 7.673 ; 7.731 ;
; SW[6]      ; HEX4[1]     ; 7.009 ; 7.171 ; 7.889 ; 8.039 ;
; SW[6]      ; HEX4[2]     ; 6.168 ; 6.163 ; 7.028 ; 7.039 ;
; SW[6]      ; HEX4[3]     ; 6.279 ; 6.324 ; 7.159 ; 7.185 ;
; SW[6]      ; HEX4[4]     ; 6.217 ; 6.265 ; 7.097 ; 7.125 ;
; SW[6]      ; HEX4[5]     ; 6.338 ; 6.387 ; 7.218 ; 7.247 ;
; SW[6]      ; HEX4[6]     ; 6.444 ; 6.412 ; 7.312 ; 7.272 ;
; SW[6]      ; HEX5[0]     ; 6.699 ; 6.773 ; 7.559 ; 7.633 ;
; SW[6]      ; HEX5[3]     ; 7.010 ; 7.038 ; 7.870 ; 7.898 ;
; SW[6]      ; HEX5[4]     ; 7.000 ; 7.028 ; 7.860 ; 7.888 ;
; SW[6]      ; HEX5[5]     ; 6.804 ; 6.854 ; 7.664 ; 7.714 ;
; SW[6]      ; LEDR[6]     ; 4.498 ;       ;       ; 5.422 ;
; SW[7]      ; HEX2[0]     ; 5.754 ; 5.857 ; 6.621 ; 6.720 ;
; SW[7]      ; HEX2[1]     ; 6.011 ; 6.113 ; 6.878 ; 6.976 ;
; SW[7]      ; HEX2[2]     ; 5.915 ; 5.967 ; 6.746 ; 6.834 ;
; SW[7]      ; HEX2[3]     ; 5.706 ; 5.836 ; 6.573 ; 6.699 ;
; SW[7]      ; HEX2[4]     ; 5.184 ; 5.263 ; 6.051 ; 6.094 ;
; SW[7]      ; HEX2[5]     ; 5.778 ; 5.896 ; 6.645 ; 6.727 ;
; SW[7]      ; HEX2[6]     ; 5.498 ; 5.471 ; 6.365 ; 6.302 ;
; SW[7]      ; HEX3[0]     ; 5.161 ; 5.170 ; 6.018 ; 6.028 ;
; SW[7]      ; HEX3[3]     ; 5.597 ; 5.539 ; 6.454 ; 6.397 ;
; SW[7]      ; HEX3[4]     ; 5.640 ; 5.583 ; 6.497 ; 6.441 ;
; SW[7]      ; HEX3[5]     ; 5.640 ; 5.583 ; 6.497 ; 6.441 ;
; SW[7]      ; HEX4[0]     ; 5.143 ; 5.204 ; 5.947 ; 6.008 ;
; SW[7]      ; HEX4[1]     ; 5.367 ; 5.513 ; 6.171 ; 6.317 ;
; SW[7]      ; HEX4[2]     ; 4.501 ; 4.516 ; 5.305 ; 5.320 ;
; SW[7]      ; HEX4[3]     ; 4.640 ; 4.663 ; 5.444 ; 5.467 ;
; SW[7]      ; HEX4[4]     ; 4.577 ; 4.599 ; 5.381 ; 5.403 ;
; SW[7]      ; HEX4[5]     ; 4.692 ; 4.725 ; 5.496 ; 5.529 ;
; SW[7]      ; HEX4[6]     ; 4.788 ; 4.744 ; 5.592 ; 5.548 ;
; SW[7]      ; HEX5[0]     ; 5.031 ; 5.001 ; 5.835 ; 5.798 ;
; SW[7]      ; HEX5[3]     ; 5.342 ; 5.266 ; 6.146 ; 6.063 ;
; SW[7]      ; HEX5[4]     ; 5.332 ; 5.256 ; 6.136 ; 6.053 ;
; SW[7]      ; HEX5[5]     ; 5.136 ; 5.082 ; 5.940 ; 5.879 ;
; SW[7]      ; LEDR[7]     ; 4.343 ;       ;       ; 5.249 ;
; SW[8]      ; LEDR[8]     ; 4.441 ;       ;       ; 5.364 ;
; SW[9]      ; LEDR[9]     ; 5.155 ;       ;       ; 6.097 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;       ;       ; 5.575 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;       ;       ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.549 ;       ;       ; 5.480 ;
; SW[13]     ; LEDR[13]    ; 4.439 ;       ;       ; 5.371 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;       ;       ; 5.357 ;
; SW[15]     ; LEDR[15]    ; 5.477 ;       ;       ; 6.474 ;
; SW[16]     ; LEDR[16]    ; 4.429 ;       ;       ; 5.359 ;
; SW[17]     ; LEDR[17]    ; 4.395 ;       ;       ; 5.316 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                 ; CLOCK2_50                                 ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                 ; D5M_PIXLCLK                               ; 0        ; 0        ; 2        ; 0        ;
; D5M_PIXLCLK                               ; D5M_PIXLCLK                               ; 2244     ; 518      ; 27       ; 660      ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; D5M_PIXLCLK                               ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1408     ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0        ; 18       ; 0        ; 0        ;
; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 22854    ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0        ; 0        ; 3074     ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 1534     ; 72       ; 24       ; 453508   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                 ; CLOCK2_50                                 ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                 ; D5M_PIXLCLK                               ; 0        ; 0        ; 2        ; 0        ;
; D5M_PIXLCLK                               ; D5M_PIXLCLK                               ; 2244     ; 518      ; 27       ; 660      ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; D5M_PIXLCLK                               ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1408     ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0        ; 18       ; 0        ; 0        ;
; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 22854    ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0        ; 0        ; 3074     ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 1534     ; 72       ; 24       ; 453508   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                       ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                        ; CLOCK2_50                                 ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; D5M_PIXLCLK                               ; 157      ; 0        ; 41       ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 144      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 108      ; 0        ; 1025     ; 0        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                        ; CLOCK2_50                                 ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; D5M_PIXLCLK                               ; 157      ; 0        ; 41       ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 144      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 108      ; 0        ; 1025     ; 0        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 79    ; 79   ;
; Unconstrained Input Port Paths  ; 1088  ; 1088 ;
; Unconstrained Output Ports      ; 186   ; 186  ;
; Unconstrained Output Port Paths ; 3505  ; 3505 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Jun 05 22:12:38 2024
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[0]} {u6|sdram_pll_altpll_component|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[1]} {u6|sdram_pll_altpll_component|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[2]} {u6|sdram_pll_altpll_component|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[3]} {u6|sdram_pll_altpll_component|pll1|clk[3]}
    Info (332110): create_generated_clock -source {my_qsys|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {my_qsys|altpll_0|sd1|pll7|clk[0]} {my_qsys|altpll_0|sd1|pll7|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.186               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.354               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    14.582               0.000 CLOCK2_50 
    Info (332119):    15.190               0.000 D5M_PIXLCLK 
    Info (332119):    16.403               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.196               0.000 D5M_PIXLCLK 
    Info (332119):     0.360               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.385               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.402               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 3.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.146               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    13.137               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    13.720               0.000 CLOCK2_50 
    Info (332119):    13.842               0.000 D5M_PIXLCLK 
    Info (332119):    34.999               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 2.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.067               0.000 CLOCK2_50 
    Info (332119):     2.322               0.000 D5M_PIXLCLK 
    Info (332119):     4.306               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     5.022               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     5.045               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.640               0.000 CLOCK2_50 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.695               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.707               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):   499.528               0.000 D5M_PIXLCLK 
    Info (332119):  9995.790               0.000 clk_vga 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.705 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.109               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    10.198               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    15.111               0.000 CLOCK2_50 
    Info (332119):    15.622               0.000 D5M_PIXLCLK 
    Info (332119):    16.759               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 D5M_PIXLCLK 
    Info (332119):     0.339               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.340               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.354               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 3.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.929               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    13.884               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    14.322               0.000 CLOCK2_50 
    Info (332119):    14.404               0.000 D5M_PIXLCLK 
    Info (332119):    35.536               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.858               0.000 CLOCK2_50 
    Info (332119):     1.967               0.000 D5M_PIXLCLK 
    Info (332119):     3.914               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     4.413               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     4.434               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.682               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.594               0.000 CLOCK2_50 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.681               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.709               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):   499.600               0.000 D5M_PIXLCLK 
    Info (332119):  9995.790               0.000 clk_vga 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.123 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.256               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    14.240               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    17.274               0.000 CLOCK2_50 
    Info (332119):    17.871               0.000 D5M_PIXLCLK 
    Info (332119):    17.997               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.079               0.000 D5M_PIXLCLK 
    Info (332119):     0.143               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.174               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.181               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 6.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.290               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    16.289               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    16.503               0.000 D5M_PIXLCLK 
    Info (332119):    16.742               0.000 CLOCK2_50 
    Info (332119):    37.277               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.975               0.000 CLOCK2_50 
    Info (332119):     1.098               0.000 D5M_PIXLCLK 
    Info (332119):     2.236               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     2.695               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     2.702               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.759               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.271               0.000 CLOCK2_50 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.761               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.780               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):   499.090               0.000 D5M_PIXLCLK 
    Info (332119):  9996.000               0.000 clk_vga 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.432 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5039 megabytes
    Info: Processing ended: Wed Jun 05 22:13:01 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:14


