// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "mt7621_xiaomi_nand_128m.dtsi"

&pcie {
	status = "okay";
};

&pcie0 {
	wifi@0,0 {
		compatible = "mediatek,mt76";
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&factory 0x8000>;
		ieee80211-freq-limit = <5000000 6000000>;
	};
};

&pcie1 {
	wifi@0,0 {
		compatible = "mediatek,mt76";
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&factory 0x0000>;
		ieee80211-freq-limit = <2400000 2500000>;
	};
};

&ethernet {
	pinctrl-names = "default";
	pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
};

&gmac0 {
	mtd-mac-address = <&factory 0xe000>;
};

&gmac1 {
	status = "okay";
	phy-mode = "rgmii";
	mtd-mac-address = <&factory 0xe006>;

	fixed-link {
		speed = <1000>;
		full-duplex;
		pause;
	};
};

&switch0 {
	ports {
		port@0 {
			status = "okay";
			label = "wan";
			default-cpu = <&dsa_cpu1>;
		};

		port@2 {
			status = "okay";
			label = "lan1";
			default-cpu = <&dsa_cpu0>;
		};

		port@3 {
			status = "okay";
			label = "lan2";
			default-cpu = <&dsa_cpu0>;
		};

		port@4 {
			status = "okay";
			label = "lan3";
			default-cpu = <&dsa_cpu0>;
		};

		dsa_cpu1: port@5 {
			reg = <5>;
			label = "cpu";
			ethernet = <&gmac1>;
			phy-mode = "rgmii";

			fixed-link {
				speed = <1000>;
				full-duplex;
				pause;
			};
		};
	};
};

&state_default {
	gpio {
		groups = "uart2", "uart3", "wdt";
		function = "gpio";
	};
};
