

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 16:38:57 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_39 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                              |     -|  0.00|      103|  1.030e+03|         -|      104|     -|        no|  4 (~0%)|  348 (13%)|  14580 (2%)|  35904 (13%)|    -|
    | + test_Pipeline_ARRAY_1_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_120_17  |     -|  1.88|       10|    100.000|         -|       10|     -|        no|        -|    4 (~0%)|    76 (~0%)|    305 (~0%)|    -|
    |  o VITIS_LOOP_120_17               |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_151_23  |     -|  0.30|        4|     40.000|         -|        4|     -|        no|        -|    60 (2%)|   410 (~0%)|    2900 (1%)|    -|
    |  o VITIS_LOOP_151_23               |     -|  7.30|        2|     20.000|         2|        1|     2|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_173_27  |     -|  0.43|        4|     40.000|         -|        4|     -|        no|        -|   16 (~0%)|    75 (~0%)|    821 (~0%)|    -|
    |  o VITIS_LOOP_173_27               |     -|  7.30|        2|     20.000|         1|        1|     2|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE        |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                     |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d5.cpp:18:3   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d5.cpp:25:3   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d5.cpp:219:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:18:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Inferred     | 16     | ARRAY_1_READ | d5.cpp:18:3   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:25:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Inferred     | 16     | ARRAY_2_READ | d5.cpp:25:3   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:219:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d5.cpp:219:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                             | 348 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U170        | 4   |        | mul_ln50     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170        | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171        | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172        | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173        | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174        | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171        | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|   grp_fu_728_p2                    | -   |        | add_ln50_3   | add | fabric | 0       |
|   add_ln50_5_fu_2383_p2            | -   |        | add_ln50_5   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U175        | 4   |        | mul_ln90     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176        | 4   |        | mul_ln90_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177        | 4   |        | mul_ln90_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178        | 4   |        | mul_ln90_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179        | 4   |        | mul_ln90_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172        | 4   |        | mul_ln90_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180        | 4   |        | mul_ln90_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173        | 4   |        | mul_ln90_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170        | 4   |        | mul_ln50_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171        | 4   |        | mul_ln50_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172        | 4   |        | mul_ln50_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181        | 4   |        | mul_ln90_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182        | 4   |        | mul_ln90_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183        | 4   |        | mul_ln90_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184        | 4   |        | mul_ln90_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185        | 4   |        | mul_ln90_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174        | 4   |        | mul_ln90_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175        | 4   |        | mul_ln90_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176        | 4   |        | mul_ln90_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177        | 4   |        | mul_ln90_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186        | 4   |        | mul_ln90_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187        | 4   |        | mul_ln90_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188        | 4   |        | mul_ln90_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189        | 4   |        | mul_ln90_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190        | 4   |        | mul_ln90_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173        | 4   |        | mul_ln50_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174        | 4   |        | mul_ln50_11  | mul | auto   | 0       |
|   add_ln50_6_fu_1167_p2            | -   |        | add_ln50_6   | add | fabric | 0       |
|   add_ln50_7_fu_1173_p2            | -   |        | add_ln50_7   | add | fabric | 0       |
|   add_ln50_8_fu_1187_p2            | -   |        | add_ln50_8   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U178        | 4   |        | mul_ln90_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175        | 4   |        | mul_ln90_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176        | 4   |        | mul_ln90_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179        | 4   |        | mul_ln90_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180        | 4   |        | mul_ln90_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177        | 4   |        | mul_ln90_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178        | 4   |        | mul_ln90_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191        | 4   |        | mul_ln90_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192        | 4   |        | mul_ln90_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181        | 4   |        | mul_ln90_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179        | 4   |        | mul_ln50_12  | mul | auto   | 0       |
|   add_ln50_9_fu_1545_p2            | -   |        | add_ln50_9   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U180        | 4   |        | mul_ln50_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181        | 4   |        | mul_ln50_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182        | 4   |        | mul_ln50_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183        | 4   |        | mul_ln50_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184        | 4   |        | mul_ln50_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182        | 4   |        | mul_ln90_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183        | 4   |        | mul_ln90_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184        | 4   |        | mul_ln90_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185        | 4   |        | mul_ln90_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185        | 4   |        | mul_ln90_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186        | 4   |        | mul_ln90_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186        | 4   |        | mul_ln90_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187        | 4   |        | mul_ln90_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187        | 4   |        | mul_ln90_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188        | 4   |        | mul_ln90_41  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188        | 4   |        | mul_ln90_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189        | 4   |        | mul_ln90_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189        | 4   |        | mul_ln90_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190        | 4   |        | mul_ln90_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191        | 4   |        | mul_ln90_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192        | 4   |        | mul_ln90_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193        | 4   |        | mul_ln90_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194        | 4   |        | mul_ln90_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195        | 4   |        | mul_ln90_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196        | 4   |        | mul_ln90_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190        | 4   |        | mul_ln90_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197        | 4   |        | mul_ln50_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198        | 4   |        | mul_ln50_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199        | 4   |        | mul_ln50_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200        | 4   |        | mul_ln50_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201        | 4   |        | mul_ln50_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202        | 4   |        | mul_ln50_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203        | 4   |        | mul_ln50_24  | mul | auto   | 0       |
|   add_ln50_14_fu_1225_p2           | -   |        | add_ln50_14  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U191        | 4   |        | mul_ln90_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192        | 4   |        | mul_ln90_54  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193        | 4   |        | mul_ln90_55  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194        | 4   |        | mul_ln90_56  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204        | 4   |        | mul_ln90_57  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195        | 4   |        | mul_ln90_58  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196        | 4   |        | mul_ln90_59  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205        | 4   |        | mul_ln90_60  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197        | 4   |        | mul_ln90_61  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206        | 4   |        | mul_ln90_62  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207        | 4   |        | mul_ln90_63  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198        | 4   |        | mul_ln90_64  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208        | 4   |        | mul_ln90_65  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln90_66  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199        | 4   |        | mul_ln90_67  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln90_68  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln90_69  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212        | 4   |        | mul_ln90_70  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213        | 4   |        | mul_ln90_71  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214        | 4   |        | mul_ln90_72  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215        | 4   |        | mul_ln90_73  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216        | 4   |        | mul_ln90_74  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217        | 4   |        | mul_ln90_75  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200        | 4   |        | mul_ln90_76  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218        | 4   |        | mul_ln90_77  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219        | 4   |        | mul_ln90_78  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193        | 4   |        | mul_ln90_79  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220        | 4   |        | mul_ln90_80  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170        | 4   |        | mul_ln90_81  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194        | 4   |        | mul_ln90_82  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201        | 4   |        | mul_ln90_83  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195        | 4   |        | mul_ln90_84  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221        | 4   |        | mul_ln90_85  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202        | 4   |        | mul_ln90_86  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222        | 4   |        | mul_ln90_87  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223        | 4   |        | mul_ln90_88  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203        | 4   |        | mul_ln90_89  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224        | 4   |        | mul_ln50_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225        | 4   |        | mul_ln50_26  | mul | auto   | 0       |
|   add_ln50_17_fu_1243_p2           | -   |        | add_ln50_17  | add | fabric | 0       |
|   add_ln50_20_fu_1269_p2           | -   |        | add_ln50_20  | add | fabric | 0       |
|   tmp_fu_1560_p2                   | -   |        | tmp          | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U236        | 4   |        | tmp2         | mul | auto   | 0       |
|   add_ln113_fu_1275_p2             | -   |        | add_ln113    | add | fabric | 0       |
|   add_ln113_1_fu_1281_p2           | -   |        | add_ln113_1  | add | fabric | 0       |
|   add_ln113_4_fu_1293_p2           | -   |        | add_ln113_4  | add | fabric | 0       |
|   arr_37_fu_1580_p2                | -   |        | arr_37       | add | fabric | 0       |
|   add_ln90_fu_1305_p2              | -   |        | add_ln90     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U232        | 4   |        | mul_ln90_90  | mul | auto   | 0       |
|   add_ln143_5_fu_1624_p2           | -   |        | add_ln143_5  | add | fabric | 0       |
|   add_ln90_1_fu_1311_p2            | -   |        | add_ln90_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U233        | 4   |        | mul_ln90_91  | mul | auto   | 0       |
|   add_ln143_14_fu_1681_p2          | -   |        | add_ln143_14 | add | fabric | 0       |
|   add_ln143_17_fu_1317_p2          | -   |        | add_ln143_17 | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U226        | 4   |        | mul_ln143    | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U227        | 4   |        | mul_ln143_1  | mul | auto   | 0       |
|   add_ln90_2_fu_1328_p2            | -   |        | add_ln90_2   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U234        | 4   |        | mul_ln90_92  | mul | auto   | 0       |
|   add_ln143_25_fu_1737_p2          | -   |        | add_ln143_25 | add | fabric | 0       |
|   add_ln143_28_fu_1753_p2          | -   |        | add_ln143_28 | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U228        | 4   |        | mul_ln143_2  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U229        | 4   |        | mul_ln143_3  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U230        | 4   |        | mul_ln143_4  | mul | auto   | 0       |
|   add_ln90_3_fu_1334_p2            | -   |        | add_ln90_3   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U232        | 4   |        | mul_ln90_93  | mul | auto   | 0       |
|   add_ln143_37_fu_1806_p2          | -   |        | add_ln143_37 | add | fabric | 0       |
|   add_ln143_39_fu_1345_p2          | -   |        | add_ln143_39 | add | fabric | 0       |
|   add_ln143_40_fu_1351_p2          | -   |        | add_ln143_40 | add | fabric | 0       |
|   add_ln143_44_fu_1369_p2          | -   |        | add_ln143_44 | add | fabric | 0       |
|   add_ln143_45_fu_1375_p2          | -   |        | add_ln143_45 | add | fabric | 0       |
|   add_ln90_4_fu_1381_p2            | -   |        | add_ln90_4   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U233        | 4   |        | mul_ln90_94  | mul | auto   | 0       |
|   add_ln143_57_fu_1392_p2          | -   |        | add_ln143_57 | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U226        | 4   |        | mul_ln143_5  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U231        | 4   |        | mul_ln143_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196        | 4   |        | mul_ln90_95  | mul | auto   | 0       |
|   add_ln90_5_fu_2401_p2            | -   |        | add_ln90_5   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U232        | 4   |        | mul_ln90_96  | mul | auto   | 0       |
|   add_ln90_6_fu_1922_p2            | -   |        | add_ln90_6   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U235        | 4   |        | mul_ln90_97  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U226        | 4   |        | mul_ln143_7  | mul | auto   | 0       |
|   add_ln143_70_fu_2412_p2          | -   |        | add_ln143_70 | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U227        | 4   |        | mul_ln143_8  | mul | auto   | 0       |
|   add_ln143_73_fu_2430_p2          | -   |        | add_ln143_73 | add | fabric | 0       |
|   add_ln143_76_fu_2943_p2          | -   |        | add_ln143_76 | add | fabric | 0       |
|   add_ln143_77_fu_2456_p2          | -   |        | add_ln143_77 | add | fabric | 0       |
|   add_ln143_85_fu_1965_p2          | -   |        | add_ln143_85 | add | fabric | 0       |
|   add_ln143_87_fu_1971_p2          | -   |        | add_ln143_87 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U170        | 4   |        | mul_ln184    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171        | 4   |        | mul_ln184_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172        | 4   |        | mul_ln184_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173        | 4   |        | mul_ln184_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174        | 4   |        | mul_ln184_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175        | 4   |        | mul_ln184_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176        | 4   |        | mul_ln184_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177        | 4   |        | mul_ln184_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178        | 4   |        | mul_ln184_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179        | 4   |        | mul_ln185    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180        | 4   |        | mul_ln185_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181        | 4   |        | mul_ln185_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182        | 4   |        | mul_ln185_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183        | 4   |        | mul_ln185_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184        | 4   |        | mul_ln185_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185        | 4   |        | mul_ln185_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186        | 4   |        | mul_ln185_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187        | 4   |        | mul_ln185_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188        | 4   |        | mul_ln186    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189        | 4   |        | mul_ln186_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190        | 4   |        | mul_ln186_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191        | 4   |        | mul_ln186_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192        | 4   |        | mul_ln186_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193        | 4   |        | mul_ln186_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194        | 4   |        | mul_ln186_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195        | 4   |        | mul_ln186_7  | mul | auto   | 0       |
|   add_ln186_fu_3350_p2             | -   |        | add_ln186    | add | fabric | 0       |
|   add_ln186_1_fu_3356_p2           | -   |        | add_ln186_1  | add | fabric | 0       |
|   add_ln186_2_fu_3370_p2           | -   |        | add_ln186_2  | add | fabric | 0       |
|   add_ln186_3_fu_3376_p2           | -   |        | add_ln186_3  | add | fabric | 0       |
|   add_ln186_4_fu_3382_p2           | -   |        | add_ln186_4  | add | fabric | 0       |
|   add_ln186_5_fu_3396_p2           | -   |        | add_ln186_5  | add | fabric | 0       |
|   add_ln186_8_fu_3402_p2           | -   |        | add_ln186_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U196        | 4   |        | mul_ln187    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197        | 4   |        | mul_ln187_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198        | 4   |        | mul_ln187_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199        | 4   |        | mul_ln187_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200        | 4   |        | mul_ln187_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201        | 4   |        | mul_ln187_5  | mul | auto   | 0       |
|   add_ln187_5_fu_3450_p2           | -   |        | add_ln187_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U170        | 4   |        | mul_ln188    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202        | 4   |        | mul_ln188_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203        | 4   |        | mul_ln188_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204        | 4   |        | mul_ln188_3  | mul | auto   | 0       |
|   add_ln188_fu_3462_p2             | -   |        | add_ln188    | add | fabric | 0       |
|   add_ln188_1_fu_3467_p2           | -   |        | add_ln188_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U171        | 4   |        | mul_ln189    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172        | 4   |        | mul_ln189_1  | mul | auto   | 0       |
|   add_ln189_fu_3076_p2             | -   |        | add_ln189    | add | fabric | 0       |
|   arr_34_fu_3501_p2                | -   |        | arr_34       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U173        | 4   |        | mul_ln190    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174        | 4   |        | mul_ln190_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175        | 4   |        | mul_ln190_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176        | 4   |        | mul_ln190_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177        | 4   |        | mul_ln190_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178        | 4   |        | mul_ln190_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179        | 4   |        | mul_ln190_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180        | 4   |        | mul_ln190_7  | mul | auto   | 0       |
|   grp_fu_734_p2                    | -   |        | add_ln190    | add | fabric | 0       |
|   grp_fu_752_p2                    | -   |        | add_ln190_1  | add | fabric | 0       |
|   add_ln190_2_fu_3094_p2           | -   |        | add_ln190_2  | add | fabric | 0       |
|   grp_fu_758_p2                    | -   |        | add_ln190_3  | add | fabric | 0       |
|   add_ln190_4_fu_3100_p2           | -   |        | add_ln190_4  | add | fabric | 0       |
|   add_ln190_5_fu_3114_p2           | -   |        | add_ln190_5  | add | fabric | 0       |
|   add_ln190_7_fu_3120_p2           | -   |        | add_ln190_7  | add | fabric | 0       |
|   add_ln190_8_fu_3126_p2           | -   |        | add_ln190_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U197        | 4   |        | mul_ln191    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204        | 4   |        | mul_ln191_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205        | 4   |        | mul_ln191_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198        | 4   |        | mul_ln191_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206        | 4   |        | mul_ln191_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199        | 4   |        | mul_ln191_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200        | 4   |        | mul_ln191_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201        | 4   |        | mul_ln191_7  | mul | auto   | 0       |
|   add_ln191_fu_2512_p2             | -   |        | add_ln191    | add | fabric | 0       |
|   grp_fu_746_p2                    | -   |        | add_ln191_1  | add | fabric | 0       |
|   add_ln191_2_fu_2526_p2           | -   |        | add_ln191_2  | add | fabric | 0       |
|   add_ln191_3_fu_2532_p2           | -   |        | add_ln191_3  | add | fabric | 0       |
|   add_ln191_4_fu_2538_p2           | -   |        | add_ln191_4  | add | fabric | 0       |
|   add_ln191_5_fu_2552_p2           | -   |        | add_ln191_5  | add | fabric | 0       |
|   add_ln191_6_fu_2558_p2           | -   |        | add_ln191_6  | add | fabric | 0       |
|   add_ln191_7_fu_2564_p2           | -   |        | add_ln191_7  | add | fabric | 0       |
|   add_ln191_9_fu_2570_p2           | -   |        | add_ln191_9  | add | fabric | 0       |
|   add_ln191_10_fu_2576_p2          | -   |        | add_ln191_10 | add | fabric | 0       |
|   add_ln191_12_fu_1982_p2          | -   |        | add_ln191_12 | add | fabric | 0       |
|   add_ln191_13_fu_1988_p2          | -   |        | add_ln191_13 | add | fabric | 0       |
|   add_ln191_14_fu_2002_p2          | -   |        | add_ln191_14 | add | fabric | 0       |
|   add_ln191_16_fu_2008_p2          | -   |        | add_ln191_16 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U205        | 4   |        | mul_ln192    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206        | 4   |        | mul_ln192_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207        | 4   |        | mul_ln192_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181        | 4   |        | mul_ln192_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182        | 4   |        | mul_ln192_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183        | 4   |        | mul_ln192_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184        | 4   |        | mul_ln192_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171        | 4   |        | mul_ln193    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185        | 4   |        | mul_ln193_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172        | 4   |        | mul_ln193_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186        | 4   |        | mul_ln193_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187        | 4   |        | mul_ln193_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188        | 4   |        | mul_ln193_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202        | 4   |        | mul_ln194    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207        | 4   |        | mul_ln194_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203        | 4   |        | mul_ln194_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204        | 4   |        | mul_ln194_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205        | 4   |        | mul_ln194_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208        | 4   |        | mul_ln195    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206        | 4   |        | mul_ln195_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207        | 4   |        | mul_ln195_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208        | 4   |        | mul_ln195_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln196    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln196_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln196_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212        | 4   |        | mul_ln197    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213        | 4   |        | mul_ln197_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173        | 4   |        | mul_ln198    | mul | auto   | 0       |
|   add_ln90_7_fu_2612_p2            | -   |        | add_ln90_7   | add | fabric | 0       |
|   grp_fu_740_p2                    | -   |        | add_ln90_8   | add | fabric | 0       |
|   grp_fu_734_p2                    | -   |        | add_ln90_10  | add | fabric | 0       |
|   add_ln90_11_fu_2014_p2           | -   |        | add_ln90_11  | add | fabric | 0       |
|   add_ln90_12_fu_2028_p2           | -   |        | add_ln90_12  | add | fabric | 0       |
|   add_ln90_14_fu_2034_p2           | -   |        | add_ln90_14  | add | fabric | 0       |
|   add_ln90_16_fu_2979_p2           | -   |        | add_ln90_16  | add | fabric | 0       |
|   add_ln90_18_fu_2643_p2           | -   |        | add_ln90_18  | add | fabric | 0       |
|   add_ln90_19_fu_2648_p2           | -   |        | add_ln90_19  | add | fabric | 0       |
|   add_ln90_20_fu_2662_p2           | -   |        | add_ln90_20  | add | fabric | 0       |
|   add_ln90_22_fu_2668_p2           | -   |        | add_ln90_22  | add | fabric | 0       |
|   add_ln198_fu_2679_p2             | -   |        | add_ln198    | add | fabric | 0       |
|   add_ln200_1_fu_3556_p2           | -   |        | add_ln200_1  | add | fabric | 0       |
|   add_ln200_2_fu_3567_p2           | -   |        | add_ln200_2  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U189        | 4   |        | mul_ln200    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190        | 4   |        | mul_ln200_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191        | 4   |        | mul_ln200_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192        | 4   |        | mul_ln200_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193        | 4   |        | mul_ln200_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194        | 4   |        | mul_ln200_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195        | 4   |        | mul_ln200_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196        | 4   |        | mul_ln200_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197        | 4   |        | mul_ln200_8  | mul | auto   | 0       |
|   add_ln200_4_fu_3204_p2           | -   |        | add_ln200_4  | add | fabric | 0       |
|   add_ln200_5_fu_3214_p2           | -   |        | add_ln200_5  | add | fabric | 0       |
|   add_ln200_6_fu_3220_p2           | -   |        | add_ln200_6  | add | fabric | 0       |
|   add_ln200_7_fu_3230_p2           | -   |        | add_ln200_7  | add | fabric | 0       |
|   add_ln200_43_fu_3594_p2          | -   |        | add_ln200_43 | add | fabric | 0       |
|   add_ln200_8_fu_3598_p2           | -   |        | add_ln200_8  | add | fabric | 0       |
|   add_ln200_9_fu_3236_p2           | -   |        | add_ln200_9  | add | fabric | 0       |
|   add_ln200_10_fu_3246_p2          | -   |        | add_ln200_10 | add | fabric | 0       |
|   add_ln200_14_fu_3631_p2          | -   |        | add_ln200_14 | add | fabric | 0       |
|   add_ln200_35_fu_3645_p2          | -   |        | add_ln200_35 | add | fabric | 0       |
|   add_ln200_11_fu_3651_p2          | -   |        | add_ln200_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U208        | 4   |        | mul_ln200_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln200_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln200_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln200_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212        | 4   |        | mul_ln200_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213        | 4   |        | mul_ln200_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214        | 4   |        | mul_ln200_15 | mul | auto   | 0       |
|   add_ln200_15_fu_3741_p2          | -   |        | add_ln200_15 | add | fabric | 0       |
|   add_ln200_16_fu_3751_p2          | -   |        | add_ln200_16 | add | fabric | 0       |
|   add_ln200_17_fu_3761_p2          | -   |        | add_ln200_17 | add | fabric | 0       |
|   add_ln200_18_fu_3767_p2          | -   |        | add_ln200_18 | add | fabric | 0       |
|   add_ln200_20_fu_3777_p2          | -   |        | add_ln200_20 | add | fabric | 0       |
|   add_ln200_21_fu_3787_p2          | -   |        | add_ln200_21 | add | fabric | 0       |
|   add_ln200_22_fu_3797_p2          | -   |        | add_ln200_22 | add | fabric | 0       |
|   add_ln200_19_fu_4342_p2          | -   |        | add_ln200_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U215        | 4   |        | mul_ln200_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216        | 4   |        | mul_ln200_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217        | 4   |        | mul_ln200_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218        | 4   |        | mul_ln200_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219        | 4   |        | mul_ln200_20 | mul | auto   | 0       |
|   add_ln200_23_fu_3843_p2          | -   |        | add_ln200_23 | add | fabric | 0       |
|   add_ln200_24_fu_3853_p2          | -   |        | add_ln200_24 | add | fabric | 0       |
|   add_ln200_26_fu_3863_p2          | -   |        | add_ln200_26 | add | fabric | 0       |
|   add_ln200_27_fu_4381_p2          | -   |        | add_ln200_27 | add | fabric | 0       |
|   add_ln200_44_fu_4391_p2          | -   |        | add_ln200_44 | add | fabric | 0       |
|   add_ln200_28_fu_4396_p2          | -   |        | add_ln200_28 | add | fabric | 0       |
|   add_ln200_42_fu_4410_p2          | -   |        | add_ln200_42 | add | fabric | 0       |
|   add_ln200_25_fu_4415_p2          | -   |        | add_ln200_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U220        | 4   |        | mul_ln200_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221        | 4   |        | mul_ln200_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222        | 4   |        | mul_ln200_23 | mul | auto   | 0       |
|   add_ln200_30_fu_3889_p2          | -   |        | add_ln200_30 | add | fabric | 0       |
|   add_ln200_36_fu_4451_p2          | -   |        | add_ln200_36 | add | fabric | 0       |
|   add_ln200_37_fu_4461_p2          | -   |        | add_ln200_37 | add | fabric | 0       |
|   add_ln200_29_fu_4724_p2          | -   |        | add_ln200_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U223        | 4   |        | mul_ln200_24 | mul | auto   | 0       |
|   add_ln200_38_fu_4761_p2          | -   |        | add_ln200_38 | add | fabric | 0       |
|   add_ln200_31_fu_4771_p2          | -   |        | add_ln200_31 | add | fabric | 0       |
|   add_ln185_fu_3899_p2             | -   |        | add_ln185    | add | fabric | 0       |
|   add_ln185_1_fu_3905_p2           | -   |        | add_ln185_1  | add | fabric | 0       |
|   add_ln185_2_fu_3919_p2           | -   |        | add_ln185_2  | add | fabric | 0       |
|   grp_fu_758_p2                    | -   |        | add_ln185_3  | add | fabric | 0       |
|   add_ln185_6_fu_3945_p2           | -   |        | add_ln185_6  | add | fabric | 0       |
|   add_ln185_8_fu_3951_p2           | -   |        | add_ln185_8  | add | fabric | 0       |
|   add_ln185_9_fu_3957_p2           | -   |        | add_ln185_9  | add | fabric | 0       |
|   add_ln200_39_fu_4813_p2          | -   |        | add_ln200_39 | add | fabric | 0       |
|   grp_fu_752_p2                    | -   |        | add_ln184    | add | fabric | 0       |
|   grp_fu_734_p2                    | -   |        | add_ln184_1  | add | fabric | 0       |
|   add_ln184_2_fu_3971_p2           | -   |        | add_ln184_2  | add | fabric | 0       |
|   grp_fu_728_p2                    | -   |        | add_ln184_3  | add | fabric | 0       |
|   add_ln184_6_fu_3997_p2           | -   |        | add_ln184_6  | add | fabric | 0       |
|   add_ln184_8_fu_4003_p2           | -   |        | add_ln184_8  | add | fabric | 0       |
|   add_ln184_9_fu_4009_p2           | -   |        | add_ln184_9  | add | fabric | 0       |
|   add_ln200_40_fu_4861_p2          | -   |        | add_ln200_40 | add | fabric | 0       |
|   add_ln200_34_fu_4974_p2          | -   |        | add_ln200_34 | add | fabric | 0       |
|   out1_w_fu_4998_p2                | -   |        | out1_w       | add | fabric | 0       |
|   add_ln201_fu_5007_p2             | -   |        | add_ln201    | add | fabric | 0       |
|   add_ln197_1_fu_2040_p2           | -   |        | add_ln197_1  | add | fabric | 0       |
|   add_ln197_2_fu_2045_p2           | -   |        | add_ln197_2  | add | fabric | 0       |
|   add_ln197_4_fu_1422_p2           | -   |        | add_ln197_4  | add | fabric | 0       |
|   add_ln197_5_fu_1436_p2           | -   |        | add_ln197_5  | add | fabric | 0       |
|   add_ln197_7_fu_1442_p2           | -   |        | add_ln197_7  | add | fabric | 0       |
|   add_ln197_9_fu_2685_p2           | -   |        | add_ln197_9  | add | fabric | 0       |
|   add_ln197_10_fu_2690_p2          | -   |        | add_ln197_10 | add | fabric | 0       |
|   add_ln197_12_fu_2075_p2          | -   |        | add_ln197_12 | add | fabric | 0       |
|   add_ln197_13_fu_2080_p2          | -   |        | add_ln197_13 | add | fabric | 0       |
|   add_ln197_14_fu_2093_p2          | -   |        | add_ln197_14 | add | fabric | 0       |
|   add_ln197_16_fu_2099_p2          | -   |        | add_ln197_16 | add | fabric | 0       |
|   add_ln201_2_fu_4057_p2           | -   |        | add_ln201_2  | add | fabric | 0       |
|   out1_w_1_fu_5028_p2              | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln196_fu_2110_p2             | -   |        | add_ln196    | add | fabric | 0       |
|   add_ln196_2_fu_1448_p2           | -   |        | add_ln196_2  | add | fabric | 0       |
|   add_ln196_4_fu_1458_p2           | -   |        | add_ln196_4  | add | fabric | 0       |
|   add_ln196_5_fu_1472_p2           | -   |        | add_ln196_5  | add | fabric | 0       |
|   add_ln196_7_fu_1478_p2           | -   |        | add_ln196_7  | add | fabric | 0       |
|   add_ln196_9_fu_2725_p2           | -   |        | add_ln196_9  | add | fabric | 0       |
|   add_ln196_10_fu_2731_p2          | -   |        | add_ln196_10 | add | fabric | 0       |
|   add_ln196_12_fu_2133_p2          | -   |        | add_ln196_12 | add | fabric | 0       |
|   add_ln196_13_fu_2138_p2          | -   |        | add_ln196_13 | add | fabric | 0       |
|   add_ln196_14_fu_2151_p2          | -   |        | add_ln196_14 | add | fabric | 0       |
|   add_ln196_16_fu_2157_p2          | -   |        | add_ln196_16 | add | fabric | 0       |
|   add_ln202_1_fu_4116_p2           | -   |        | add_ln202_1  | add | fabric | 0       |
|   add_ln195_fu_2766_p2             | -   |        | add_ln195    | add | fabric | 0       |
|   add_ln195_1_fu_2772_p2           | -   |        | add_ln195_1  | add | fabric | 0       |
|   add_ln195_4_fu_2168_p2           | -   |        | add_ln195_4  | add | fabric | 0       |
|   add_ln195_5_fu_2173_p2           | -   |        | add_ln195_5  | add | fabric | 0       |
|   add_ln195_6_fu_2186_p2           | -   |        | add_ln195_6  | add | fabric | 0       |
|   add_ln195_8_fu_2192_p2           | -   |        | add_ln195_8  | add | fabric | 0       |
|   add_ln195_10_fu_2803_p2          | -   |        | add_ln195_10 | add | fabric | 0       |
|   add_ln195_11_fu_2809_p2          | -   |        | add_ln195_11 | add | fabric | 0       |
|   add_ln195_13_fu_2198_p2          | -   |        | add_ln195_13 | add | fabric | 0       |
|   add_ln195_14_fu_2203_p2          | -   |        | add_ln195_14 | add | fabric | 0       |
|   add_ln195_15_fu_2217_p2          | -   |        | add_ln195_15 | add | fabric | 0       |
|   add_ln195_17_fu_2223_p2          | -   |        | add_ln195_17 | add | fabric | 0       |
|   add_ln203_1_fu_4478_p2           | -   |        | add_ln203_1  | add | fabric | 0       |
|   add_ln194_fu_2849_p2             | -   |        | add_ln194    | add | fabric | 0       |
|   add_ln194_1_fu_2229_p2           | -   |        | add_ln194_1  | add | fabric | 0       |
|   add_ln194_4_fu_2238_p2           | -   |        | add_ln194_4  | add | fabric | 0       |
|   add_ln194_5_fu_2244_p2           | -   |        | add_ln194_5  | add | fabric | 0       |
|   add_ln194_6_fu_2257_p2           | -   |        | add_ln194_6  | add | fabric | 0       |
|   add_ln194_8_fu_2263_p2           | -   |        | add_ln194_8  | add | fabric | 0       |
|   add_ln194_10_fu_2874_p2          | -   |        | add_ln194_10 | add | fabric | 0       |
|   add_ln194_11_fu_2880_p2          | -   |        | add_ln194_11 | add | fabric | 0       |
|   add_ln194_13_fu_2269_p2          | -   |        | add_ln194_13 | add | fabric | 0       |
|   add_ln194_14_fu_2275_p2          | -   |        | add_ln194_14 | add | fabric | 0       |
|   add_ln194_15_fu_2289_p2          | -   |        | add_ln194_15 | add | fabric | 0       |
|   add_ln194_17_fu_2295_p2          | -   |        | add_ln194_17 | add | fabric | 0       |
|   add_ln204_1_fu_4526_p2           | -   |        | add_ln204_1  | add | fabric | 0       |
|   add_ln204_2_fu_4537_p2           | -   |        | add_ln204_2  | add | fabric | 0       |
|   add_ln193_fu_2301_p2             | -   |        | add_ln193    | add | fabric | 0       |
|   add_ln193_1_fu_2305_p2           | -   |        | add_ln193_1  | add | fabric | 0       |
|   add_ln193_3_fu_2319_p2           | -   |        | add_ln193_3  | add | fabric | 0       |
|   grp_fu_740_p2                    | -   |        | add_ln193_5  | add | fabric | 0       |
|   add_ln193_6_fu_2333_p2           | -   |        | add_ln193_6  | add | fabric | 0       |
|   add_ln193_8_fu_2339_p2           | -   |        | add_ln193_8  | add | fabric | 0       |
|   grp_fu_740_p2                    | -   |        | add_ln193_10 | add | fabric | 0       |
|   add_ln193_11_fu_3252_p2          | -   |        | add_ln193_11 | add | fabric | 0       |
|   add_ln193_13_fu_3029_p2          | -   |        | add_ln193_13 | add | fabric | 0       |
|   add_ln193_14_fu_3034_p2          | -   |        | add_ln193_14 | add | fabric | 0       |
|   add_ln193_15_fu_3048_p2          | -   |        | add_ln193_15 | add | fabric | 0       |
|   add_ln193_17_fu_3054_p2          | -   |        | add_ln193_17 | add | fabric | 0       |
|   add_ln205_1_fu_4580_p2           | -   |        | add_ln205_1  | add | fabric | 0       |
|   add_ln205_2_fu_4591_p2           | -   |        | add_ln205_2  | add | fabric | 0       |
|   add_ln192_fu_4169_p2             | -   |        | add_ln192    | add | fabric | 0       |
|   add_ln192_1_fu_4174_p2           | -   |        | add_ln192_1  | add | fabric | 0       |
|   add_ln192_2_fu_4188_p2           | -   |        | add_ln192_2  | add | fabric | 0       |
|   grp_fu_746_p2                    | -   |        | add_ln192_3  | add | fabric | 0       |
|   add_ln192_6_fu_3308_p2           | -   |        | add_ln192_6  | add | fabric | 0       |
|   add_ln192_7_fu_4194_p2           | -   |        | add_ln192_7  | add | fabric | 0       |
|   add_ln192_8_fu_3314_p2           | -   |        | add_ln192_8  | add | fabric | 0       |
|   out1_w_7_fu_4886_p2              | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln208_fu_4893_p2             | -   |        | add_ln208    | add | fabric | 0       |
|   add_ln208_7_fu_3332_p2           | -   |        | add_ln208_7  | add | fabric | 0       |
|   add_ln208_10_fu_4212_p2          | -   |        | add_ln208_10 | add | fabric | 0       |
|   add_ln209_3_fu_4235_p2           | -   |        | add_ln209_3  | add | fabric | 0       |
|   out1_w_9_fu_5083_p2              | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln210_fu_4288_p2             | -   |        | add_ln210    | add | fabric | 0       |
|   add_ln210_1_fu_4294_p2           | -   |        | add_ln210_1  | add | fabric | 0       |
|   add_ln211_fu_4300_p2             | -   |        | add_ln211    | add | fabric | 0       |
|   add_ln212_1_fu_4913_p2           | -   |        | add_ln212_1  | add | fabric | 0       |
|   add_ln213_fu_4924_p2             | -   |        | add_ln213    | add | fabric | 0       |
|   add_ln214_fu_4936_p2             | -   |        | add_ln214    | add | fabric | 0       |
|   out1_w_15_fu_5090_p2             | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ      | 0   |        |              |     |        |         |
|    add_ln18_fu_325_p2              | -   |        | add_ln18     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ      | 0   |        |              |     |        |         |
|    add_ln25_fu_325_p2              | -   |        | add_ln25     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_120_17 | 4   |        |              |     |        |         |
|    add_ln126_fu_256_p2             | -   |        | add_ln126    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37        | 4   |        | mul_ln126    | mul | auto   | 0       |
|    add_ln126_1_fu_297_p2           | -   |        | add_ln126_1  | add | fabric | 0       |
|    add_ln120_fu_303_p2             | -   |        | add_ln120    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_151_23 | 60  |        |              |     |        |         |
|    add_ln166_fu_490_p2             | -   |        | add_ln166    | add | fabric | 0       |
|    sub_ln35_fu_658_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    sub_ln35_1_fu_703_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    empty_fu_496_p2                 | -   |        | empty        | add | fabric | 0       |
|    sub_ln35_2_fu_803_p2            | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    sub_ln35_3_fu_842_p2            | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    add_ln158_fu_520_p2             | -   |        | add_ln158    | add | fabric | 0       |
|    empty_32_fu_526_p2              | -   |        | empty_32     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U59        | 4   |        | mul_ln165    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U60        | 4   |        | mul_ln165_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U61        | 4   |        | mul_ln165_2  | mul | auto   | 0       |
|    add_ln165_fu_934_p2             | -   |        | add_ln165    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U62        | 4   |        | mul_ln165_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U63        | 4   |        | mul_ln165_4  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U64        | 4   |        | mul_ln165_5  | mul | auto   | 0       |
|    add_ln165_3_fu_965_p2           | -   |        | add_ln165_3  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U65        | 4   |        | mul_ln165_6  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U66        | 4   |        | mul_ln165_7  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U67        | 4   |        | mul_ln165_8  | mul | auto   | 0       |
|    add_ln165_6_fu_1010_p2          | -   |        | add_ln165_6  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U68        | 4   |        | mul_ln165_9  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U69        | 4   |        | mul_ln165_10 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U70        | 4   |        | mul_ln165_11 | mul | auto   | 0       |
|    add_ln165_9_fu_1068_p2          | -   |        | add_ln165_9  | add | fabric | 0       |
|    sub_ln35_4_fu_1089_p2           | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U71        | 4   |        | mul_ln165_12 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U72        | 4   |        | mul_ln165_13 | mul | auto   | 0       |
|    sub_ln35_5_fu_1166_p2           | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U73        | 4   |        | mul_ln165_14 | mul | auto   | 0       |
|    arr_23_fu_1216_p2               | -   |        | arr_23       | add | fabric | 0       |
|    add_ln151_fu_550_p2             | -   |        | add_ln151    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_173_27 | 16  |        |              |     |        |         |
|    add_ln179_fu_440_p2             | -   |        | add_ln179    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U124       | 4   |        | mul_ln179    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U125       | 4   |        | mul_ln179_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U126       | 4   |        | mul_ln179_2  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U127       | 4   |        | mul_ln179_3  | mul | auto   | 0       |
|    add_ln179_1_fu_457_p2           | -   |        | add_ln179_1  | add | fabric | 0       |
|    add_ln179_2_fu_463_p2           | -   |        | add_ln179_2  | add | fabric | 0       |
|    add_ln173_fu_481_p2             | -   |        | add_ln173    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE       | 0   |        |              |     |        |         |
|    add_ln219_fu_280_p2             | -   |        | add_ln219    | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d5.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d5.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d5.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in test, return  |
| array_partition | variable=arr type=complete                       | d5.cpp:30 in test, arr    |
| array_partition | variable=arg1_r type=complete                    | d5.cpp:31 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d5.cpp:32 in test, arg2_r |
| array_partition | variable=out1_w type=complete                    | d5.cpp:33 in test, out1_w |
| pipeline        | II = 1                                           | d5.cpp:39 in test         |
| unroll          |                                                  | d5.cpp:42 in test         |
| pipeline        | II = 1                                           | d5.cpp:46 in test         |
| unroll          |                                                  | d5.cpp:49 in test         |
| pipeline        | II = 1                                           | d5.cpp:59 in test         |
| unroll          |                                                  | d5.cpp:62 in test         |
| pipeline        | II = 1                                           | d5.cpp:66 in test         |
| unroll          |                                                  | d5.cpp:69 in test         |
| pipeline        | II = 1                                           | d5.cpp:79 in test         |
| unroll          |                                                  | d5.cpp:82 in test         |
| pipeline        | II = 1                                           | d5.cpp:86 in test         |
| unroll          |                                                  | d5.cpp:89 in test         |
| pipeline        | II = 1                                           | d5.cpp:101 in test        |
| unroll          |                                                  | d5.cpp:104 in test        |
| pipeline        | II = 1                                           | d5.cpp:109 in test        |
| unroll          |                                                  | d5.cpp:112 in test        |
| pipeline        | II = 1                                           | d5.cpp:122 in test        |
| unroll          |                                                  | d5.cpp:125 in test        |
| pipeline        | II = 1                                           | d5.cpp:132 in test        |
| unroll          |                                                  | d5.cpp:135 in test        |
| pipeline        | II = 1                                           | d5.cpp:139 in test        |
| unroll          |                                                  | d5.cpp:142 in test        |
| pipeline        | II = 1                                           | d5.cpp:153 in test        |
| unroll          |                                                  | d5.cpp:156 in test        |
| pipeline        | II = 1                                           | d5.cpp:161 in test        |
| unroll          |                                                  | d5.cpp:164 in test        |
| pipeline        | II = 1                                           | d5.cpp:175 in test        |
| unroll          |                                                  | d5.cpp:178 in test        |
+-----------------+--------------------------------------------------+---------------------------+


