// Seed: 1528984441
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wire id_5;
  assign id_3 = -1;
  assign id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_8[1 :-1];
  assign id_6 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
  assign id_2 = -1'b0;
  wire id_9;
  xnor primCall (id_1, id_2, id_6, id_3, id_4, id_8, id_7, id_5);
endmodule
