$date
	Thu Apr 27 17:00:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_test5 $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 2 # D [1:0] $end
$scope module u_test5 $end
$var wire 1 " A $end
$var wire 2 $ D [1:0] $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b1 #
0"
1!
$end
#10000
1!
b10 #
b10 $
1"
#20000
