//! RUSB1 USB host-mode driver.
//!
//! ## Architecture
//!
//! ```text
//! application
//!   │  Rusb1HostDriver (async API)
//!   │    ├─ wait_for_event()      ← DeviceAttached / DeviceDetached
//!   │    ├─ bus_reset()           ← blocking, drives USBRST for ~20 ms
//!   │    ├─ port_speed()          ← LS / FS after bus_reset
//!   │    ├─ device_open()         ← configure DCPMAXP + DEVADD for ep0
//!   │    ├─ device_close()        ← free all pipes for a device
//!   │    ├─ setup_send()          ← awaits SACK or SIGN
//!   │    ├─ control_data_in/out() ← awaits BRDY / BEMP on pipe 0
//!   │    ├─ edpt_open()           ← allocate & configure a non-control pipe
//!   │    ├─ xfer_in / xfer_out()  ← awaits BRDY on non-control pipes
//!   │    └─ clear_stall()         ← reset PID + toggle on an endpoint
//!   │
//!   └─ hcd_int_handler(port)   ← GIC IRQ 73/74
//!         ├─ INTSTS1: ATTCH/DTCH → HCD_EVENTS + waker
//!         │           SACK/SIGN  → HCD_EVENTS + waker
//!         ├─ INTSTS0 BRDY → pipe0_in_brdy / pipe_brdy_in / pipe_brdy_out
//!         │         BEMP  → pipe0_out_bemp (control OUT continuation)
//!         └─         NRDY → HCD_PIPE_NRDY / HCD_PIPE_STALL + wakers
//! ```
//!
//! ## Pipe allocation (host mode)
//!
//! The reference `hcd_rusb1.c` driver uses only pipes 0-9.
//!
//! | Pipe | Purpose       |
//! |------|---------------|
//! | 0    | Control (DCP) |
//! | 1-2  | ISO or Bulk   |
//! | 3-5  | Bulk          |
//! | 6-9  | Interrupt     |
//!
//! ## FIFO routing (host mode)
//!
//! - Pipe 0 (control): CFIFO
//! - Pipes 1-9 (all others): **D0FIFO** (unlike device mode, host never uses D1FIFO)
//!
//! ## PIPECFG.DIR in host mode
//!
//! DIR is inverted relative to device mode: DIR=1 means the host is sending
//! (USB OUT), DIR=0 means the host is receiving (USB IN).  The C reference
//! computes this as `(1 ^ dir_in) << 4`.
//!
//! ## Reference
//!
//! `lib/tinyusb/src/portable/renesas/rusb1/hcd_rusb1.c`

use core::sync::atomic::{AtomicU16, AtomicU8, Ordering};
use embassy_sync::waitqueue::AtomicWaker;
use embassy_time::Timer;

use super::fifo::{fifo_bval, sw_to_hw_fifo, FifoPort};
use super::regs::{
    devadd_ptr, pipectr_ptr, rd, rmw, wr, Rusb1Regs, BUSWAIT_VALUE, DCPCFG_DIR, DCPCFG_SHTNAK,
    DCPCTR_SUREQ, DCPCTR_SUREQCLR, DCPMAXP_DEVSEL_SHIFT, DCPMAXP_MXPS_MASK, DEVADD_HUBPORT_SHIFT,
    DEVADD_UPPHUB_SHIFT, DEVADD_USBSPD_FS, DEVADD_USBSPD_HS, DEVADD_USBSPD_LS, DVSTCTR0_RHST,
    DVSTCTR0_RHST_LS, DVSTCTR0_UACT, DVSTCTR0_USBRST, DVSTCTR0_VBUSEN, FIFOCTR_BCLR, FIFOCTR_BVAL,
    FIFOSEL_ISEL, INTENB0_BEMPE, INTENB0_BRDYE, INTENB0_NRDYE, INTENB1_ATTCHE, INTENB1_DTCHE,
    INTENB1_SACKE, INTENB1_SIGNE, INTSTS0_BEMP, INTSTS0_BRDY, INTSTS0_NRDY, INTSTS1_ATTCH,
    INTSTS1_DTCH, INTSTS1_SACK, INTSTS1_SIGN, PIPECFG_DBLB, PIPECFG_EPNUM_MASK, PIPECFG_SHTNAK,
    PIPECFG_TYPE_BULK, PIPECFG_TYPE_INTR, PIPECFG_TYPE_ISO, PIPECTR_ACLRM, PIPECTR_BSTS,
    PIPECTR_PBUSY, PIPECTR_PID_BUF, PIPECTR_PID_MASK, PIPECTR_PID_NAK, PIPECTR_SQCLR,
    PIPECTR_SQSET, PIPEMAXP_DEVSEL_SHIFT, PIPEMAXP_MXPS_MASK, PIPEPERI_IITV_MASK, SUSPMODE_SUSPM,
    SYSCFG_DCFM, SYSCFG_DPRPU, SYSCFG_DRPD, SYSCFG_HSE, SYSCFG_UPLLE, SYSCFG_USBE,
};

// ---------------------------------------------------------------------------
// Constants
// ---------------------------------------------------------------------------

/// Number of hardware pipes used in host mode (DCP=0, pipes 1-9).
const HCD_PIPE_COUNT: usize = 10;

/// Maximum device addresses supported (DEVADD0-5 → indices 0-5).
const HCD_MAX_DEV: usize = 6;

// HCD_EVENTS bit layout (matches C: process_attach / process_detach).
const EVT_ATTACH: u8 = 1 << 0;
const EVT_DETACH: u8 = 1 << 1;
const EVT_SACK: u8 = 1 << 2; // setup ACK from device
const EVT_SIGN: u8 = 1 << 3; // setup ignored (NAK/error)

// D0FIFO CURPIPE mask (bits [3:0]).
const D0FIFOSEL_CURPIPE_MASK: u16 = 0x000F;
// D0FIFOCTR FRDY bit (FIFO ready).
const D0FIFOCTR_FRDY: u16 = 0x0020;
// CFIFOCTR DTLN mask (data byte count, bits [8:0]).
const CFIFOCTR_DTLN_MASK: u16 = 0x01FF;
// D0FIFOCTR DTLN mask.
const D0FIFOCTR_DTLN_MASK: u16 = 0x01FF;

// ---------------------------------------------------------------------------
// Public types
// ---------------------------------------------------------------------------

/// A USB bus-level event returned by [`Rusb1HostDriver::wait_for_event`].
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum HcdEvent {
    /// A USB device connected.
    DeviceAttached,
    /// The USB device was removed.
    DeviceDetached,
}

/// USB device speed as measured after bus reset.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum UsbSpeed {
    LowSpeed,
    FullSpeed,
    HighSpeed,
    Unknown,
}

/// USB transfer error.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum HcdError {
    /// The endpoint returned STALL.
    Stalled,
    /// The transfer failed (NAK timeout, bus error, disconnection).
    Failed,
    /// The device sent SIGN (setup packet not accepted).
    SetupIgnored,
    /// No pipe available for the requested endpoint type.
    NoPipe,
}

/// Endpoint transfer type.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum HcdEpType {
    Bulk,
    Interrupt,
    Isochronous,
}

// ---------------------------------------------------------------------------
// Per-pipe ISR ↔ task state
// ---------------------------------------------------------------------------

struct HcdPipeXfer {
    /// User buffer pointer; null when no transfer is active.
    buf: *mut u8,
    /// Total requested byte count.
    length: u16,
    /// Bytes still to transfer.
    remaining: u16,
    /// Endpoint address (bit 7 = IN/OUT direction, bits 3:0 = EP number).
    ep_addr: u8,
    /// USB device address of the pipe's target.
    dev_addr: u8,
}

unsafe impl Send for HcdPipeXfer {}
unsafe impl Sync for HcdPipeXfer {}

impl HcdPipeXfer {
    const IDLE: Self = Self {
        buf: core::ptr::null_mut(),
        length: 0,
        remaining: 0,
        ep_addr: 0,
        dev_addr: 0,
    };
}

static HCD_XFER: [critical_section::Mutex<core::cell::UnsafeCell<HcdPipeXfer>>; HCD_PIPE_COUNT] = {
    use core::cell::UnsafeCell;
    use critical_section::Mutex;
    #[allow(clippy::declare_interior_mutable_const)]
    const IDLE: Mutex<UnsafeCell<HcdPipeXfer>> = Mutex::new(UnsafeCell::new(HcdPipeXfer::IDLE));
    [IDLE; HCD_PIPE_COUNT]
};

/// Bit N set → pipe N transfer completed.
static HCD_PIPE_DONE: AtomicU16 = AtomicU16::new(0);
/// Bit N set → pipe N transfer failed (NRDY/NAK).
static HCD_PIPE_NRDY: AtomicU16 = AtomicU16::new(0);
/// Bit N set → pipe N endpoint STALLed.
static HCD_PIPE_STALL: AtomicU16 = AtomicU16::new(0);

static HCD_PIPE_WAKERS: [AtomicWaker; HCD_PIPE_COUNT] = {
    #[allow(clippy::declare_interior_mutable_const)]
    const W: AtomicWaker = AtomicWaker::new();
    [W; HCD_PIPE_COUNT]
};

// ---------------------------------------------------------------------------
// Bus-level event state (ATTCH / DTCH / SACK / SIGN)
// ---------------------------------------------------------------------------

static HCD_EVENTS: AtomicU8 = AtomicU8::new(0);
static HCD_EVENT_WAKER: AtomicWaker = AtomicWaker::new();

// ---------------------------------------------------------------------------
// Pipe-allocation + EP→pipe mapping, per port
// ---------------------------------------------------------------------------

struct HcdAlloc {
    /// True between DeviceAttached and the next bus_reset().
    need_reset: bool,
    /// Bitmap of in-use pipes: bit N set → pipe N allocated.
    pipes_used: u16,
    /// ep_to_pipe[dev_addr-1][dir_in as usize][ep_num - 1] → pipe number.
    /// 0 = not open.  dev_addr must be 1-5.
    ep_to_pipe: [[[u8; 15]; 2]; 5],
    /// EP0 max-packet-size per device address.
    ctl_mps: [u16; HCD_MAX_DEV],
}

impl HcdAlloc {
    const fn new() -> Self {
        Self {
            need_reset: false,
            pipes_used: 0x0001, // pipe 0 is permanently allocated (DCP)
            ep_to_pipe: [[[0u8; 15]; 2]; 5],
            ctl_mps: [64u16; HCD_MAX_DEV],
        }
    }

    /// Allocate a free pipe for `ep_type`.  Searches backward (highest pipe
    /// first) within the type's range, same as the C `find_pipe` function.
    fn alloc_pipe(&mut self, ep_type: HcdEpType) -> Option<usize> {
        let (first, last): (usize, usize) = match ep_type {
            HcdEpType::Isochronous => (1, 2),
            HcdEpType::Bulk => (1, 5),
            HcdEpType::Interrupt => (6, 9),
        };
        for p in (first..=last).rev() {
            if self.pipes_used & (1 << p) == 0 {
                self.pipes_used |= 1 << p;
                return Some(p);
            }
        }
        None
    }

    fn free_pipe(&mut self, pipe: usize) {
        if pipe != 0 {
            self.pipes_used &= !(1u16 << pipe);
        }
    }
}

static HCD_ALLOC: [critical_section::Mutex<core::cell::UnsafeCell<HcdAlloc>>; 2] = {
    use core::cell::UnsafeCell;
    use critical_section::Mutex;
    #[allow(clippy::declare_interior_mutable_const)]
    const INIT: Mutex<UnsafeCell<HcdAlloc>> = Mutex::new(UnsafeCell::new(HcdAlloc::new()));
    [INIT; 2]
};

// ---------------------------------------------------------------------------
// Rusb1HostDriver
// ---------------------------------------------------------------------------

/// USB host-mode driver for one RUSB1 port.
///
/// Provides an async API over the RUSB1 host controller hardware.
/// Based on the reference TinyUSB `hcd_rusb1.c` for the RZ/A1L peripheral.
///
/// > **Status — not yet integrated**: The `UsbHostDriver` trait that this type
/// > is intended to implement is pending [Embassy PR #5633]. Use the raw async
/// > methods (`wait_for_event`, `setup_send`, `xfer_in`, `xfer_out`, …)
/// > directly for now.
///
/// [Embassy PR #5633]: https://github.com/embassy-rs/embassy/pull/5633
pub struct Rusb1HostDriver {
    port: u8,
}

impl Rusb1HostDriver {
    /// Initialise the hardware in host mode and return a driver instance.
    ///
    /// # Safety
    ///
    /// - The RUSB1 module clock must be running.
    /// - No device-mode driver may be active on this port simultaneously.
    /// - `hcd_int_handler(port)` must be wired to GIC IRQ 73+port before
    ///   calling any async method.
    pub unsafe fn new(port: u8) -> Self {
        debug_assert!(port <= 1);
        let regs = Rusb1Regs::ptr(port);

        // ── PLL / clock init (TRM §28.4.1 (5)) ─────────────────────────
        // Stop clock supply to this port first.
        rmw(core::ptr::addr_of_mut!((*regs).suspmode), SUSPMODE_SUSPM, 0);

        // UPLLE lives in USB0's SYSCFG0 (C reference always writes rusb0->SYSCFG0).
        let regs0 = Rusb1Regs::ptr(0);
        rmw(
            core::ptr::addr_of_mut!((*regs0).syscfg0),
            SYSCFG_UPLLE,
            SYSCFG_UPLLE,
        );

        // Wait >= 1 ms for PLL lock (~400 K iterations at 400 MHz).
        for _ in 0u32..400_000 {
            core::hint::spin_loop();
        }

        // CPU-bus wait cycles and clock re-enable.
        wr(core::ptr::addr_of_mut!((*regs).buswait), BUSWAIT_VALUE);
        rmw(
            core::ptr::addr_of_mut!((*regs).suspmode),
            SUSPMODE_SUSPM,
            SUSPMODE_SUSPM,
        );

        // ── Mode / PHY config ────────────────────────────────────────────
        // Host mode: DCFM=1, DRPD=1 (pull-downs enabled), DPRPU=0 (no pull-up).
        // HSE is NOT set here; TRM requires it to be set after ATTCH and before
        // USBRST — it is written in bus_reset() based on the detected device speed.
        rmw(
            core::ptr::addr_of_mut!((*regs).syscfg0),
            SYSCFG_DCFM | SYSCFG_DRPD | SYSCFG_DPRPU | SYSCFG_HSE,
            SYSCFG_DCFM | SYSCFG_DRPD,
        );

        // Power VBUS.
        rmw(
            core::ptr::addr_of_mut!((*regs).dvstctr0),
            DVSTCTR0_VBUSEN,
            DVSTCTR0_VBUSEN,
        );

        // Enable the USB module.
        rmw(
            core::ptr::addr_of_mut!((*regs).syscfg0),
            SYSCFG_USBE,
            SYSCFG_USBE,
        );

        // Control pipe: always use SHTNAK (NAK on short packet) in host mode.
        wr(core::ptr::addr_of_mut!((*regs).dcpcfg), DCPCFG_SHTNAK);
        wr(core::ptr::addr_of_mut!((*regs).dcpmaxp), 64);

        // Global interrupt enables.
        wr(
            core::ptr::addr_of_mut!((*regs).intenb0),
            INTENB0_BRDYE | INTENB0_NRDYE | INTENB0_BEMPE,
        );
        // Start watching for device attach (ATTCH); DTCH is enabled by the ISR
        // after a device is connected.
        wr(
            core::ptr::addr_of_mut!((*regs).intenb1),
            INTENB1_SACKE | INTENB1_SIGNE | INTENB1_ATTCHE,
        );

        // Enable BEMP/NRDY/BRDY for pipe 0 (the DCP).
        wr(core::ptr::addr_of_mut!((*regs).bempenb), 1);
        wr(core::ptr::addr_of_mut!((*regs).nrdyenb), 1);
        wr(core::ptr::addr_of_mut!((*regs).brdyenb), 1);

        // Register the GIC interrupt for this port.
        rza1::rusb1::int_enable(port);

        Self { port }
    }

    // --- Bus-level API ---

    /// Stop the host controller and leave the hardware in a neutral state,
    /// ready for the device-mode driver to take over.
    ///
    /// TRM §28.3 (3): the DCFM bit may only be changed while DPRPU = 0 *and*
    /// DRPD = 0.  Host mode always has DPRPU = 0, so we clear DRPD first,
    /// then clear DCFM to return to function (device) mode.
    pub async fn stop(&mut self) {
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            let e = &mut *regs;

            // Disable GIC interrupt so the ISR cannot fire mid-teardown.
            rza1::rusb1::int_disable(self.port);

            // Disable all interrupt sources.
            wr(core::ptr::addr_of_mut!(e.intenb0), 0);
            wr(core::ptr::addr_of_mut!(e.intenb1), 0);
            wr(core::ptr::addr_of_mut!(e.brdyenb), 0);
            wr(core::ptr::addr_of_mut!(e.nrdyenb), 0);
            wr(core::ptr::addr_of_mut!(e.bempenb), 0);

            // Stop SOF generation and de-assert VBUS.
            rmw(core::ptr::addr_of_mut!(e.dvstctr0), DVSTCTR0_UACT, 0);
            rmw(core::ptr::addr_of_mut!(e.dvstctr0), DVSTCTR0_VBUSEN, 0);
        }
        // Allow VBUS to settle before changing resistor config.
        Timer::after_micros(1).await;
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            // Clear DRPD to satisfy the TRM DCFM-change pre-condition
            // (DPRPU = 0 already in host mode; now DRPD = 0 too).
            rmw(core::ptr::addr_of_mut!((*regs).syscfg0), SYSCFG_DRPD, 0);
            // Switch to function (device) mode.
            rmw(core::ptr::addr_of_mut!((*regs).syscfg0), SYSCFG_DCFM, 0);
        }
    }

    /// Wait for the next bus event: device attached or detached.
    pub async fn wait_for_event(&mut self) -> HcdEvent {
        core::future::poll_fn(|cx| {
            HCD_EVENT_WAKER.register(cx.waker());
            // Consume the event atomically.
            let ev = HCD_EVENTS.fetch_and(!(EVT_ATTACH | EVT_DETACH), Ordering::Acquire);
            if ev & EVT_ATTACH != 0 {
                return core::task::Poll::Ready(HcdEvent::DeviceAttached);
            }
            if ev & EVT_DETACH != 0 {
                return core::task::Poll::Ready(HcdEvent::DeviceDetached);
            }
            core::task::Poll::Pending
        })
        .await
    }

    /// Drive a USB bus reset (~20 ms), then re-enable SOF generation.
    ///
    /// Must be called after every [`HcdEvent::DeviceAttached`] before
    /// enumeration.  This method busy-loops for the reset duration.
    pub fn bus_reset(&mut self) {
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            let p = self.port as usize;

            // Cancel any in-flight DCP transaction.
            wr(pipectr_ptr(regs, 0), PIPECTR_PID_NAK);
            while rd(pipectr_ptr(regs, 0)) & PIPECTR_PBUSY != 0 {}

            // Stop SOF and cancel any pending SETUP.
            rza1::rusb1::int_disable(self.port);
            rmw(core::ptr::addr_of_mut!((*regs).dvstctr0), DVSTCTR0_UACT, 0);
            let dcpctr = rd(pipectr_ptr(regs, 0));
            if dcpctr & DCPCTR_SUREQ != 0 {
                wr(pipectr_ptr(regs, 0), dcpctr | DCPCTR_SUREQCLR);
            }
            rza1::rusb1::int_enable(self.port);

            // Assert reset for ~20 ms.
            // Set HSE before asserting USBRST (TRM §28.3 SYSCFG.HSE).
            // LS devices cannot do HS negotiation — skip HSE for them.
            let rhst_now = rd(core::ptr::addr_of!((*regs).dvstctr0)) & DVSTCTR0_RHST;
            if rhst_now == DVSTCTR0_RHST_LS {
                rmw(core::ptr::addr_of_mut!((*regs).syscfg0), SYSCFG_HSE, 0);
            } else {
                rmw(
                    core::ptr::addr_of_mut!((*regs).syscfg0),
                    SYSCFG_HSE,
                    SYSCFG_HSE,
                );
            }
            rmw(
                core::ptr::addr_of_mut!((*regs).dvstctr0),
                DVSTCTR0_USBRST,
                DVSTCTR0_USBRST,
            );
            // At ~400 MHz ≈ 8 M iterations ≈ 20 ms.
            for _ in 0u32..8_000_000 {
                core::hint::spin_loop();
            }
            rmw(
                core::ptr::addr_of_mut!((*regs).dvstctr0),
                DVSTCTR0_USBRST,
                0,
            );

            // Re-enable SOF generation.
            rmw(
                core::ptr::addr_of_mut!((*regs).dvstctr0),
                DVSTCTR0_UACT,
                DVSTCTR0_UACT,
            );

            critical_section::with(|cs| {
                (&mut *HCD_ALLOC[p].borrow(cs).get()).need_reset = false;
            });
        }
    }

    /// Return the speed of the connected device.
    ///
    /// Only valid after [`bus_reset`](Self::bus_reset) completes.
    pub fn port_speed(&self) -> UsbSpeed {
        const RHST_LS: u16 = 0x0001;
        const RHST_FS: u16 = 0x0002;
        const RHST_HS: u16 = 0x0003;
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            match rd(core::ptr::addr_of!((*regs).dvstctr0)) & 0x0007 {
                RHST_LS => UsbSpeed::LowSpeed,
                RHST_FS => UsbSpeed::FullSpeed,
                RHST_HS => UsbSpeed::HighSpeed,
                _ => UsbSpeed::Unknown,
            }
        }
    }

    // --- Device / endpoint management ---

    /// Configure DCPMAXP and DEVADD for a device's control endpoint.
    ///
    /// `hub_addr` and `hub_port` describe where in the topology the device
    /// lives:
    /// - Pass `hub_addr = 0, hub_port = 0` when the device is **directly**
    ///   attached to this USB port.
    /// - Pass the hub's USB address and the hub port number (1-based) when
    ///   the device is connected through a hub.  The hardware will
    ///   automatically generate SSPLIT/CSPLIT split transactions.
    ///
    /// Must be called (and DEVADDn fully configured) **before** starting
    /// any pipe that targets this device (TRM Note 1 for DEVADDn).
    pub fn device_open(
        &mut self,
        dev_addr: u8,
        mps: u16,
        speed: UsbSpeed,
        hub_addr: u8,
        hub_port: u8,
    ) {
        debug_assert!((dev_addr as usize) < HCD_MAX_DEV);
        // hub_addr 0 means direct; 1-10 are valid hub USB addresses.
        debug_assert!(hub_addr <= 10);
        // hub_port 0 means direct; 1-7 are valid hub port numbers.
        debug_assert!(hub_port <= 7);
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            let p = self.port as usize;

            // Ensure the DCP is idle before modifying DEVADDn (TRM Note 2).
            wr(pipectr_ptr(regs, 0), PIPECTR_PID_NAK);
            while rd(pipectr_ptr(regs, 0)) & PIPECTR_PBUSY != 0 {}

            // Embed device address in DCPMAXP bits [15:12].
            wr(
                core::ptr::addr_of_mut!((*regs).dcpmaxp),
                ((dev_addr as u16) << DCPMAXP_DEVSEL_SHIFT) | (mps & DCPMAXP_MXPS_MASK),
            );

            // Program DEVADDn: UPPHUB | HUBPORT | USBSPD.
            // All three must be written together before communication starts.
            let usbspd = match speed {
                UsbSpeed::LowSpeed => DEVADD_USBSPD_LS,
                UsbSpeed::HighSpeed => DEVADD_USBSPD_HS,
                _ => DEVADD_USBSPD_FS,
            };
            let devadd_val = ((hub_addr as u16) << DEVADD_UPPHUB_SHIFT)
                | ((hub_port as u16) << DEVADD_HUBPORT_SHIFT)
                | usbspd;
            wr(devadd_ptr(regs, dev_addr), devadd_val);

            critical_section::with(|cs| {
                (&mut *HCD_ALLOC[p].borrow(cs).get()).ctl_mps[dev_addr as usize] = mps;
            });
        }
    }

    /// Free all pipes that were allocated for `dev_addr`.
    ///
    /// Call after a device disconnects to reclaim hardware resources.
    pub fn device_close(&mut self, dev_addr: u8) {
        debug_assert!(dev_addr > 0 && (dev_addr as usize) < HCD_MAX_DEV);
        let p = self.port as usize;
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            critical_section::with(|cs| {
                let alloc = &mut *HCD_ALLOC[p].borrow(cs).get();
                alloc.ctl_mps[dev_addr as usize] = 64;

                for dir in 0..2usize {
                    for epn in 0..15usize {
                        let pipe = alloc.ep_to_pipe[dev_addr as usize - 1][dir][epn] as usize;
                        if pipe == 0 {
                            continue;
                        }

                        // Disable the pipe.
                        wr(pipectr_ptr(regs, pipe), 0);
                        let e = &mut (*regs);
                        rmw(core::ptr::addr_of_mut!(e.nrdyenb), 1 << pipe, 0);
                        rmw(core::ptr::addr_of_mut!(e.brdyenb), 1 << pipe, 0);
                        wr(core::ptr::addr_of_mut!(e.pipesel), pipe as u16);
                        wr(core::ptr::addr_of_mut!(e.pipecfg), 0);
                        wr(core::ptr::addr_of_mut!(e.pipemaxp), 0);
                        wr(core::ptr::addr_of_mut!(e.pipesel), 0);

                        // Clear the HCD_XFER entry.
                        let xfer = &mut *HCD_XFER[pipe].borrow(cs).get();
                        xfer.buf = core::ptr::null_mut();
                        xfer.dev_addr = 0;
                        xfer.ep_addr = 0;

                        alloc.free_pipe(pipe);
                        alloc.ep_to_pipe[dev_addr as usize - 1][dir][epn] = 0;
                    }
                }
            });
        }
    }

    // --- Control transfers ---

    /// Send a SETUP packet to `dev_addr`.
    ///
    /// Awaits SACK (returns `Ok(())`) or SIGN (returns
    /// `Err(HcdError::SetupIgnored)`).  `setup` is the 8-byte packet in
    /// USB byte order (bmRequestType, bRequest, wValue, wIndex, wLength).
    pub async fn setup_send(&mut self, dev_addr: u8, setup: &[u8; 8]) -> Result<(), HcdError> {
        debug_assert!((dev_addr as usize) < HCD_MAX_DEV);
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            let p = self.port as usize;

            let ctl_mps = critical_section::with(|cs| {
                (&*HCD_ALLOC[p].borrow(cs).get()).ctl_mps[dev_addr as usize]
            });

            // Ensure the DCP is idle.
            wr(pipectr_ptr(regs, 0), PIPECTR_PID_NAK);
            while rd(pipectr_ptr(regs, 0)) & PIPECTR_PBUSY != 0 {}

            // Update DCPMAXP with target device address.
            wr(
                core::ptr::addr_of_mut!((*regs).dcpmaxp),
                ((dev_addr as u16) << DCPMAXP_DEVSEL_SHIFT) | (ctl_mps & DCPMAXP_MXPS_MASK),
            );

            // Set DCPCFG.DIR: DIR=0 for IN data stage, DIR=1 for OUT data stage.
            // bmRequestType bit 7: 1 = device-to-host (IN).
            let dir_in = setup[0] & 0x80 != 0;
            let dcpcfg = DCPCFG_SHTNAK | if dir_in { 0 } else { DCPCFG_DIR };
            wr(core::ptr::addr_of_mut!((*regs).dcpcfg), dcpcfg);

            // Write the 8 setup bytes to hardware registers.
            wr(
                core::ptr::addr_of_mut!((*regs).usbreq),
                u16::from_le_bytes([setup[0], setup[1]]),
            );
            wr(
                core::ptr::addr_of_mut!((*regs).usbval),
                u16::from_le_bytes([setup[2], setup[3]]),
            );
            wr(
                core::ptr::addr_of_mut!((*regs).usbindx),
                u16::from_le_bytes([setup[4], setup[5]]),
            );
            wr(
                core::ptr::addr_of_mut!((*regs).usbleng),
                u16::from_le_bytes([setup[6], setup[7]]),
            );

            // Clear pipe-0 completion flags.
            HCD_PIPE_DONE.fetch_and(!1, Ordering::Release);
            HCD_PIPE_NRDY.fetch_and(!1, Ordering::Release);
            HCD_PIPE_STALL.fetch_and(!1, Ordering::Release);
            // Clear SACK/SIGN event bits.
            HCD_EVENTS.fetch_and(!(EVT_SACK | EVT_SIGN), Ordering::Release);

            // Issue the SETUP token.
            let ctr = rd(pipectr_ptr(regs, 0));
            wr(pipectr_ptr(regs, 0), ctr | DCPCTR_SUREQ);
        }

        // Await SACK or SIGN from the ISR.
        core::future::poll_fn(|cx| {
            HCD_EVENT_WAKER.register(cx.waker());
            let ev = HCD_EVENTS.fetch_and(!(EVT_SACK | EVT_SIGN), Ordering::Acquire);
            if ev & EVT_SACK != 0 {
                return core::task::Poll::Ready(Ok(()));
            }
            if ev & EVT_SIGN != 0 {
                return core::task::Poll::Ready(Err(HcdError::SetupIgnored));
            }
            core::task::Poll::Pending
        })
        .await
    }

    /// Control IN data stage: receive up to `buf.len()` bytes from EP0.
    ///
    /// Returns the number of bytes actually received (may be less than
    /// `buf.len()` if the device sends a short packet).
    pub async fn control_data_in(
        &mut self,
        dev_addr: u8,
        buf: &mut [u8],
    ) -> Result<usize, HcdError> {
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);

            // Select CFIFO for reading (ISEL=0: host reads from device).
            // Wait for ISEL to deassert before accessing CFIFO.
            wr(core::ptr::addr_of_mut!((*regs).cfifosel), 0x0000); // pipe0, ISEL=0
            for _ in 0..1000u32 {
                if rd(core::ptr::addr_of!((*regs).cfifosel)) & FIFOSEL_ISEL == 0 {
                    break;
                }
            }

            // Set transfer state.
            critical_section::with(|cs| {
                let xfer = &mut *HCD_XFER[0].borrow(cs).get();
                xfer.buf = buf.as_mut_ptr();
                xfer.length = buf.len() as u16;
                xfer.remaining = buf.len() as u16;
                xfer.ep_addr = 0x80; // EP0 IN
                xfer.dev_addr = dev_addr;
            });

            HCD_PIPE_DONE.fetch_and(!1, Ordering::Release);
            HCD_PIPE_NRDY.fetch_and(!1, Ordering::Release);
            HCD_PIPE_STALL.fetch_and(!1, Ordering::Release);

            // Arm DCP: hardware will issue IN tokens and fire BRDY on receipt.
            wr(pipectr_ptr(regs, 0), PIPECTR_PID_BUF);
        }

        poll_pipe(0).await
    }

    /// Control OUT data stage: send `buf` to EP0.
    ///
    /// Pass `&[]` to issue a zero-length packet (status stage ZLP).
    pub async fn control_data_out(&mut self, dev_addr: u8, buf: &[u8]) -> Result<(), HcdError> {
        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            let p = self.port as usize;

            let ctl_mps = critical_section::with(|cs| {
                (&*HCD_ALLOC[p].borrow(cs).get()).ctl_mps[dev_addr as usize]
            }) as usize;

            // Select CFIFO for writing (ISEL=1: host writes to device).
            wr(core::ptr::addr_of_mut!((*regs).cfifosel), FIFOSEL_ISEL);
            for _ in 0..1000u32 {
                if rd(core::ptr::addr_of!((*regs).cfifosel)) & FIFOSEL_ISEL != 0 {
                    break;
                }
            }

            // Initialise transfer state.
            critical_section::with(|cs| {
                let xfer = &mut *HCD_XFER[0].borrow(cs).get();
                xfer.buf = buf.as_ptr() as *mut u8;
                xfer.length = buf.len() as u16;
                xfer.remaining = buf.len() as u16;
                xfer.ep_addr = 0x00; // EP0 OUT
                xfer.dev_addr = dev_addr;
            });

            HCD_PIPE_DONE.fetch_and(!1, Ordering::Release);
            HCD_PIPE_NRDY.fetch_and(!1, Ordering::Release);
            HCD_PIPE_STALL.fetch_and(!1, Ordering::Release);

            if buf.is_empty() {
                // ZLP: issue BVAL with zero bytes.
                wr(core::ptr::addr_of_mut!((*regs).cfifoctr), FIFOCTR_BVAL);
            } else {
                // Write the first packet only if BSTS=1 (FIFO ready).
                let dcpctr = rd(pipectr_ptr(regs, 0));
                if dcpctr & PIPECTR_BSTS != 0 {
                    let len = buf.len().min(ctl_mps);
                    // Write 16-bit words to CFIFO (matches C pipe_write_packet).
                    let fifo = FifoPort::cfifo(regs);
                    sw_to_hw_fifo(&fifo, buf.as_ptr(), len);
                    if len < ctl_mps {
                        wr(core::ptr::addr_of_mut!((*regs).cfifoctr), FIFOCTR_BVAL);
                    }
                    critical_section::with(|cs| {
                        let xfer = &mut *HCD_XFER[0].borrow(cs).get();
                        xfer.buf = xfer.buf.add(len);
                        xfer.remaining = xfer.remaining.saturating_sub(len as u16);
                    });
                }
            }

            // Arm DCP.
            wr(pipectr_ptr(regs, 0), PIPECTR_PID_BUF);
        }

        // Completion is signalled by pipe0_out_bemp() in the ISR.
        poll_pipe(0).await.map(|_| ())
    }

    // --- Non-control endpoints ---

    /// Allocate a hardware pipe and configure it for `ep_addr` on `dev_addr`.
    ///
    /// `ep_addr` format: bit 7 = direction (1=IN, 0=OUT), bits 3:0 = EP number.
    ///
    /// `binterval` is the USB descriptor bInterval field (in frames for FS interrupt
    /// endpoints; ignored for bulk endpoints).  Pass 0 or 1 for no specific interval.
    pub fn edpt_open(
        &mut self,
        dev_addr: u8,
        ep_addr: u8,
        ep_type: HcdEpType,
        mps: u16,
        binterval: u8,
    ) -> Result<(), HcdError> {
        debug_assert!(dev_addr > 0 && (dev_addr as usize) < HCD_MAX_DEV);
        let p = self.port as usize;
        let epn = (ep_addr & 0x0F) as usize;
        let dir_in = ep_addr & 0x80 != 0;

        critical_section::with(|cs| {
            let alloc = unsafe { &mut *HCD_ALLOC[p].borrow(cs).get() };
            let pipe = alloc.alloc_pipe(ep_type).ok_or(HcdError::NoPipe)?;

            // Record the EP→pipe mapping.
            // dev_addr is 1-based; array index is 0-based.
            alloc.ep_to_pipe[dev_addr as usize - 1][dir_in as usize][epn - 1] = pipe as u8;

            unsafe {
                let regs = Rusb1Regs::ptr(self.port);
                let e = &mut *regs;
                let ctr = pipectr_ptr(regs, pipe);

                // Clear FIFO and toggle sequencer.
                wr(ctr, PIPECTR_ACLRM | PIPECTR_SQCLR);
                wr(ctr, 0);

                // Select pipe for configuration.
                wr(core::ptr::addr_of_mut!(e.pipesel), pipe as u16);

                // PIPEMAXP: MPS | (dev_addr << 12).
                wr(
                    core::ptr::addr_of_mut!(e.pipemaxp),
                    ((dev_addr as u16) << PIPEMAXP_DEVSEL_SHIFT) | (mps & PIPEMAXP_MXPS_MASK),
                );

                // PIPECFG.DIR: 1 = host sends (OUT), 0 = host receives (IN).
                // C: cfg = ((1 ^ dir_in) << 4) | epn
                let dir_field: u16 = if dir_in { 0x0000 } else { 0x0010 };
                let type_field: u16 = match ep_type {
                    HcdEpType::Bulk => PIPECFG_TYPE_BULK | PIPECFG_SHTNAK | PIPECFG_DBLB,
                    HcdEpType::Interrupt => PIPECFG_TYPE_INTR,
                    HcdEpType::Isochronous => PIPECFG_TYPE_ISO | PIPECFG_DBLB,
                };
                wr(
                    core::ptr::addr_of_mut!(e.pipecfg),
                    type_field | dir_field | (epn as u16 & PIPECFG_EPNUM_MASK),
                );

                // PIPEPERI: set IITV for interrupt pipes (valid for pipes 6-9).
                // TRM §28.3.35: IITV = floor(log2(bInterval)).min(7).
                // Bulk pipes (3-5) and pipes 10-15 must have IITV=0.
                let iitv: u16 = if ep_type == HcdEpType::Interrupt {
                    let b = binterval.max(1);
                    (u8::BITS - 1 - b.leading_zeros()) as u16
                } else {
                    0
                };
                wr(
                    core::ptr::addr_of_mut!(e.pipeperi),
                    iitv & PIPEPERI_IITV_MASK,
                );

                wr(core::ptr::addr_of_mut!(e.pipesel), 0);

                // Clear stale interrupt flags then enable per-pipe interrupts.
                wr(core::ptr::addr_of_mut!(e.brdysts), !(1u16 << pipe));
                wr(core::ptr::addr_of_mut!(e.nrdysts), !(1u16 << pipe));
                rmw(core::ptr::addr_of_mut!(e.brdyenb), 1 << pipe, 1 << pipe);
                rmw(core::ptr::addr_of_mut!(e.nrdyenb), 1 << pipe, 1 << pipe);

                // OUT pipes are armed immediately (host will send on demand);
                // IN pipes wait until xfer_in() is called.
                if !dir_in {
                    wr(ctr, PIPECTR_PID_BUF);
                }

                // Initialise the saved ep/dev info for the ISR.
                let xfer = &mut *HCD_XFER[pipe].borrow(cs).get();
                xfer.ep_addr = ep_addr;
                xfer.dev_addr = dev_addr;
                xfer.buf = core::ptr::null_mut();
            }

            Ok(())
        })
    }

    /// IN transfer: receive up to `buf.len()` bytes from `ep_addr` on `dev_addr`.
    pub async fn xfer_in(
        &mut self,
        dev_addr: u8,
        ep_addr: u8,
        buf: &mut [u8],
    ) -> Result<usize, HcdError> {
        let pipe = self.ep_to_pipe(dev_addr, ep_addr).ok_or(HcdError::NoPipe)?;

        critical_section::with(|cs| unsafe {
            let xfer = &mut *HCD_XFER[pipe].borrow(cs).get();
            xfer.buf = buf.as_mut_ptr();
            xfer.length = buf.len() as u16;
            xfer.remaining = buf.len() as u16;
            xfer.ep_addr = ep_addr;
            xfer.dev_addr = dev_addr;
        });

        let mask = 1u16 << pipe;
        HCD_PIPE_DONE.fetch_and(!mask, Ordering::Release);
        HCD_PIPE_NRDY.fetch_and(!mask, Ordering::Release);
        HCD_PIPE_STALL.fetch_and(!mask, Ordering::Release);

        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            // Arm pipe to issue IN tokens.
            let ctr = pipectr_ptr(regs, pipe);
            wr(ctr, (rd(ctr) & !PIPECTR_PID_MASK) | PIPECTR_PID_BUF);
        }

        poll_pipe(pipe).await
    }

    /// OUT transfer: send `buf` to `ep_addr` on `dev_addr`.
    pub async fn xfer_out(
        &mut self,
        dev_addr: u8,
        ep_addr: u8,
        buf: &[u8],
    ) -> Result<(), HcdError> {
        let pipe = self.ep_to_pipe(dev_addr, ep_addr).ok_or(HcdError::NoPipe)?;

        critical_section::with(|cs| unsafe {
            let xfer = &mut *HCD_XFER[pipe].borrow(cs).get();
            xfer.buf = buf.as_ptr() as *mut u8;
            xfer.length = buf.len() as u16;
            xfer.remaining = buf.len() as u16;
            xfer.ep_addr = ep_addr;
            xfer.dev_addr = dev_addr;
        });

        let mask = 1u16 << pipe;
        HCD_PIPE_DONE.fetch_and(!mask, Ordering::Release);
        HCD_PIPE_NRDY.fetch_and(!mask, Ordering::Release);
        HCD_PIPE_STALL.fetch_and(!mask, Ordering::Release);

        unsafe {
            let regs = Rusb1Regs::ptr(self.port);
            let e = &mut *regs;

            if buf.is_empty() {
                // ZLP: select D0FIFO, commit empty buffer, deselect.
                wr(core::ptr::addr_of_mut!(e.d0fifosel), pipe as u16);
                while rd(core::ptr::addr_of!(e.d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != pipe as u16 {
                }
                wr(core::ptr::addr_of_mut!(e.d0fifoctr), FIFOCTR_BVAL);
                wr(core::ptr::addr_of_mut!(e.d0fifosel), 0);
                while rd(core::ptr::addr_of!(e.d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != 0 {}
            } else {
                // Write first packet to D0FIFO (16-bit access for speed).
                wr(core::ptr::addr_of_mut!(e.d0fifosel), pipe as u16);
                while rd(core::ptr::addr_of!(e.d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != pipe as u16 {
                }
                while rd(core::ptr::addr_of!(e.d0fifoctr)) & D0FIFOCTR_FRDY == 0 {}

                // Read MPS from PIPEMAXP.
                wr(core::ptr::addr_of_mut!(e.pipesel), pipe as u16);
                let mps = (rd(core::ptr::addr_of!(e.pipemaxp)) & PIPEMAXP_MXPS_MASK) as usize;
                wr(core::ptr::addr_of_mut!(e.pipesel), 0);

                let len = buf.len().min(mps);
                let fifo = FifoPort::d0fifo(regs);
                sw_to_hw_fifo(&fifo, buf.as_ptr(), len);
                if len < mps {
                    fifo_bval(&fifo); // short packet — commit now
                }

                critical_section::with(|cs| {
                    let xfer = &mut *HCD_XFER[pipe].borrow(cs).get();
                    xfer.buf = xfer.buf.add(len);
                    xfer.remaining = xfer.remaining.saturating_sub(len as u16);
                });

                wr(core::ptr::addr_of_mut!(e.d0fifosel), 0);
                while rd(core::ptr::addr_of!(e.d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != 0 {}
            }

            // Arm the pipe.
            let ctr = pipectr_ptr(regs, pipe);
            wr(ctr, (rd(ctr) & !PIPECTR_PID_MASK) | PIPECTR_PID_BUF);
        }

        poll_pipe(pipe).await.map(|_| ())
    }

    /// Clear the STALL condition on an endpoint and re-enable it.
    pub fn clear_stall(&mut self, dev_addr: u8, ep_addr: u8) {
        if let Some(pipe) = self.ep_to_pipe(dev_addr, ep_addr) {
            unsafe {
                let regs = Rusb1Regs::ptr(self.port);
                let ctr = pipectr_ptr(regs, pipe);
                let pid = rd(ctr) & PIPECTR_PID_MASK;
                // Transition sequence: STALL → STALL10 → NAK per manual.
                if pid & 0b10 != 0 {
                    wr(ctr, pid & 0b10); // clear low bit → STALL10
                    wr(ctr, 0); // → NAK
                }
                // Reset data toggle.
                wr(ctr, PIPECTR_SQCLR);
                // Re-arm OUT endpoints immediately.
                if ep_addr & 0x80 == 0 {
                    wr(ctr, (rd(ctr) & !PIPECTR_PID_MASK) | PIPECTR_PID_BUF);
                }
            }
        }
    }

    // --- Internal helpers ---

    fn ep_to_pipe(&self, dev_addr: u8, ep_addr: u8) -> Option<usize> {
        if dev_addr == 0 || (dev_addr as usize) >= HCD_MAX_DEV {
            return None;
        }
        let epn = (ep_addr & 0x0F) as usize;
        let dir_in = ep_addr & 0x80 != 0;
        if epn == 0 {
            return Some(0);
        } // EP0 is always pipe 0
        let p = self.port as usize;
        critical_section::with(|cs| {
            let alloc = unsafe { &*HCD_ALLOC[p].borrow(cs).get() };
            let pipe = alloc.ep_to_pipe[dev_addr as usize - 1][dir_in as usize][epn - 1] as usize;
            if pipe == 0 {
                None
            } else {
                Some(pipe)
            }
        })
    }
}

// ---------------------------------------------------------------------------
// Async poll helper
// ---------------------------------------------------------------------------

/// Future that resolves when pipe `n`'s transfer completes or errors.
/// Returns `Ok(bytes_transferred)` or the appropriate `HcdError`.
async fn poll_pipe(n: usize) -> Result<usize, HcdError> {
    core::future::poll_fn(move |cx| {
        HCD_PIPE_WAKERS[n].register(cx.waker());
        let mask = 1u16 << n;
        if HCD_PIPE_DONE.load(Ordering::Acquire) & mask != 0 {
            HCD_PIPE_DONE.fetch_and(!mask, Ordering::Release);
            let (length, remaining) = critical_section::with(|cs| unsafe {
                let x = &*HCD_XFER[n].borrow(cs).get();
                (x.length, x.remaining)
            });
            return core::task::Poll::Ready(Ok((length - remaining) as usize));
        }
        if HCD_PIPE_STALL.load(Ordering::Acquire) & mask != 0 {
            HCD_PIPE_STALL.fetch_and(!mask, Ordering::Release);
            return core::task::Poll::Ready(Err(HcdError::Stalled));
        }
        if HCD_PIPE_NRDY.load(Ordering::Acquire) & mask != 0 {
            HCD_PIPE_NRDY.fetch_and(!mask, Ordering::Release);
            return core::task::Poll::Ready(Err(HcdError::Failed));
        }
        core::task::Poll::Pending
    })
    .await
}

// ---------------------------------------------------------------------------
// Interrupt handler
// ---------------------------------------------------------------------------

/// USB host-mode interrupt handler.
///
/// Wire to GIC IRQ 73 (port 0) or 74 (port 1).  Must only be called from IRQ
/// context on a single-core bare-metal system.
///
/// # Safety
///
/// Must be called from the hardware IRQ handler for the corresponding port.
pub unsafe fn hcd_int_handler(port: u8) {
    let regs = Rusb1Regs::ptr(port);
    let e = &mut *regs;

    let is0 = rd(core::ptr::addr_of!(e.intsts0));
    let is1 = rd(core::ptr::addr_of!(e.intsts1));

    // Clear sticky bits by writing 0 to each bit that was set (RC-W0 protocol).
    const STICKY1: u16 = INTSTS1_SACK | INTSTS1_SIGN | INTSTS1_ATTCH | INTSTS1_DTCH;
    wr(core::ptr::addr_of_mut!(e.intsts1), !(STICKY1 & is1));
    const STICKY0: u16 = INTSTS0_BRDY | INTSTS0_NRDY | INTSTS0_BEMP;
    wr(core::ptr::addr_of_mut!(e.intsts0), !(STICKY0 & is0));

    // Mask with enable registers so we only handle enabled sources.
    let is1 = is1 & rd(core::ptr::addr_of!(e.intenb1));
    let is0 = is0 & rd(core::ptr::addr_of!(e.intenb0));

    // ── SACK: setup packet was ACKed ──────────────────────────────────────
    if is1 & INTSTS1_SACK != 0 {
        // Advance DATA-stage toggle to DATA1.
        let ctr = rd(pipectr_ptr(regs, 0));
        wr(pipectr_ptr(regs, 0), ctr | PIPECTR_SQSET);
        HCD_EVENTS.fetch_or(EVT_SACK, Ordering::Release);
        HCD_EVENT_WAKER.wake();
    }

    // ── SIGN: setup packet was ignored (NAK / error) ──────────────────────
    if is1 & INTSTS1_SIGN != 0 {
        HCD_EVENTS.fetch_or(EVT_SIGN, Ordering::Release);
        HCD_EVENT_WAKER.wake();
    }

    // ── ATTCH: a device connected ─────────────────────────────────────────
    if is1 & INTSTS1_ATTCH != 0 {
        rmw(
            core::ptr::addr_of_mut!(e.dvstctr0),
            DVSTCTR0_UACT,
            DVSTCTR0_UACT,
        );
        critical_section::with(|cs| {
            unsafe { &mut *HCD_ALLOC[port as usize].borrow(cs).get() }.need_reset = true;
        });
        // Switch to detecting detach.
        let enb = rd(core::ptr::addr_of!(e.intenb1));
        wr(
            core::ptr::addr_of_mut!(e.intenb1),
            (enb & !INTENB1_ATTCHE) | INTENB1_DTCHE,
        );
        HCD_EVENTS.fetch_or(EVT_ATTACH, Ordering::Release);
        HCD_EVENT_WAKER.wake();
    }

    // ── DTCH: the device was removed ─────────────────────────────────────
    if is1 & INTSTS1_DTCH != 0 {
        rmw(core::ptr::addr_of_mut!(e.dvstctr0), DVSTCTR0_UACT, 0);
        // Cancel any pending SETUP.
        let dcpctr = rd(pipectr_ptr(regs, 0));
        if dcpctr & DCPCTR_SUREQ != 0 {
            wr(pipectr_ptr(regs, 0), dcpctr | DCPCTR_SUREQCLR);
        }
        // Switch back to detecting attach.
        let enb = rd(core::ptr::addr_of!(e.intenb1));
        wr(
            core::ptr::addr_of_mut!(e.intenb1),
            (enb & !INTENB1_DTCHE) | INTENB1_ATTCHE,
        );
        HCD_EVENTS.fetch_or(EVT_DETACH, Ordering::Release);
        HCD_EVENT_WAKER.wake();
    }

    // ── BEMP: FIFO transmitted — continue control OUT ────────────────────
    if is0 & INTSTS0_BEMP != 0 {
        let bempsts = rd(core::ptr::addr_of!(e.bempsts));
        let bempenb = rd(core::ptr::addr_of!(e.bempenb));
        let active = bempsts & bempenb;
        wr(core::ptr::addr_of_mut!(e.bempsts), !active);
        if active & 1 != 0 {
            pipe0_out_bemp(regs);
        }
    }

    // ── NRDY: NAK or STALL received ──────────────────────────────────────
    if is0 & INTSTS0_NRDY != 0 {
        let nrdyenb = rd(core::ptr::addr_of!(e.nrdyenb));
        let mut active = rd(core::ptr::addr_of!(e.nrdysts)) & nrdyenb;
        wr(core::ptr::addr_of_mut!(e.nrdysts), !active);
        while active != 0 {
            let n = active.trailing_zeros() as usize;
            pipe_nrdy(regs, n);
            active &= !(1u16 << n);
        }
    }

    // ── BRDY: data received (IN) or slot ready (OUT) ─────────────────────
    if is0 & INTSTS0_BRDY != 0 {
        let brdyenb = rd(core::ptr::addr_of!(e.brdyenb));
        let mut active = rd(core::ptr::addr_of!(e.brdysts)) & brdyenb;
        wr(core::ptr::addr_of_mut!(e.brdysts), !active);
        while active != 0 {
            let n = active.trailing_zeros() as usize;
            pipe_brdy(regs, n);
            active &= !(1u16 << n);
        }
    }
}

// ---------------------------------------------------------------------------
// ISR helpers — all must be called only from IRQ context
// ---------------------------------------------------------------------------

/// BRDY on pipe 0 IN (control data stage): read data from CFIFO.
unsafe fn pipe0_in_brdy(regs: *mut Rusb1Regs) {
    // SAFETY: called from IRQ only; no concurrent async access to CFIFO.
    let cs = critical_section::CriticalSection::new();
    let xfer = &mut *HCD_XFER[0].borrow(cs).get();

    let mps = (rd(core::ptr::addr_of!((*regs).dcpmaxp)) & DCPMAXP_MXPS_MASK) as usize;
    let vld = (rd(core::ptr::addr_of!((*regs).cfifoctr)) & CFIFOCTR_DTLN_MASK) as usize;
    let rem = xfer.remaining as usize;
    let len = rem.min(mps).min(vld);

    // Byte-level read from CFIFO (matches C `pipe_read_packet`).
    if len > 0 && !xfer.buf.is_null() {
        let cfifo_byte =
            (regs as usize + core::mem::offset_of!(super::regs::Rusb1Regs, cfifo)) as *const u8;
        for i in 0..len {
            *xfer.buf.add(i) = cfifo_byte.read_volatile();
        }
        xfer.buf = xfer.buf.add(len);
        xfer.remaining = xfer.remaining.saturating_sub(len as u16);
    }

    // BCLR after a short packet to release the FIFO buffer.
    if len < mps {
        wr(core::ptr::addr_of_mut!((*regs).cfifoctr), FIFOCTR_BCLR);
    }

    let done = (len < mps) || (xfer.remaining == 0);
    if done {
        xfer.buf = core::ptr::null_mut();
        // NAK to stop receiving further IN tokens.
        wr(pipectr_ptr(regs, 0), PIPECTR_PID_NAK);
        HCD_PIPE_DONE.fetch_or(1, Ordering::Release);
        HCD_PIPE_WAKERS[0].wake();
    } else {
        // Re-arm for the next IN packet.
        wr(pipectr_ptr(regs, 0), PIPECTR_PID_BUF);
    }
}

/// BEMP on pipe 0 OUT (control data stage): write next chunk to CFIFO.
unsafe fn pipe0_out_bemp(regs: *mut Rusb1Regs) {
    let cs = critical_section::CriticalSection::new();
    let xfer = &mut *HCD_XFER[0].borrow(cs).get();

    let rem = xfer.remaining as usize;
    if rem == 0 || xfer.buf.is_null() {
        xfer.buf = core::ptr::null_mut();
        HCD_PIPE_DONE.fetch_or(1, Ordering::Release);
        HCD_PIPE_WAKERS[0].wake();
        return;
    }

    let mps = (rd(core::ptr::addr_of!((*regs).dcpmaxp)) & DCPMAXP_MXPS_MASK) as usize;
    let len = rem.min(mps);
    let fifo = FifoPort::cfifo(regs);
    sw_to_hw_fifo(&fifo, xfer.buf, len);
    if len < mps {
        wr(core::ptr::addr_of_mut!((*regs).cfifoctr), FIFOCTR_BVAL);
    }
    xfer.buf = xfer.buf.add(len);
    xfer.remaining = xfer.remaining.saturating_sub(len as u16);
    // BEMP will fire again after this chunk is transmitted.
}

/// BRDY on a non-control IN pipe: read data from D0FIFO.
unsafe fn pipe_brdy_in(regs: *mut Rusb1Regs, n: usize) {
    let cs = critical_section::CriticalSection::new();
    let xfer = &mut *HCD_XFER[n].borrow(cs).get();

    if xfer.buf.is_null() {
        // No buffer — discard and BCLR.
        wr(core::ptr::addr_of_mut!((*regs).d0fifosel), n as u16);
        while rd(core::ptr::addr_of!((*regs).d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != n as u16 {}
        wr(core::ptr::addr_of_mut!((*regs).d0fifoctr), FIFOCTR_BCLR);
        wr(core::ptr::addr_of_mut!((*regs).d0fifosel), 0);
        return;
    }

    // Select D0FIFO on this pipe for reading.
    wr(core::ptr::addr_of_mut!((*regs).d0fifosel), n as u16);
    while rd(core::ptr::addr_of!((*regs).d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != n as u16 {}
    while rd(core::ptr::addr_of!((*regs).d0fifoctr)) & D0FIFOCTR_FRDY == 0 {}

    // PIPEMAXP is gated by PIPESEL, not by D0FIFOSEL.CURPIPE — select pipe explicitly.
    wr(core::ptr::addr_of_mut!((*regs).pipesel), n as u16);
    let mps = (rd(core::ptr::addr_of!((*regs).pipemaxp)) & PIPEMAXP_MXPS_MASK) as usize;
    wr(core::ptr::addr_of_mut!((*regs).pipesel), 0);
    let vld = (rd(core::ptr::addr_of!((*regs).d0fifoctr)) & D0FIFOCTR_DTLN_MASK) as usize;
    let rem = xfer.remaining as usize;
    let len = rem.min(mps).min(vld);

    // Byte-level read (matches C `pipe_read_packet`).
    if len > 0 {
        let d0fifo_byte =
            (regs as usize + core::mem::offset_of!(super::regs::Rusb1Regs, d0fifo)) as *const u8;
        for i in 0..len {
            *xfer.buf.add(i) = d0fifo_byte.read_volatile();
        }
        xfer.buf = xfer.buf.add(len);
        xfer.remaining = xfer.remaining.saturating_sub(len as u16);
    }

    if len < mps {
        wr(core::ptr::addr_of_mut!((*regs).d0fifoctr), FIFOCTR_BCLR);
    }

    // Deselect D0FIFO.
    wr(core::ptr::addr_of_mut!((*regs).d0fifosel), 0);
    while rd(core::ptr::addr_of!((*regs).d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != 0 {}

    let done = (len < mps) || (xfer.remaining == 0);
    if done {
        xfer.buf = core::ptr::null_mut();
        HCD_PIPE_DONE.fetch_or(1u16 << n, Ordering::Release);
        HCD_PIPE_WAKERS[n].wake();
    }
    // Hardware continues issuing IN tokens until PID changes from BUF.
}

/// BRDY on a non-control OUT pipe: write next chunk to D0FIFO.
unsafe fn pipe_brdy_out(regs: *mut Rusb1Regs, n: usize) {
    let cs = critical_section::CriticalSection::new();
    let xfer = &mut *HCD_XFER[n].borrow(cs).get();

    let rem = xfer.remaining as usize;
    if rem == 0 || xfer.buf.is_null() {
        xfer.buf = core::ptr::null_mut();
        HCD_PIPE_DONE.fetch_or(1u16 << n, Ordering::Release);
        HCD_PIPE_WAKERS[n].wake();
        return;
    }

    wr(core::ptr::addr_of_mut!((*regs).d0fifosel), n as u16);
    while rd(core::ptr::addr_of!((*regs).d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != n as u16 {}
    while rd(core::ptr::addr_of!((*regs).d0fifoctr)) & D0FIFOCTR_FRDY == 0 {}

    // PIPEMAXP is gated by PIPESEL, not by D0FIFOSEL.CURPIPE — select pipe explicitly.
    wr(core::ptr::addr_of_mut!((*regs).pipesel), n as u16);
    let mps = (rd(core::ptr::addr_of!((*regs).pipemaxp)) & PIPEMAXP_MXPS_MASK) as usize;
    wr(core::ptr::addr_of_mut!((*regs).pipesel), 0);
    let len = rem.min(mps);
    let fifo = FifoPort::d0fifo(regs);
    sw_to_hw_fifo(&fifo, xfer.buf, len);
    if len < mps {
        fifo_bval(&fifo);
    }
    xfer.buf = xfer.buf.add(len);
    xfer.remaining = xfer.remaining.saturating_sub(len as u16);

    wr(core::ptr::addr_of_mut!((*regs).d0fifosel), 0);
    while rd(core::ptr::addr_of!((*regs).d0fifosel)) & D0FIFOSEL_CURPIPE_MASK != 0 {}
    // BRDY fires again when the SIE has consumed this chunk.
}

/// Dispatch a BRDY event for pipe `n`.
unsafe fn pipe_brdy(regs: *mut Rusb1Regs, n: usize) {
    let ep_addr = {
        let cs = critical_section::CriticalSection::new();
        (*HCD_XFER[n].borrow(cs).get()).ep_addr
    };
    let dir_in = ep_addr & 0x80 != 0;

    if n == 0 {
        if dir_in {
            pipe0_in_brdy(regs);
        }
        // Pipe-0 OUT is handled via BEMP, not BRDY.
    } else if dir_in {
        pipe_brdy_in(regs, n);
    } else {
        pipe_brdy_out(regs, n);
    }
}

/// Handle NRDY (NAK or STALL) for pipe `n`.
unsafe fn pipe_nrdy(regs: *mut Rusb1Regs, n: usize) {
    let pid = rd(pipectr_ptr(regs, n)) & PIPECTR_PID_MASK;
    // PID 0b10 or 0b11 = STALL; otherwise = NAK / general failure.
    if pid & 0b10 != 0 {
        HCD_PIPE_STALL.fetch_or(1u16 << n, Ordering::Release);
    } else {
        HCD_PIPE_NRDY.fetch_or(1u16 << n, Ordering::Release);
    }
    HCD_PIPE_WAKERS[n].wake();
}
