`timescale 1ns/1ps
module testbanch1(Clk,R,S,Q);

reg clock;
reg r;
reg s,
wire[7:0] q;

labfour1 u1(
.Clk(clock),
.R(r),
.S(s),
.Q(q)
);

always #2 clock=~clock;

initial begin
	#0 clock=1'b0;
	#0 rst=1'b1;
	#3 rst=1'b0;	
	

endmodule