# OR_AND Verilog Practice

## Description
Simple combinational logic example:
- D = A OR B
- E = C AND D

## Files
- `OR_AND.v` : RTL design (Verilog HDL)
- `OR_AND_TB.v` : Testbench for functional simulation
- `OR_AND.pdf` : Logic schematic and simulation waveform (exported as PDF)
- `OR_AND_description.txt` : Detailed explanation of the design intent, logic equations, and simulation verification

## Tools
- Quartus Prime Lite
- ModelSim-Altera

## Result
Simulation waveform confirms correct OR â†’ AND logic behavior.
