INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/ddr4_ex/ddr4_ex.srcs/sources_1/ip/axi_bram/sim/axi_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/ddr4_ex/ddr4_ex.srcs/sources_1/ip/axi_crossbar_32/sim/axi_crossbar_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/project_1/project_1.srcs/sources_1/ip/IMemory/sim/IMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/AXI_Connector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Connector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/BranchTaken.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/76296/Desktop/CGRA_On_RISCV/src/PC.v:8]
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Adder' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Adder.v:2]
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/ALU.v:2]
INFO: [VRFC 10-311] analyzing module Shift1
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-311] analyzing module ALU_Control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU_Control' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/ALU_Control.v:2]
INFO: [VRFC 10-311] analyzing module HazardDetect
INFO: [VRFC 10-311] analyzing module MUX_Control
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/76296/Desktop/CGRA_On_RISCV/src/MUX_Control.v:17]
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module ForwardingMUX
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-311] analyzing module Branch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Branch' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/BranchTaken.v:1]
INFO: [VRFC 10-311] analyzing module AXI_Connector
WARNING: [VRFC 10-3609] overwriting previous definition of module 'AXI_Connector' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/AXI_Connector.v:1]
INFO: [VRFC 10-311] analyzing module VALU
INFO: [VRFC 10-311] analyzing module VALU_ctrl
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/76296/Desktop/CGRA_On_RISCV/src/CPU.v:307]
INFO: [VRFC 10-2458] undeclared symbol arestn, assumed default net type wire [C:/Users/76296/Desktop/CGRA_On_RISCV/src/CPU.v:394]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Control.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/ForwardingMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingMUX
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ForwardingMUX' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/ForwardingMUX.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ForwardingUnit' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/ForwardingUnit.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/HazardDetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetect
WARNING: [VRFC 10-3609] overwriting previous definition of module 'HazardDetect' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/HazardDetect.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/MUX32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MUX32' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/MUX32.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/MUX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_Control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MUX_Control' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/MUX_Control.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/PC.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Registers' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Registers.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Sign_Extend.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Stage_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'EX_MEM' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Stage_EX_MEM.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Stage_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ID_EX' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Stage_ID_EX.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Stage_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
WARNING: [VRFC 10-3609] overwriting previous definition of module 'IF_ID' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Stage_IF_ID.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Stage_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MEM_WB' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Stage_MEM_WB.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol axi_awregion_cpu, assumed default net type wire [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Top.v:58]
INFO: [VRFC 10-2458] undeclared symbol rsta_busy, assumed default net type wire [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Top.v:254]
INFO: [VRFC 10-2458] undeclared symbol rstb_busy, assumed default net type wire [C:/Users/76296/Desktop/CGRA_On_RISCV/src/Top.v:255]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/VALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'VALU' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/VALU.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/VALU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VALU_ctrl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'VALU_ctrl' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/VALU_ctrl.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/76296/Desktop/CGRA_On_RISCV/src/shift1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Shift1' [C:/Users/76296/Desktop/CGRA_On_RISCV/src/shift1.v:2]
