<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1545713512">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA_Learning/MyMaterial/CrazyBingo_OV7725/VIP_OV7725_HDK_V2.0/02_FPGA_Project/VIP_Board_Big_V3.X/01_CMOS_OV7725_RGB640480/src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v"/>
        <Attr Name="ImportTime" Val="1492823990"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA_Learning/ZYNQ_code/HDMI/Zybo-Z7-20-HDMI/src/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1540626973"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/cam_ov7670_read_example.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../repo/ball_locator_1.0/src/cam_ov7670_read_example.v"/>
        <Attr Name="ImportTime" Val="1519646000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/pynq-z2_v1.0.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA_Learning/ZYNQ_code/HDMI/Zybo-Z7-20-HDMI/src/constraints/pynq-z2_v1.0.xdc"/>
        <Attr Name="ImportTime" Val="1538051865"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
    <Step Id="synth_design">
      <Option Id="FsmExtraction">0</Option>
      <Option Id="FlattenHierarchy">1</Option>
      <Option Id="Directive">0</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_subset_converter_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconcat_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_vdma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_ps7_0_133M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_subset_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_v_vid_in_axi4s_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_v_axi4s_vid_out_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rgb2dvi_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconstant_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ila_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_CMOS_Capture_RGB565_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_v_tc_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_1_1"/>
</GenRun>
