

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Loop_loop_18_proc5'
================================================================
* Date:           Wed Oct  8 15:53:21 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1031|     1031|  10.310 us|  10.310 us|  1031|  1031|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_18  |     1029|     1029|         7|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 10 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_mask_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_stream = alloca i64 1" [activation_accelerator.cpp:397]   --->   Operation 13 'alloca' 'x_stream' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_8 = load i11 %i" [activation_accelerator.cpp:415]   --->   Operation 18 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%icmp_ln413 = icmp_eq  i11 %i_8, i11 1024" [activation_accelerator.cpp:413]   --->   Operation 19 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%add_ln413 = add i11 %i_8, i11 1" [activation_accelerator.cpp:413]   --->   Operation 21 'add' 'add_ln413' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln413 = br i1 %icmp_ln413, void %for.body.i.i, void %float_mask_safe_softmax_for.cond.i.exit.exitStub" [activation_accelerator.cpp:413]   --->   Operation 22 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_8, i32 2, i32 9" [activation_accelerator.cpp:415]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i8 %lshr_ln" [activation_accelerator.cpp:415]   --->   Operation 24 'zext' 'zext_ln415' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln415 = trunc i11 %i_8" [activation_accelerator.cpp:415]   --->   Operation 25 'trunc' 'trunc_ln415' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln415" [activation_accelerator.cpp:415]   --->   Operation 26 'getelementptr' 'x_0_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%x_0_load = load i8 %x_0_addr" [activation_accelerator.cpp:415]   --->   Operation 27 'load' 'x_0_load' <Predicate = (!icmp_ln413)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln415" [activation_accelerator.cpp:415]   --->   Operation 28 'getelementptr' 'x_1_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%x_1_load = load i8 %x_1_addr" [activation_accelerator.cpp:415]   --->   Operation 29 'load' 'x_1_load' <Predicate = (!icmp_ln413)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln415" [activation_accelerator.cpp:415]   --->   Operation 30 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:415]   --->   Operation 31 'load' 'x_2_load' <Predicate = (!icmp_ln413)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln415" [activation_accelerator.cpp:415]   --->   Operation 32 'getelementptr' 'x_3_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%x_3_load = load i8 %x_3_addr" [activation_accelerator.cpp:415]   --->   Operation 33 'load' 'x_3_load' <Predicate = (!icmp_ln413)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mask_0_addr = getelementptr i32 %mask_0, i64 0, i64 %zext_ln415" [activation_accelerator.cpp:416]   --->   Operation 34 'getelementptr' 'mask_0_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%mask_0_load = load i8 %mask_0_addr" [activation_accelerator.cpp:416]   --->   Operation 35 'load' 'mask_0_load' <Predicate = (!icmp_ln413)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mask_1_addr = getelementptr i32 %mask_1, i64 0, i64 %zext_ln415" [activation_accelerator.cpp:416]   --->   Operation 36 'getelementptr' 'mask_1_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%mask_1_load = load i8 %mask_1_addr" [activation_accelerator.cpp:416]   --->   Operation 37 'load' 'mask_1_load' <Predicate = (!icmp_ln413)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mask_2_addr = getelementptr i32 %mask_2, i64 0, i64 %zext_ln415" [activation_accelerator.cpp:416]   --->   Operation 38 'getelementptr' 'mask_2_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%mask_2_load = load i8 %mask_2_addr" [activation_accelerator.cpp:416]   --->   Operation 39 'load' 'mask_2_load' <Predicate = (!icmp_ln413)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mask_3_addr = getelementptr i32 %mask_3, i64 0, i64 %zext_ln415" [activation_accelerator.cpp:416]   --->   Operation 40 'getelementptr' 'mask_3_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%mask_3_load = load i8 %mask_3_addr" [activation_accelerator.cpp:416]   --->   Operation 41 'load' 'mask_3_load' <Predicate = (!icmp_ln413)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.94ns)   --->   "%icmp_ln421 = icmp_eq  i11 %i_8, i11 0" [activation_accelerator.cpp:421]   --->   Operation 42 'icmp' 'icmp_ln421' <Predicate = (!icmp_ln413)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln413 = store i11 %add_ln413, i11 %i" [activation_accelerator.cpp:413]   --->   Operation 43 'store' 'store_ln413' <Predicate = (!icmp_ln413)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%x_0_load = load i8 %x_0_addr" [activation_accelerator.cpp:415]   --->   Operation 44 'load' 'x_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%x_1_load = load i8 %x_1_addr" [activation_accelerator.cpp:415]   --->   Operation 45 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:415]   --->   Operation 46 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%x_3_load = load i8 %x_3_addr" [activation_accelerator.cpp:415]   --->   Operation 47 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/1] (0.52ns)   --->   "%x_val = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_0_load, i32 %x_1_load, i32 %x_2_load, i32 %x_3_load, i2 %trunc_ln415" [activation_accelerator.cpp:415]   --->   Operation 48 'mux' 'x_val' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%mask_0_load = load i8 %mask_0_addr" [activation_accelerator.cpp:416]   --->   Operation 49 'load' 'mask_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%mask_1_load = load i8 %mask_1_addr" [activation_accelerator.cpp:416]   --->   Operation 50 'load' 'mask_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%mask_2_load = load i8 %mask_2_addr" [activation_accelerator.cpp:416]   --->   Operation 51 'load' 'mask_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%mask_3_load = load i8 %mask_3_addr" [activation_accelerator.cpp:416]   --->   Operation 52 'load' 'mask_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.52ns)   --->   "%mask_val = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %mask_0_load, i32 %mask_1_load, i32 %mask_2_load, i32 %mask_3_load, i2 %trunc_ln415" [activation_accelerator.cpp:416]   --->   Operation 53 'mux' 'mask_val' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 54 [3/3] (7.01ns)   --->   "%x_mask_val = fmul i32 %x_val, i32 %mask_val" [activation_accelerator.cpp:417]   --->   Operation 54 'fmul' 'x_mask_val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 55 [2/3] (7.01ns)   --->   "%x_mask_val = fmul i32 %x_val, i32 %mask_val" [activation_accelerator.cpp:417]   --->   Operation 55 'fmul' 'x_mask_val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 56 [1/3] (7.01ns)   --->   "%x_mask_val = fmul i32 %x_val, i32 %mask_val" [activation_accelerator.cpp:417]   --->   Operation 56 'fmul' 'x_mask_val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %max_val"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%max_val_load_1 = load i32 %max_val" [activation_accelerator.cpp:421]   --->   Operation 57 'load' 'max_val_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln419 = bitcast i32 %x_val" [activation_accelerator.cpp:419]   --->   Operation 58 'bitcast' 'bitcast_ln419' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln418 = bitcast i32 %x_mask_val" [activation_accelerator.cpp:418]   --->   Operation 59 'bitcast' 'bitcast_ln418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.75ns)   --->   "%write_ln418 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_mask_stream, i32 %bitcast_ln418" [activation_accelerator.cpp:418]   --->   Operation 60 'write' 'write_ln418' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>
ST_6 : Operation 61 [1/1] (1.63ns)   --->   "%write_ln419 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_stream, i32 %bitcast_ln419" [activation_accelerator.cpp:419]   --->   Operation 61 'write' 'write_ln419' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln418, i32 23, i32 30" [activation_accelerator.cpp:421]   --->   Operation 62 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln421 = trunc i32 %bitcast_ln418" [activation_accelerator.cpp:421]   --->   Operation 63 'trunc' 'trunc_ln421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.84ns)   --->   "%icmp_ln421_1 = icmp_ne  i8 %tmp, i8 255" [activation_accelerator.cpp:421]   --->   Operation 64 'icmp' 'icmp_ln421_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.05ns)   --->   "%icmp_ln421_2 = icmp_eq  i23 %trunc_ln421, i23 0" [activation_accelerator.cpp:421]   --->   Operation 65 'icmp' 'icmp_ln421_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %x_mask_val, i32 %max_val_load_1" [activation_accelerator.cpp:421]   --->   Operation 66 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%max_val_load = load i32 %max_val"   --->   Operation 83 'load' 'max_val_load' <Predicate = (icmp_ln413)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %max_val_load"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln413)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.94>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln414 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:414]   --->   Operation 67 'specpipeline' 'specpipeline_ln414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln415 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [activation_accelerator.cpp:415]   --->   Operation 68 'specloopname' 'specloopname_ln415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln421 = bitcast i32 %max_val_load_1" [activation_accelerator.cpp:421]   --->   Operation 69 'bitcast' 'bitcast_ln421' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln421, i32 23, i32 30" [activation_accelerator.cpp:421]   --->   Operation 70 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln421_1 = trunc i32 %bitcast_ln421" [activation_accelerator.cpp:421]   --->   Operation 71 'trunc' 'trunc_ln421_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln421)   --->   "%or_ln421_1 = or i1 %icmp_ln421_2, i1 %icmp_ln421_1" [activation_accelerator.cpp:421]   --->   Operation 72 'or' 'or_ln421_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.84ns)   --->   "%icmp_ln421_3 = icmp_ne  i8 %tmp_1, i8 255" [activation_accelerator.cpp:421]   --->   Operation 73 'icmp' 'icmp_ln421_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.05ns)   --->   "%icmp_ln421_4 = icmp_eq  i23 %trunc_ln421_1, i23 0" [activation_accelerator.cpp:421]   --->   Operation 74 'icmp' 'icmp_ln421_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln421)   --->   "%or_ln421_2 = or i1 %icmp_ln421_4, i1 %icmp_ln421_3" [activation_accelerator.cpp:421]   --->   Operation 75 'or' 'or_ln421_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %x_mask_val, i32 %max_val_load_1" [activation_accelerator.cpp:421]   --->   Operation 76 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln421)   --->   "%and_ln421 = and i1 %or_ln421_1, i1 %or_ln421_2" [activation_accelerator.cpp:421]   --->   Operation 77 'and' 'and_ln421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln421)   --->   "%and_ln421_1 = and i1 %and_ln421, i1 %tmp_2" [activation_accelerator.cpp:421]   --->   Operation 78 'and' 'and_ln421_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln421 = or i1 %and_ln421_1, i1 %icmp_ln421" [activation_accelerator.cpp:421]   --->   Operation 79 'or' 'or_ln421' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_2 = select i1 %or_ln421, i32 %x_mask_val, i32 %max_val_load_1" [activation_accelerator.cpp:421]   --->   Operation 80 'select' 'max_val_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln413 = store i32 %max_val_2, i32 %max_val" [activation_accelerator.cpp:413]   --->   Operation 81 'store' 'store_ln413' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln413 = br void %for.cond.i.i" [activation_accelerator.cpp:413]   --->   Operation 82 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:415) on local variable 'i' [19]  (0 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:415) [31]  (0 ns)
	'load' operation ('x_0_load', activation_accelerator.cpp:415) on array 'x_0' [32]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:415) on array 'x_0' [32]  (1.24 ns)
	'mux' operation ('x_val', activation_accelerator.cpp:415) [39]  (0.525 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x_mask_val', activation_accelerator.cpp:417) [50]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x_mask_val', activation_accelerator.cpp:417) [50]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x_mask_val', activation_accelerator.cpp:417) [50]  (7.02 ns)

 <State 6>: 2.78ns
The critical path consists of the following:
	'load' operation ('max_val_load_1', activation_accelerator.cpp:421) on local variable 'max_val' [25]  (0 ns)
	'fcmp' operation ('tmp_2', activation_accelerator.cpp:421) [65]  (2.78 ns)

 <State 7>: 3.94ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', activation_accelerator.cpp:421) [65]  (2.78 ns)
	'and' operation ('and_ln421_1', activation_accelerator.cpp:421) [67]  (0 ns)
	'or' operation ('or_ln421', activation_accelerator.cpp:421) [69]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:421) [70]  (0.449 ns)
	'store' operation ('store_ln413', activation_accelerator.cpp:413) of variable 'max_val', activation_accelerator.cpp:421 on local variable 'max_val' [72]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
