/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NOC_BLK_CTRL_NOCMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_NOC_BLK_CTRL_NOCMIX.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for NOC_BLK_CTRL_NOCMIX
 *
 * CMSIS Peripheral Access Layer for NOC_BLK_CTRL_NOCMIX
 */

#if !defined(PERI_NOC_BLK_CTRL_NOCMIX_H_)
#define PERI_NOC_BLK_CTRL_NOCMIX_H_              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NOC_BLK_CTRL_NOCMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_BLK_CTRL_NOCMIX_Peripheral_Access_Layer NOC_BLK_CTRL_NOCMIX Peripheral Access Layer
 * @{
 */

/** NOC_BLK_CTRL_NOCMIX - Register Layout Typedef */
typedef struct {
  __IO uint32_t DEXSC_ERR;                         /**< DEXSC error response configuration, offset: 0x0 */
       uint8_t RESERVED_0[8];
  __IO uint32_t CACHE_ATTR;                        /**< AxCACHE[1] override configuration register, offset: 0xC */
       uint8_t RESERVED_1[20];
  __IO uint32_t TIE_VALUE;                         /**< GPR for uncertain tie0 or tie1, offset: 0x24 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_0;          /**< AXI beat limiter 0 configuration, offset: 0x28 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_1;          /**< AXI beat limiter 1 configuration, offset: 0x2C */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_2;          /**< AXI beat limiter 2 configuration, offset: 0x30 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_3;          /**< AXI beat limiter 3 configuration, offset: 0x34 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_4;          /**< AXI beat limiter 4 configuration, offset: 0x38 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_5;          /**< AXI beat limiter 5 configuration, offset: 0x3C */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_6;          /**< AXI beat limiter 6 configuration, offset: 0x40 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_7;          /**< AXI beat limiter 7 configuration, offset: 0x44 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_8;          /**< AXI beat limiter 8 configuration, offset: 0x48 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_9;          /**< AXI beat limiter 9 configuration, offset: 0x4C */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_10;         /**< AXI beat limiter 10 configuration, offset: 0x50 */
  __IO uint32_t WAKEUPMIX_PRESSURE_HURRY;          /**< WAKEUPMIX pressure/hurry value configuration, offset: 0x54 */
  __IO uint32_t VPUMIX_PRESSURE_HURRY;             /**< VPUMIX pressure/hurry value configuration, offset: 0x58 */
  __IO uint32_t HSIOMIX_PRESSURE_HURRY;            /**< HSIOMUX pressure/hurry value configuration, offset: 0x5C */
  __IO uint32_t MMU700_PRESSURE_HURRY;             /**< MMU700 pressure/hurry value configuration, offset: 0x60 */
  __IO uint32_t NETCMIX_PRESSURE_HURRY;            /**< NETCMIX pressure/hurry value configuration, offset: 0x64 */
  __IO uint32_t DISPLAYMIX_RT_PRESSURE_HURRY;      /**< DISPLAYMIX_RT pressure/hurry value configuration, offset: 0x68 */
  __IO uint32_t GPUMIX_PRESSURE_HURRY;             /**< GPUMIX pressure/hurry value configuration, offset: 0x6C */
  __IO uint32_t NPUMIX_PRESSURE_HURRY;             /**< NPUMIX pressure/hurry value configuration, offset: 0x70 */
  __IO uint32_t GIC700_PRESSURE_HURRY;             /**< GIC700 pressure/hurry value configuration, offset: 0x74 */
  __IO uint32_t CORTEXAMIX_B_PRESSURE_HURRY;       /**< CORTEXAMIX B pressure/hurry value configuration, offset: 0x78 */
  __IO uint32_t CORTEXAMIX_A_PRESSURE_HURRY;       /**< CORTEXAMIX A pressure/hurry value configuration, offset: 0x7C */
  __IO uint32_t OCRAM_SGLECC_ERR_INT;              /**< OCRAM single ECC error interrupt flag, offset: 0x80 */
       uint8_t RESERVED_2[60];
  __IO uint32_t NIU_TO_CTRL_WAKEUP;                /**< WAKEUPMIX NIU Timeout Control Register, offset: 0xC0 */
  __IO uint32_t NIU_TO_CTRL_CORTEXA;               /**< CORTEXAMIX NIU Timeout Control Register, offset: 0xC4 */
  __IO uint32_t NIU_TO_CTRL_GIC700;                /**< GIC700 NIU Timeout Control Register, offset: 0xC8 */
  __IO uint32_t NIU_TO_CTRL_NPU;                   /**< NPUMIX NIU Timeout Control Register, offset: 0xCC */
  __IO uint32_t NIU_TO_CTRL_GPU;                   /**< GPUMIX NIU Timeout Control Register, offset: 0xD0 */
  __IO uint32_t NIU_TO_CTRL_CAMERA;                /**< CAMERAMIX NIU Timeout Control Register, offset: 0xD4 */
  __IO uint32_t NIU_TO_CTRL_DISPLAY_RT;            /**< DISPLAYMIX (real time) NIU Timeout Control Register, offset: 0xD8 */
  __IO uint32_t NIU_TO_CTRL_NETC;                  /**< NETCMIX NIU Timeout Control Register, offset: 0xDC */
  __IO uint32_t NIU_TO_CTRL_MMU700;                /**< MMU700 NIU Timeout Control Register, offset: 0xE0 */
  __IO uint32_t NIU_TO_CTRL_HSIO;                  /**< HSIOMIX NIU Timeout Control Register, offset: 0xE4 */
  __IO uint32_t NIU_TO_CTRL_DISPLAY_BE;            /**< DISPLAYMIX (best effort) NIU Timeout Control Register, offset: 0xE8 */
  __IO uint32_t NIU_TO_CTRL_VPU;                   /**< VPUMIX NIU Timeout Control Register, offset: 0xEC */
  __IO uint32_t INITIATOR_TIMEOUT;                 /**< Register for initiator timeout, offset: 0xF0 */
} NOC_BLK_CTRL_NOCMIX_Type;

/* ----------------------------------------------------------------------------
   -- NOC_BLK_CTRL_NOCMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_BLK_CTRL_NOCMIX_Register_Masks NOC_BLK_CTRL_NOCMIX Register Masks
 * @{
 */

/*! @name DEXSC_ERR - DEXSC error response configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN_SHIFT (0U)
/*! NPU_ERR_RESP_EN - NPU RAM error response enable */
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN_SHIFT (1U)
/*! NPU_EXC_ERR_RESP_EN - NPU RAM exclusive access error response enable */
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN_SHIFT (2U)
/*! NPU_LOCK_ERR_RESP_EN - NPU RAM lock error response enable */
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN_MASK)
/*! @} */

/*! @name CACHE_ATTR - AxCACHE[1] override configuration register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN_SHIFT (0U)
/*! WAKEUPMIX_ARCACHE_EN - WAKEUPMIX ARCACHE[1] override enable */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN_SHIFT (1U)
/*! WAKEUPMIX_AWCACHE_EN - WAKEUPMIX AWCACHE[1] override enable */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN_SHIFT (2U)
/*! CACHE_ARCACHE_EN - CACHE ARCACHE[1] override enable */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN_MASK (0x8U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN_SHIFT (3U)
/*! CACHE_AWCACHE_EN - CACHE AWCACHE[1] override enable */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN_MASK (0x10U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN_SHIFT (4U)
/*! HSIOMIX_ARCACHE_EN - HSIOMIX ARCACHE[1] override enable */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN_MASK (0x20U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN_SHIFT (5U)
/*! HSIOMIX_AWCACHE_EN - HSIOMIX AWCACHE[1] override enable */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_MASK (0x10000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_SHIFT (16U)
/*! WAKEUPMIX_ARCACHE - WAKEUPMIX ARCACHE[1] override value */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_MASK (0x20000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_SHIFT (17U)
/*! WAKEUPMIX_AWCACHE - WAKEUPMIX AWCACHE[1] override value */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_MASK (0x40000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_SHIFT (18U)
/*! CACHE_ARCACHE - CACHE ARCACHE[1] override value */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_MASK (0x80000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_SHIFT (19U)
/*! CACHE_AWCACHE - CACHE AWCACHE[1] override value */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_MASK (0x100000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_SHIFT (20U)
/*! HSIOMIX_ARCACHE - HSIOMIX ARCACHE[1] override value */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_MASK (0x200000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_SHIFT (21U)
/*! HSIOMIX_AWCACHE - HSIOMIX AWCACHE[1] override value */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_MASK)
/*! @} */

/*! @name TIE_VALUE - GPR for uncertain tie0 or tie1 */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB_MASK (0xFU)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB_SHIFT (0U)
/*! AIPS4_HBSTRB - AIPS4_HBSTRB tie */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS_MASK (0x40U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS_SHIFT (6U)
/*! GICT_ALLOW_NS - GICT_ALLOW_NS */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS_MASK (0x80U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS_SHIFT (7U)
/*! GICP_ALLOW_NS - GICP_ALLOW_NS tie */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S_MASK (0x3C0000U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S_SHIFT (18U)
/*! ARSNOOP_S - ARSNOOP_S tie */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S_MASK (0x3C00000U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S_SHIFT (22U)
/*! AWSNOOP_S - AWNSOOP_S tie */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD_MASK (0x20000000U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD_SHIFT (29U)
/*! DFTRAMHOLD - DFTRAMHOLD tie */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_0 - AXI beat limiter 0 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 0 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_1 - AXI beat limiter 1 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 1 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_2 - AXI beat limiter 2 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 2 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_3 - AXI beat limiter 3 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 3 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_4 - AXI beat limiter 4 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 4 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_5 - AXI beat limiter 5 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 5 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_6 - AXI beat limiter 6 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 6 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_7 - AXI beat limiter 7 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 7 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_8 - AXI beat limiter 8 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 8 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_9 - AXI beat limiter 9 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 9 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_10 - AXI beat limiter 10 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE_SHIFT (0U)
/*! ENABLE - Beat limiter 10 enable */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst beat limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT_MASK)
/*! @} */

/*! @name WAKEUPMIX_PRESSURE_HURRY - WAKEUPMIX pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - WAKEUPMIX hurry value */
#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - WAKUPMIX pressure value */
#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name VPUMIX_PRESSURE_HURRY - VPUMIX pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - VPUMIX pressure value */
#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - VPUMIX pressure value */
#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name HSIOMIX_PRESSURE_HURRY - HSIOMUX pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - HSIOMIX hurry value */
#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - HSIOMIX pressure value */
#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name MMU700_PRESSURE_HURRY - MMU700 pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - MMU700 hurry value */
#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - MMU700 pressure value */
#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name NETCMIX_PRESSURE_HURRY - NETCMIX pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - NETCMIX pressure value */
#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - NETCMIX pressure value */
#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name DISPLAYMIX_RT_PRESSURE_HURRY - DISPLAYMIX_RT pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - DISPLAYMIX_RT hurry value */
#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - DISPLAYMIX_RT pressure value */
#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name GPUMIX_PRESSURE_HURRY - GPUMIX pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - GPUMIX hurry value */
#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - GPUMIX pressure value */
#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name NPUMIX_PRESSURE_HURRY - NPUMIX pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - NPUMIX hurry value */
#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - NPUMIX pressure value */
#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name GIC700_PRESSURE_HURRY - GIC700 pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - GIC700 hurry value */
#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - GIC700 pressure value */
#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name CORTEXAMIX_B_PRESSURE_HURRY - CORTEXAMIX B pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - CORTEXAMIX B hurry value */
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - CORTEXAMIX B pressure value */
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name CORTEXAMIX_A_PRESSURE_HURRY - CORTEXAMIX A pressure/hurry value configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - CORTEXAMIX A hurry value */
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - CORTEXAMIX A pressure value */
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name OCRAM_SGLECC_ERR_INT - OCRAM single ECC error interrupt flag */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF_SHIFT (0U)
/*! SGL_ECC_ERR_IF - OCRAM single ECC error interrupt flag */
#define NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF_SHIFT)) & NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_WAKEUP - WAKEUPMIX NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_CORTEXA - CORTEXAMIX NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_GIC700 - GIC700 NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_NPU - NPUMIX NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_GPU - GPUMIX NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_CAMERA - CAMERAMIX NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_DISPLAY_RT - DISPLAYMIX (real time) NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_NETC - NETCMIX NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_MMU700 - MMU700 NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_HSIO - HSIOMIX NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_DISPLAY_BE - DISPLAYMIX (best effort) NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_VPU - VPUMIX NIU Timeout Control Register */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division ratio for external reference clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD_SHIFT (15U)
/*! UPD - Update clock division ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS_SHIFT (31U)
/*! DIS - Disable timeout
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS_MASK)
/*! @} */

/*! @name INITIATOR_TIMEOUT - Register for initiator timeout */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout_SHIFT (0U)
/*! m_creg_timeout - Initiator timeout for m_creg */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout_SHIFT (1U)
/*! m_e_0_rd_timeout - WAKEUPMIX (m_e_0) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout_SHIFT (2U)
/*! m_e_0_wr_timeout - WAKEUPMIX (m_e_0) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout_MASK (0x8U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout_SHIFT (3U)
/*! m_e_1a_rd_timeout - CORTEXAMIX (m_e_1a) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout_MASK (0x10U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout_SHIFT (4U)
/*! m_e_1a_wr_timeout - CORTEXAMIX (m_e_1a) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout_MASK (0x20U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout_SHIFT (5U)
/*! m_e_1b_rd_timeout - CORTEXAMIX (m_e_1b) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout_MASK (0x40U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout_SHIFT (6U)
/*! m_e_1b_wr_timeout - CORTEXAMIX (m_e_1b) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout_MASK (0x80U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout_SHIFT (7U)
/*! m_e_2_rd_timeout - GIC-700 (m_e_2) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout_MASK (0x100U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout_SHIFT (8U)
/*! m_e_2_wr_timeout - GIC-700 (m_e_2) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout_MASK (0x200U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout_SHIFT (9U)
/*! m_e_3_rd_timeout - NPUMIX (m_e_3) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout_MASK (0x400U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout_SHIFT (10U)
/*! m_e_3_wr_timeout - NPUMIX (m_e_3) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout_MASK (0x800U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout_SHIFT (11U)
/*! m_e_4_rd_timeout - GPUMIX (m_e_4) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout_MASK (0x1000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout_SHIFT (12U)
/*! m_e_4_wr_timeout - GPUMIX (m_e_4) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout_MASK (0x2000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout_SHIFT (13U)
/*! m_e_5_rd_timeout - CAMERAMIX (m_e_5) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout_MASK (0x4000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout_SHIFT (14U)
/*! m_e_5_wr_timeout - CAMERAMIX (m_e_5) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout_SHIFT (15U)
/*! m_e_6_rd_timeout - DISPLAYMIX (m_e_6) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout_MASK (0x20000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout_SHIFT (17U)
/*! m_e_7_rd_timeout - NETCMIX (m_e_7) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout_MASK (0x40000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout_SHIFT (18U)
/*! m_e_7_wr_timeout - NETCMIX (m_e_7) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout_MASK (0x80000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout_SHIFT (19U)
/*! m_e_8_rd_timeout - MMU-700 (m_e_8) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout_MASK (0x100000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout_SHIFT (20U)
/*! m_e_8_wr_timeout - MMU-700 (m_e_8) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout_MASK (0x200000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout_SHIFT (21U)
/*! m_e_9_rd_timeout - HSIOMIX (m_e_9) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout_MASK (0x400000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout_SHIFT (22U)
/*! m_e_9_wr_timeout - HSIOMIX (m_e_9) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout_MASK (0x800000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout_SHIFT (23U)
/*! m_e_10_rd_timeout - DISPLAYMIX (m_e_10) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout_MASK (0x1000000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout_SHIFT (24U)
/*! m_e_10_wr_timeout - DISPLAYMIX (m_e_10) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout_MASK (0x2000000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout_SHIFT (25U)
/*! m_e_11_rd_timeout - GPUMIX (m_e_11) read timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout_MASK (0x4000000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout_SHIFT (26U)
/*! m_e_11_wr_timeout - GPUMIX (m_e_11) write timeout */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NOC_BLK_CTRL_NOCMIX_Register_Masks */


/*!
 * @}
 */ /* end of group NOC_BLK_CTRL_NOCMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_NOC_BLK_CTRL_NOCMIX_H_ */

