# Benchmark "faults\fault_EQL__false_8_frames" written by ABC on Tue Dec 06 01:11:01 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n74         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, USCITE_REG_2__WFCIRCUIT_01 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( CONT_EQL_00, n74 )
n76         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n77         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n78         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n77 )
n79         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, n76 )
n80         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n81         = LUT 0x1 ( n79, n80 )
n82         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n81 )
n83         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n84         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n76 )
n85         = LUT 0x1 ( n83, n84 )
n86         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n87         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n78 )
n88         = LUT 0x4 ( n86, n87 )
n89         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n90         = LUT 0x1 ( n76, n89 )
n91         = LUT 0x4 ( n83, n90 )
n92         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, n91 )
n93         = LUT 0x4 ( USCITE_REG_2__WFCIRCUIT_01, n85 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n82 )
n95         = LUT 0x4 ( n85, USCITE_REG_2__WFCIRCUIT_02 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( CONT_EQL_01, n95 )
n97         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n85 )
n98         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n82 )
n99         = LUT 0x4 ( n85, n98 )
n100        = LUT 0x4 ( n82, n97 )
n101        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n85 )
n102        = LUT 0x1 ( n100, n101 )
n103        = LUT 0x8 ( n82, n102 )
n104        = LUT 0x1 ( n82, n85 )
n105        = LUT 0x8 ( n82, n97 )
n106        = LUT 0x1 ( n104, n105 )
n107        = LUT 0x4 ( n82, n85 )
n108        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n99 )
n109        = LUT 0x4 ( n107, n108 )
n110        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n85 )
n111        = LUT 0x1 ( n97, n110 )
n112        = LUT 0x4 ( n104, n111 )
n113        = LUT 0x4 ( n82, n112 )
n114        = LUT 0x4 ( USCITE_REG_2__WFCIRCUIT_02, n106 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n103 )
n116        = LUT 0x4 ( n106, USCITE_REG_2__WFCIRCUIT_03 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( CONT_EQL_02, n116 )
n118        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n106 )
n119        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n103 )
n120        = LUT 0x4 ( n106, n119 )
n121        = LUT 0x4 ( n103, n118 )
n122        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n106 )
n123        = LUT 0x1 ( n121, n122 )
n124        = LUT 0x8 ( n103, n123 )
n125        = LUT 0x1 ( n103, n106 )
n126        = LUT 0x8 ( n103, n118 )
n127        = LUT 0x1 ( n125, n126 )
n128        = LUT 0x4 ( n103, n106 )
n129        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n120 )
n130        = LUT 0x4 ( n128, n129 )
n131        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n106 )
n132        = LUT 0x1 ( n118, n131 )
n133        = LUT 0x4 ( n125, n132 )
n134        = LUT 0x4 ( n103, n133 )
n135        = LUT 0x4 ( USCITE_REG_2__WFCIRCUIT_03, n127 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n124 )
n137        = LUT 0x4 ( n127, USCITE_REG_2__WFCIRCUIT_04 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( CONT_EQL_03, n137 )
n139        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n127 )
n140        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n124 )
n141        = LUT 0x4 ( n127, n140 )
n142        = LUT 0x4 ( n124, n139 )
n143        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n127 )
n144        = LUT 0x1 ( n142, n143 )
n145        = LUT 0x8 ( n124, n144 )
n146        = LUT 0x1 ( n124, n127 )
n147        = LUT 0x8 ( n124, n139 )
n148        = LUT 0x1 ( n146, n147 )
n149        = LUT 0x4 ( n124, n127 )
n150        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n141 )
n151        = LUT 0x4 ( n149, n150 )
n152        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n127 )
n153        = LUT 0x1 ( n139, n152 )
n154        = LUT 0x4 ( n146, n153 )
n155        = LUT 0x4 ( n124, n154 )
n156        = LUT 0x4 ( USCITE_REG_2__WFCIRCUIT_04, n148 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n145 )
n158        = LUT 0x4 ( n148, USCITE_REG_2__WFCIRCUIT_05 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( CONT_EQL_04, n158 )
n160        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n148 )
n161        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n145 )
n162        = LUT 0x4 ( n148, n161 )
n163        = LUT 0x4 ( n145, n160 )
n164        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n148 )
n165        = LUT 0x1 ( n163, n164 )
n166        = LUT 0x8 ( n145, n165 )
n167        = LUT 0x1 ( n145, n148 )
n168        = LUT 0x8 ( n145, n160 )
n169        = LUT 0x1 ( n167, n168 )
n170        = LUT 0x4 ( n145, n148 )
n171        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n162 )
n172        = LUT 0x4 ( n170, n171 )
n173        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n148 )
n174        = LUT 0x1 ( n160, n173 )
n175        = LUT 0x4 ( n167, n174 )
n176        = LUT 0x4 ( n145, n175 )
n177        = LUT 0x4 ( USCITE_REG_2__WFCIRCUIT_05, n169 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n166 )
n179        = LUT 0x4 ( n169, USCITE_REG_2__WFCIRCUIT_06 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( CONT_EQL_05, n179 )
n181        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n169 )
n182        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n166 )
n183        = LUT 0x4 ( n169, n182 )
n184        = LUT 0x4 ( n166, n181 )
n185        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n169 )
n186        = LUT 0x1 ( n184, n185 )
n187        = LUT 0x8 ( n166, n186 )
n188        = LUT 0x1 ( n166, n169 )
n189        = LUT 0x8 ( n166, n181 )
n190        = LUT 0x1 ( n188, n189 )
n191        = LUT 0x4 ( n166, n169 )
n192        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n183 )
n193        = LUT 0x4 ( n191, n192 )
n194        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n169 )
n195        = LUT 0x1 ( n181, n194 )
n196        = LUT 0x4 ( n188, n195 )
n197        = LUT 0x4 ( n166, n196 )
n198        = LUT 0x4 ( USCITE_REG_2__WFCIRCUIT_06, n190 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n187 )
n200        = LUT 0x4 ( n190, USCITE_REG_2__WFCIRCUIT_07 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( CONT_EQL_06, n200 )
n202        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n190 )
n203        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n187 )
n204        = LUT 0x4 ( n190, n203 )
n205        = LUT 0x1 ( n187, n190 )
n206        = LUT 0x8 ( n187, n202 )
n207        = LUT 0x1 ( n205, n206 )
n208        = LUT 0x4 ( n187, n190 )
n209        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n204 )
n210        = LUT 0x4 ( n208, n209 )
n211        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n190 )
n212        = LUT 0x1 ( n202, n211 )
n213        = LUT 0x4 ( n205, n212 )
n214        = LUT 0x4 ( n187, n213 )
n215        = LUT 0x4 ( USCITE_REG_2__WFCIRCUIT_07, n207 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n88 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n92 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n93 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_01 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n109 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n113 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n114 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_02 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n130 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n134 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n135 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_03 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n151 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n155 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n156 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_04 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n172 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n176 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n177 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_05 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n193 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n197 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n198 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_06 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n210 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n214 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n215 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_07 )
