
bigmotor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011e  00800100  000049b4  00004a48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000049b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000127  0080021e  0080021e  00004b66  2**0
                  ALLOC
  3 .stab         00000f90  00000000  00000000  00004b68  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000002fe  00000000  00000000  00005af8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000400  00000000  00000000  00005df6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000018c9  00000000  00000000  000061f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00008400  00000000  00000000  00007abf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000323c  00000000  00000000  0000febf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00005b6d  00000000  00000000  000130fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000ef0  00000000  00000000  00018c68  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000297f  00000000  00000000  00019b58  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000038cc  00000000  00000000  0001c4d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000a3c  00000000  00000000  0001fda3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000360  00000000  00000000  000207df  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
       8:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
       c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      10:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      14:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      18:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      1c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      20:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      24:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      28:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      2c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      30:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      34:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      38:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      3c:	0c 94 d2 1a 	jmp	0x35a4	; 0x35a4 <__vector_15>
      40:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      44:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      48:	0c 94 f4 10 	jmp	0x21e8	; 0x21e8 <__vector_18>
      4c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      50:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      54:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      58:	0c 94 da 0c 	jmp	0x19b4	; 0x19b4 <__vector_22>
      5c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      60:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      64:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      68:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      6c:	0c 94 b7 0d 	jmp	0x1b6e	; 0x1b6e <__vector_27>
      70:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      74:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      78:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>

0000007c <BoardDescription>:
      7c:	44 72 69 76 65 73 20 44 43 20 6d 6f 74 6f 72 00     Drives DC motor.

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d4 e0       	ldi	r29, 0x04	; 4
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e4 eb       	ldi	r30, 0xB4	; 180
      a0:	f9 e4       	ldi	r31, 0x49	; 73
      a2:	02 c0       	rjmp	.+4      	; 0xa8 <__do_copy_data+0x10>
      a4:	05 90       	lpm	r0, Z+
      a6:	0d 92       	st	X+, r0
      a8:	ae 31       	cpi	r26, 0x1E	; 30
      aa:	b1 07       	cpc	r27, r17
      ac:	d9 f7       	brne	.-10     	; 0xa4 <__do_copy_data+0xc>

000000ae <__do_clear_bss>:
      ae:	13 e0       	ldi	r17, 0x03	; 3
      b0:	ae e1       	ldi	r26, 0x1E	; 30
      b2:	b2 e0       	ldi	r27, 0x02	; 2
      b4:	01 c0       	rjmp	.+2      	; 0xb8 <.do_clear_bss_start>

000000b6 <.do_clear_bss_loop>:
      b6:	1d 92       	st	X+, r1

000000b8 <.do_clear_bss_start>:
      b8:	a5 34       	cpi	r26, 0x45	; 69
      ba:	b1 07       	cpc	r27, r17
      bc:	e1 f7       	brne	.-8      	; 0xb6 <.do_clear_bss_loop>
      be:	0e 94 1f 01 	call	0x23e	; 0x23e <main>
      c2:	0c 94 d8 24 	jmp	0x49b0	; 0x49b0 <_exit>

000000c6 <__bad_interrupt>:
      c6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ca <_Z24can_prep_eeprom_dump_msgP4sCANPh>:
#include "adc.h"
#include "configuration.h"
#include "calibrations.h"

void can_prep_eeprom_dump_msg( sCAN* mMsg, byte* addr )
{
      ca:	0f 93       	push	r16
      cc:	1f 93       	push	r17
      ce:	cf 93       	push	r28
      d0:	df 93       	push	r29
      d2:	ec 01       	movw	r28, r24
      d4:	8b 01       	movw	r16, r22
	mMsg->id  = create_CAN_eid( 0x0111, MyInstance );
      d6:	81 e1       	ldi	r24, 0x11	; 17
      d8:	91 e0       	ldi	r25, 0x01	; 1
      da:	60 91 c3 02 	lds	r22, 0x02C3
      de:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
      e2:	68 83       	st	Y, r22
      e4:	79 83       	std	Y+1, r23	; 0x01
      e6:	8a 83       	std	Y+2, r24	; 0x02
      e8:	9b 83       	std	Y+3, r25	; 0x03
    mMsg->data[0] = (eeprom_read_byte( addr++ ));
      ea:	98 01       	movw	r18, r16
      ec:	2f 5f       	subi	r18, 0xFF	; 255
      ee:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
      f0:	f9 99       	sbic	0x1f, 1	; 31
      f2:	fe cf       	rjmp	.-4      	; 0xf0 <_Z24can_prep_eeprom_dump_msgP4sCANPh+0x26>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
      f4:	12 bd       	out	0x22, r17	; 34
      f6:	01 bd       	out	0x21, r16	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
      f8:	f8 9a       	sbi	0x1f, 0	; 31
      fa:	80 b5       	in	r24, 0x20	; 32
      fc:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = (eeprom_read_byte( addr++ ));
      fe:	c9 01       	movw	r24, r18
     100:	01 96       	adiw	r24, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     102:	f9 99       	sbic	0x1f, 1	; 31
     104:	fe cf       	rjmp	.-4      	; 0x102 <_Z24can_prep_eeprom_dump_msgP4sCANPh+0x38>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     106:	32 bd       	out	0x22, r19	; 34
     108:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     10a:	f8 9a       	sbi	0x1f, 0	; 31
     10c:	20 b5       	in	r18, 0x20	; 32
     10e:	2e 83       	std	Y+6, r18	; 0x06
    mMsg->data[2] = (eeprom_read_byte( addr++ ));
     110:	9c 01       	movw	r18, r24
     112:	2f 5f       	subi	r18, 0xFF	; 255
     114:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     116:	f9 99       	sbic	0x1f, 1	; 31
     118:	fe cf       	rjmp	.-4      	; 0x116 <_Z24can_prep_eeprom_dump_msgP4sCANPh+0x4c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     11a:	92 bd       	out	0x22, r25	; 34
     11c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     11e:	f8 9a       	sbi	0x1f, 0	; 31
     120:	80 b5       	in	r24, 0x20	; 32
     122:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = (eeprom_read_byte( addr++ ));
     124:	c9 01       	movw	r24, r18
     126:	01 96       	adiw	r24, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     128:	f9 99       	sbic	0x1f, 1	; 31
     12a:	fe cf       	rjmp	.-4      	; 0x128 <_Z24can_prep_eeprom_dump_msgP4sCANPh+0x5e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     12c:	32 bd       	out	0x22, r19	; 34
     12e:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     130:	f8 9a       	sbi	0x1f, 0	; 31
     132:	20 b5       	in	r18, 0x20	; 32
     134:	28 87       	std	Y+8, r18	; 0x08
    mMsg->data[4] = (eeprom_read_byte( addr++ ));
     136:	9c 01       	movw	r18, r24
     138:	2f 5f       	subi	r18, 0xFF	; 255
     13a:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     13c:	f9 99       	sbic	0x1f, 1	; 31
     13e:	fe cf       	rjmp	.-4      	; 0x13c <_Z24can_prep_eeprom_dump_msgP4sCANPh+0x72>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     140:	92 bd       	out	0x22, r25	; 34
     142:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     144:	f8 9a       	sbi	0x1f, 0	; 31
     146:	80 b5       	in	r24, 0x20	; 32
     148:	89 87       	std	Y+9, r24	; 0x09
    mMsg->data[5] = (eeprom_read_byte( addr++ ));
     14a:	c9 01       	movw	r24, r18
     14c:	01 96       	adiw	r24, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     14e:	f9 99       	sbic	0x1f, 1	; 31
     150:	fe cf       	rjmp	.-4      	; 0x14e <_Z24can_prep_eeprom_dump_msgP4sCANPh+0x84>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     152:	32 bd       	out	0x22, r19	; 34
     154:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     156:	f8 9a       	sbi	0x1f, 0	; 31
     158:	20 b5       	in	r18, 0x20	; 32
     15a:	2a 87       	std	Y+10, r18	; 0x0a
    mMsg->data[6] = (eeprom_read_byte( addr++ ));
     15c:	9c 01       	movw	r18, r24
     15e:	2f 5f       	subi	r18, 0xFF	; 255
     160:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     162:	f9 99       	sbic	0x1f, 1	; 31
     164:	fe cf       	rjmp	.-4      	; 0x162 <_Z24can_prep_eeprom_dump_msgP4sCANPh+0x98>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     166:	92 bd       	out	0x22, r25	; 34
     168:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     16a:	f8 9a       	sbi	0x1f, 0	; 31
     16c:	80 b5       	in	r24, 0x20	; 32
     16e:	8b 87       	std	Y+11, r24	; 0x0b
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     170:	f9 99       	sbic	0x1f, 1	; 31
     172:	fe cf       	rjmp	.-4      	; 0x170 <_Z24can_prep_eeprom_dump_msgP4sCANPh+0xa6>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     174:	32 bd       	out	0x22, r19	; 34
     176:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     178:	f8 9a       	sbi	0x1f, 0	; 31
     17a:	80 b5       	in	r24, 0x20	; 32
    mMsg->data[7] = (eeprom_read_byte( addr++ ));
     17c:	8c 87       	std	Y+12, r24	; 0x0c
    mMsg->header.DLC	= 8;
     17e:	8c 81       	ldd	r24, Y+4	; 0x04
     180:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
     182:	80 61       	ori	r24, 0x10	; 16
     184:	8c 83       	std	Y+4, r24	; 0x04
}
     186:	df 91       	pop	r29
     188:	cf 91       	pop	r28
     18a:	1f 91       	pop	r17
     18c:	0f 91       	pop	r16
     18e:	08 95       	ret

00000190 <_Z25can_prep_eeprom_dump1_msgv>:
void can_prep_eeprom_dump1_msg( )
{
     190:	cf 93       	push	r28
     192:	df 93       	push	r29
	byte* addr = INSTANCE_EEPROM_ADDRESS;
	can_prep_eeprom_dump_msg( &msg1, addr );
     194:	c8 e8       	ldi	r28, 0x88	; 136
     196:	d2 e0       	ldi	r29, 0x02	; 2
     198:	ce 01       	movw	r24, r28
     19a:	61 e0       	ldi	r22, 0x01	; 1
     19c:	70 e0       	ldi	r23, 0x00	; 0
     19e:	0e 94 65 00 	call	0xca	; 0xca <_Z24can_prep_eeprom_dump_msgP4sCANPh>
	can_send_msg( 0, &msg1 );
     1a2:	80 e0       	ldi	r24, 0x00	; 0
     1a4:	be 01       	movw	r22, r28
     1a6:	0e 94 ce 11 	call	0x239c	; 0x239c <_Z12can_send_msghP4sCAN>
}
     1aa:	df 91       	pop	r29
     1ac:	cf 91       	pop	r28
     1ae:	08 95       	ret

000001b0 <_Z25can_prep_eeprom_dump2_msgv>:
void can_prep_eeprom_dump2_msg( )
{
     1b0:	cf 93       	push	r28
     1b2:	df 93       	push	r29
	byte* addr = (byte*)(INSTANCE_EEPROM_ADDRESS+8);
	can_prep_eeprom_dump_msg( &msg2, addr );
     1b4:	c7 e9       	ldi	r28, 0x97	; 151
     1b6:	d2 e0       	ldi	r29, 0x02	; 2
     1b8:	ce 01       	movw	r24, r28
     1ba:	69 e0       	ldi	r22, 0x09	; 9
     1bc:	70 e0       	ldi	r23, 0x00	; 0
     1be:	0e 94 65 00 	call	0xca	; 0xca <_Z24can_prep_eeprom_dump_msgP4sCANPh>
	can_send_msg( 2, &msg2 );
     1c2:	82 e0       	ldi	r24, 0x02	; 2
     1c4:	be 01       	movw	r22, r28
     1c6:	0e 94 ce 11 	call	0x239c	; 0x239c <_Z12can_send_msghP4sCAN>
}
     1ca:	df 91       	pop	r29
     1cc:	cf 91       	pop	r28
     1ce:	08 95       	ret

000001d0 <_Z25can_prep_eeprom_dump3_msgv>:
void can_prep_eeprom_dump3_msg( )
{
     1d0:	cf 93       	push	r28
     1d2:	df 93       	push	r29
	byte* addr = (byte*)(INSTANCE_EEPROM_ADDRESS+16);
	can_prep_eeprom_dump_msg( &msg1, addr );
     1d4:	c8 e8       	ldi	r28, 0x88	; 136
     1d6:	d2 e0       	ldi	r29, 0x02	; 2
     1d8:	ce 01       	movw	r24, r28
     1da:	61 e1       	ldi	r22, 0x11	; 17
     1dc:	70 e0       	ldi	r23, 0x00	; 0
     1de:	0e 94 65 00 	call	0xca	; 0xca <_Z24can_prep_eeprom_dump_msgP4sCANPh>
	can_send_msg( 4, &msg1 );
     1e2:	84 e0       	ldi	r24, 0x04	; 4
     1e4:	be 01       	movw	r22, r28
     1e6:	0e 94 ce 11 	call	0x239c	; 0x239c <_Z12can_send_msghP4sCAN>
}
     1ea:	df 91       	pop	r29
     1ec:	cf 91       	pop	r28
     1ee:	08 95       	ret

000001f0 <_Z4initv>:
byte ResetReason = 0x00;

void init()
{
	ResetReason = MCUSR;		
     1f0:	84 b7       	in	r24, 0x34	; 52
     1f2:	80 93 1e 02 	sts	0x021E, r24
 	cli();
     1f6:	f8 94       	cli
    chip_init ();    				// Chip initialization
     1f8:	0e 94 84 1a 	call	0x3508	; 0x3508 <_Z9chip_initv>
	init_leds ();
     1fc:	0e 94 9e 17 	call	0x2f3c	; 0x2f3c <_Z9init_ledsv>
	delay(1000000);					// ~ 2 sec
     200:	60 e4       	ldi	r22, 0x40	; 64
     202:	72 e4       	ldi	r23, 0x42	; 66
     204:	8f e0       	ldi	r24, 0x0F	; 15
     206:	90 e0       	ldi	r25, 0x00	; 0
     208:	0e 94 4c 1a 	call	0x3498	; 0x3498 <_Z5delayl>
	read_cal();						// Read everything including motor stops.	
     20c:	0e 94 81 07 	call	0xf02	; 0xf02 <_Z8read_calv>
	// yes can_init() needs MyInstance to be set already for filtering!
	can_init(CAN_250K_BAUD);		/* Enables Mob0 for Reception! */
     210:	83 e0       	ldi	r24, 0x03	; 3
     212:	0e 94 1b 12 	call	0x2436	; 0x2436 <_Z8can_inith>

    // INIT MYINSTANCE:	
	config_init();
     216:	0e 94 83 1b 	call	0x3706	; 0x3706 <_Z11config_initv>
	can_instance_init();
     21a:	0e 94 05 13 	call	0x260a	; 0x260a <_Z17can_instance_initv>
	
    set_rx_callback			( can_file_message );
     21e:	8a ea       	ldi	r24, 0xAA	; 170
     220:	93 e0       	ldi	r25, 0x03	; 3
     222:	0e 94 f4 0e 	call	0x1de8	; 0x1de8 <_Z15set_rx_callbackPFvP4sCANE>
	set_configure_callback	( config_change    );
     226:	80 e4       	ldi	r24, 0x40	; 64
     228:	96 e0       	ldi	r25, 0x06	; 6
     22a:	0e 94 42 14 	call	0x2884	; 0x2884 <_Z22set_configure_callbackPFvhE>
	sei();
     22e:	78 94       	sei

	OS_InitTask();
     230:	0e 94 90 1a 	call	0x3520	; 0x3520 <_Z11OS_InitTaskv>
	pot_init();	
     234:	0e 94 1b 09 	call	0x1236	; 0x1236 <_Z8pot_initv>
	motor_init ();
     238:	0e 94 dc 07 	call	0xfb8	; 0xfb8 <_Z10motor_initv>
	//encoder_init();
	
//	can_prep_instance_request( &msg2, 0xBB );
//	can_send_msg( 0, &msg2 );
}
     23c:	08 95       	ret

0000023e <main>:

//********** main *****************************************************
word prevPosition = 0;
int main(void)
{
	init();
     23e:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <_Z4initv>

    	// CAN Messaging will directly Start/Stop the motor.
//   	SET_LED_3();
//		delay(one_second); delay(one_second); 
//		RESET_LED_3();
		delay(one_second); delay(one_second); 
     242:	60 e8       	ldi	r22, 0x80	; 128
     244:	7a e1       	ldi	r23, 0x1A	; 26
     246:	86 e0       	ldi	r24, 0x06	; 6
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	0e 94 4c 1a 	call	0x3498	; 0x3498 <_Z5delayl>
     24e:	60 e8       	ldi	r22, 0x80	; 128
     250:	7a e1       	ldi	r23, 0x1A	; 26
     252:	86 e0       	ldi	r24, 0x06	; 6
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	0e 94 4c 1a 	call	0x3498	; 0x3498 <_Z5delayl>
     25a:	f3 cf       	rjmp	.-26     	; 0x242 <main+0x4>

0000025c <_Z17extract_float_msgPh>:
/**************** VARIABLES *************************************/
uint8_t  size = sizeof(float);

/************************ UTILITY FUNCTIONS *******************************/
float extract_float_msg( byte* mdata )
{
     25c:	df 93       	push	r29
     25e:	cf 93       	push	r28
     260:	00 d0       	rcall	.+0      	; 0x262 <_Z17extract_float_msgPh+0x6>
     262:	00 d0       	rcall	.+0      	; 0x264 <_Z17extract_float_msgPh+0x8>
     264:	cd b7       	in	r28, 0x3d	; 61
     266:	de b7       	in	r29, 0x3e	; 62
     268:	a8 2f       	mov	r26, r24
     26a:	b9 2f       	mov	r27, r25
     26c:	fe 01       	movw	r30, r28
     26e:	31 96       	adiw	r30, 0x01	; 1

/**************** VARIABLES *************************************/
uint8_t  size = sizeof(float);

/************************ UTILITY FUNCTIONS *******************************/
float extract_float_msg( byte* mdata )
     270:	ce 01       	movw	r24, r28
     272:	05 96       	adiw	r24, 0x05	; 5
{
	float_array 	floater;
	for (int i=0; i<4; i++)
		floater.array[i] = mdata[i];
     274:	2d 91       	ld	r18, X+
     276:	21 93       	st	Z+, r18

/************************ UTILITY FUNCTIONS *******************************/
float extract_float_msg( byte* mdata )
{
	float_array 	floater;
	for (int i=0; i<4; i++)
     278:	e8 17       	cp	r30, r24
     27a:	f9 07       	cpc	r31, r25
     27c:	d9 f7       	brne	.-10     	; 0x274 <_Z17extract_float_msgPh+0x18>
		floater.array[i] = mdata[i];
	return floater.value;
}
     27e:	59 81       	ldd	r21, Y+1	; 0x01
     280:	4a 81       	ldd	r20, Y+2	; 0x02
     282:	3b 81       	ldd	r19, Y+3	; 0x03
     284:	2c 81       	ldd	r18, Y+4	; 0x04
     286:	65 2f       	mov	r22, r21
     288:	74 2f       	mov	r23, r20
     28a:	83 2f       	mov	r24, r19
     28c:	92 2f       	mov	r25, r18
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	0f 90       	pop	r0
     296:	cf 91       	pop	r28
     298:	df 91       	pop	r29
     29a:	08 95       	ret

0000029c <_Z15extract_word_bePh>:
word extract_word_be( byte* mData )
{
     29c:	fc 01       	movw	r30, r24
	long int retval = 0;
	retval |= (mData[0]<<8);
     29e:	30 81       	ld	r19, Z
     2a0:	20 e0       	ldi	r18, 0x00	; 0
     2a2:	44 27       	eor	r20, r20
     2a4:	37 fd       	sbrc	r19, 7
     2a6:	40 95       	com	r20
     2a8:	54 2f       	mov	r21, r20
	retval |= mData[1];
     2aa:	81 81       	ldd	r24, Z+1	; 0x01
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	a0 e0       	ldi	r26, 0x00	; 0
     2b0:	b0 e0       	ldi	r27, 0x00	; 0
     2b2:	28 2b       	or	r18, r24
     2b4:	39 2b       	or	r19, r25
     2b6:	4a 2b       	or	r20, r26
     2b8:	5b 2b       	or	r21, r27
	return retval;
}
     2ba:	c9 01       	movw	r24, r18
     2bc:	08 95       	ret

000002be <_Z15extract_word_lePh>:
word extract_word_le( byte* mData )
{
     2be:	fc 01       	movw	r30, r24
	long int retval = 0;
	retval |= mData[0];
	retval |= (mData[1]<<8 );
     2c0:	31 81       	ldd	r19, Z+1	; 0x01
     2c2:	20 e0       	ldi	r18, 0x00	; 0
     2c4:	44 27       	eor	r20, r20
     2c6:	37 fd       	sbrc	r19, 7
     2c8:	40 95       	com	r20
     2ca:	54 2f       	mov	r21, r20
	return retval;
}
word extract_word_le( byte* mData )
{
	long int retval = 0;
	retval |= mData[0];
     2cc:	80 81       	ld	r24, Z
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	a0 e0       	ldi	r26, 0x00	; 0
     2d2:	b0 e0       	ldi	r27, 0x00	; 0
	retval |= (mData[1]<<8 );
     2d4:	28 2b       	or	r18, r24
     2d6:	39 2b       	or	r19, r25
     2d8:	4a 2b       	or	r20, r26
     2da:	5b 2b       	or	r21, r27
	return retval;
}
     2dc:	c9 01       	movw	r24, r18
     2de:	08 95       	ret

000002e0 <_Z19extract_long_int_bePh>:

long int extract_long_int_be( byte* mData)
{
     2e0:	ef 92       	push	r14
     2e2:	ff 92       	push	r15
     2e4:	0f 93       	push	r16
     2e6:	1f 93       	push	r17
     2e8:	fc 01       	movw	r30, r24
	long int retval = 0;
	retval |= (((unsigned long)mData[0])<<24);
	retval |= (((unsigned long)mData[1])<<16);
     2ea:	61 81       	ldd	r22, Z+1	; 0x01
     2ec:	70 e0       	ldi	r23, 0x00	; 0
     2ee:	80 e0       	ldi	r24, 0x00	; 0
     2f0:	90 e0       	ldi	r25, 0x00	; 0
     2f2:	cb 01       	movw	r24, r22
     2f4:	77 27       	eor	r23, r23
     2f6:	66 27       	eor	r22, r22
}

long int extract_long_int_be( byte* mData)
{
	long int retval = 0;
	retval |= (((unsigned long)mData[0])<<24);
     2f8:	20 81       	ld	r18, Z
     2fa:	30 e0       	ldi	r19, 0x00	; 0
     2fc:	40 e0       	ldi	r20, 0x00	; 0
     2fe:	50 e0       	ldi	r21, 0x00	; 0
     300:	52 2f       	mov	r21, r18
     302:	44 27       	eor	r20, r20
     304:	33 27       	eor	r19, r19
     306:	22 27       	eor	r18, r18
	retval |= (((unsigned long)mData[1])<<16);
     308:	62 2b       	or	r22, r18
     30a:	73 2b       	or	r23, r19
     30c:	84 2b       	or	r24, r20
     30e:	95 2b       	or	r25, r21
	retval |= (mData[2]<<8);
     310:	32 81       	ldd	r19, Z+2	; 0x02
     312:	20 e0       	ldi	r18, 0x00	; 0
     314:	44 27       	eor	r20, r20
     316:	37 fd       	sbrc	r19, 7
     318:	40 95       	com	r20
     31a:	54 2f       	mov	r21, r20
	retval |=  mData[3];
     31c:	e3 80       	ldd	r14, Z+3	; 0x03
     31e:	ff 24       	eor	r15, r15
     320:	00 e0       	ldi	r16, 0x00	; 0
     322:	10 e0       	ldi	r17, 0x00	; 0
long int extract_long_int_be( byte* mData)
{
	long int retval = 0;
	retval |= (((unsigned long)mData[0])<<24);
	retval |= (((unsigned long)mData[1])<<16);
	retval |= (mData[2]<<8);
     324:	2e 29       	or	r18, r14
     326:	3f 29       	or	r19, r15
     328:	40 2b       	or	r20, r16
     32a:	51 2b       	or	r21, r17
	retval |=  mData[3];
     32c:	26 2b       	or	r18, r22
     32e:	37 2b       	or	r19, r23
     330:	48 2b       	or	r20, r24
     332:	59 2b       	or	r21, r25
	return retval;
}
     334:	b9 01       	movw	r22, r18
     336:	ca 01       	movw	r24, r20
     338:	1f 91       	pop	r17
     33a:	0f 91       	pop	r16
     33c:	ff 90       	pop	r15
     33e:	ef 90       	pop	r14
     340:	08 95       	ret

00000342 <_Z19extract_long_int_lePh>:
long int extract_long_int_le( byte* mData)
{
     342:	fc 01       	movw	r30, r24
	long int retval = 0;
	retval |= mData[0];
	retval |= (mData[1]<<8 );
	retval |= ((long)mData[2])<<16;
     344:	22 81       	ldd	r18, Z+2	; 0x02
     346:	30 e0       	ldi	r19, 0x00	; 0
     348:	40 e0       	ldi	r20, 0x00	; 0
     34a:	50 e0       	ldi	r21, 0x00	; 0
     34c:	a9 01       	movw	r20, r18
     34e:	33 27       	eor	r19, r19
     350:	22 27       	eor	r18, r18
	retval |= ((long)mData[3]<<24);
     352:	63 81       	ldd	r22, Z+3	; 0x03
     354:	70 e0       	ldi	r23, 0x00	; 0
     356:	80 e0       	ldi	r24, 0x00	; 0
     358:	90 e0       	ldi	r25, 0x00	; 0
     35a:	96 2f       	mov	r25, r22
     35c:	88 27       	eor	r24, r24
     35e:	77 27       	eor	r23, r23
     360:	66 27       	eor	r22, r22
}
long int extract_long_int_le( byte* mData)
{
	long int retval = 0;
	retval |= mData[0];
	retval |= (mData[1]<<8 );
     362:	26 2b       	or	r18, r22
     364:	37 2b       	or	r19, r23
     366:	48 2b       	or	r20, r24
     368:	59 2b       	or	r21, r25
	return retval;
}
long int extract_long_int_le( byte* mData)
{
	long int retval = 0;
	retval |= mData[0];
     36a:	60 81       	ld	r22, Z
     36c:	70 e0       	ldi	r23, 0x00	; 0
     36e:	80 e0       	ldi	r24, 0x00	; 0
     370:	90 e0       	ldi	r25, 0x00	; 0
	retval |= (mData[1]<<8 );
	retval |= ((long)mData[2])<<16;
     372:	26 2b       	or	r18, r22
     374:	37 2b       	or	r19, r23
     376:	48 2b       	or	r20, r24
     378:	59 2b       	or	r21, r25
}
long int extract_long_int_le( byte* mData)
{
	long int retval = 0;
	retval |= mData[0];
	retval |= (mData[1]<<8 );
     37a:	91 81       	ldd	r25, Z+1	; 0x01
     37c:	80 e0       	ldi	r24, 0x00	; 0
     37e:	aa 27       	eor	r26, r26
     380:	97 fd       	sbrc	r25, 7
     382:	a0 95       	com	r26
     384:	ba 2f       	mov	r27, r26
	retval |= ((long)mData[2])<<16;
	retval |= ((long)mData[3]<<24);
     386:	28 2b       	or	r18, r24
     388:	39 2b       	or	r19, r25
     38a:	4a 2b       	or	r20, r26
     38c:	5b 2b       	or	r21, r27
	return retval;
}
     38e:	b9 01       	movw	r22, r18
     390:	ca 01       	movw	r24, r20
     392:	08 95       	ret

00000394 <_Z17can_proc_tilt_msgP4sCAN>:
}

/* Extract angle from the Message */
#define KConst 0.25
void can_proc_tilt_msg( sCAN* mMsg )
{
     394:	cf 93       	push	r28
     396:	fc 01       	movw	r30, r24
	byte yh  = mMsg->data[3];
	byte yl  = mMsg->data[2];
	short y1  = ((yh<<8) | yl);
     398:	30 85       	ldd	r19, Z+8	; 0x08
     39a:	20 e0       	ldi	r18, 0x00	; 0
     39c:	67 81       	ldd	r22, Z+7	; 0x07
     39e:	70 e0       	ldi	r23, 0x00	; 0
     3a0:	62 2b       	or	r22, r18
     3a2:	73 2b       	or	r23, r19
	float y2 = ((float)y1 / (16535.0));
     3a4:	88 27       	eor	r24, r24
     3a6:	77 fd       	sbrc	r23, 7
     3a8:	80 95       	com	r24
     3aa:	98 2f       	mov	r25, r24
     3ac:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     3b0:	20 e0       	ldi	r18, 0x00	; 0
     3b2:	3e e2       	ldi	r19, 0x2E	; 46
     3b4:	41 e8       	ldi	r20, 0x81	; 129
     3b6:	56 e4       	ldi	r21, 0x46	; 70
     3b8:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     3bc:	9b 01       	movw	r18, r22
     3be:	ac 01       	movw	r20, r24
	// multiply by proportionality constant

	// We don't actually set the motor duty here, because we don't know if it's in a stop region
	// or under influence of some other condition (ie pid mode, etc).  So we queue up a 
	// request and let the timeslice deal with it.
	MotorState 		 	  = MOTOR_REQUEST_PENDING;
     3c0:	8a e0       	ldi	r24, 0x0A	; 10
     3c2:	80 93 37 02 	sts	0x0237, r24
	Destination.speed     = fabs(y2);
     3c6:	da 01       	movw	r26, r20
     3c8:	c9 01       	movw	r24, r18
     3ca:	bf 77       	andi	r27, 0x7F	; 127
     3cc:	80 93 52 02 	sts	0x0252, r24
     3d0:	90 93 53 02 	sts	0x0253, r25
     3d4:	a0 93 54 02 	sts	0x0254, r26
     3d8:	b0 93 55 02 	sts	0x0255, r27
	Destination.direction = (y2 > 0);
     3dc:	c1 e0       	ldi	r28, 0x01	; 1
     3de:	ca 01       	movw	r24, r20
     3e0:	b9 01       	movw	r22, r18
     3e2:	20 e0       	ldi	r18, 0x00	; 0
     3e4:	30 e0       	ldi	r19, 0x00	; 0
     3e6:	a9 01       	movw	r20, r18
     3e8:	0e 94 fe 1f 	call	0x3ffc	; 0x3ffc <__gtsf2>
     3ec:	18 16       	cp	r1, r24
     3ee:	24 f4       	brge	.+8      	; 0x3f8 <_Z17can_proc_tilt_msgP4sCAN+0x64>
     3f0:	c0 93 51 02 	sts	0x0251, r28
}
     3f4:	cf 91       	pop	r28
     3f6:	08 95       	ret
	// We don't actually set the motor duty here, because we don't know if it's in a stop region
	// or under influence of some other condition (ie pid mode, etc).  So we queue up a 
	// request and let the timeslice deal with it.
	MotorState 		 	  = MOTOR_REQUEST_PENDING;
	Destination.speed     = fabs(y2);
	Destination.direction = (y2 > 0);
     3f8:	c0 e0       	ldi	r28, 0x00	; 0
     3fa:	c0 93 51 02 	sts	0x0251, r28
}
     3fe:	cf 91       	pop	r28
     400:	08 95       	ret

00000402 <_Z21can_proc_set_stop_msgP4sCAN>:

/* Extract angle from the Message */
void can_proc_set_stop_msg( sCAN* mMsg )
{
     402:	cf 93       	push	r28
     404:	df 93       	push	r29
     406:	ec 01       	movw	r28, r24
	if (mMsg->data[0] == 1)
     408:	8d 81       	ldd	r24, Y+5	; 0x05
     40a:	81 30       	cpi	r24, 0x01	; 1
     40c:	31 f1       	breq	.+76     	; 0x45a <_Z21can_proc_set_stop_msgP4sCAN+0x58>
	{
		EndPoint1.angle = extract_long_int_be( &(mMsg->data[1]) );
		EndPoint1.value = extract_word_be	 ( &(mMsg->data[5]) );
	} else if (mMsg->data[0] == 2)
     40e:	82 30       	cpi	r24, 0x02	; 2
     410:	19 f0       	breq	.+6      	; 0x418 <_Z21can_proc_set_stop_msgP4sCAN+0x16>
	//EndPoint1.angle = 0xFFFFFF12;
	//EndPoint2.angle = 0xFFFFFF13;
	//order_stops_by_value();
	//compute_range();
	//save_cal();
}
     412:	df 91       	pop	r29
     414:	cf 91       	pop	r28
     416:	08 95       	ret
	{
		EndPoint1.angle = extract_long_int_be( &(mMsg->data[1]) );
		EndPoint1.value = extract_word_be	 ( &(mMsg->data[5]) );
	} else if (mMsg->data[0] == 2)
	{
		EndPoint2.angle = extract_long_int_be( &(mMsg->data[1]) );
     418:	ce 01       	movw	r24, r28
     41a:	06 96       	adiw	r24, 0x06	; 6
     41c:	0e 94 70 01 	call	0x2e0	; 0x2e0 <_Z19extract_long_int_bePh>
     420:	60 93 27 02 	sts	0x0227, r22
     424:	70 93 28 02 	sts	0x0228, r23
     428:	80 93 29 02 	sts	0x0229, r24
     42c:	90 93 2a 02 	sts	0x022A, r25
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     430:	9a 85       	ldd	r25, Y+10	; 0x0a
     432:	80 e0       	ldi	r24, 0x00	; 0
     434:	aa 27       	eor	r26, r26
     436:	97 fd       	sbrc	r25, 7
     438:	a0 95       	com	r26
     43a:	ba 2f       	mov	r27, r26
	retval |= mData[1];
     43c:	2b 85       	ldd	r18, Y+11	; 0x0b
     43e:	30 e0       	ldi	r19, 0x00	; 0
     440:	40 e0       	ldi	r20, 0x00	; 0
     442:	50 e0       	ldi	r21, 0x00	; 0
     444:	82 2b       	or	r24, r18
     446:	93 2b       	or	r25, r19
     448:	a4 2b       	or	r26, r20
     44a:	b5 2b       	or	r27, r21
	return retval;
     44c:	90 93 2c 02 	sts	0x022C, r25
     450:	80 93 2b 02 	sts	0x022B, r24
	//EndPoint1.angle = 0xFFFFFF12;
	//EndPoint2.angle = 0xFFFFFF13;
	//order_stops_by_value();
	//compute_range();
	//save_cal();
}
     454:	df 91       	pop	r29
     456:	cf 91       	pop	r28
     458:	08 95       	ret
/* Extract angle from the Message */
void can_proc_set_stop_msg( sCAN* mMsg )
{
	if (mMsg->data[0] == 1)
	{
		EndPoint1.angle = extract_long_int_be( &(mMsg->data[1]) );
     45a:	ce 01       	movw	r24, r28
     45c:	06 96       	adiw	r24, 0x06	; 6
     45e:	0e 94 70 01 	call	0x2e0	; 0x2e0 <_Z19extract_long_int_bePh>
     462:	60 93 21 02 	sts	0x0221, r22
     466:	70 93 22 02 	sts	0x0222, r23
     46a:	80 93 23 02 	sts	0x0223, r24
     46e:	90 93 24 02 	sts	0x0224, r25
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     472:	9a 85       	ldd	r25, Y+10	; 0x0a
     474:	80 e0       	ldi	r24, 0x00	; 0
     476:	aa 27       	eor	r26, r26
     478:	97 fd       	sbrc	r25, 7
     47a:	a0 95       	com	r26
     47c:	ba 2f       	mov	r27, r26
	retval |= mData[1];
     47e:	2b 85       	ldd	r18, Y+11	; 0x0b
     480:	30 e0       	ldi	r19, 0x00	; 0
     482:	40 e0       	ldi	r20, 0x00	; 0
     484:	50 e0       	ldi	r21, 0x00	; 0
     486:	82 2b       	or	r24, r18
     488:	93 2b       	or	r25, r19
     48a:	a4 2b       	or	r26, r20
     48c:	b5 2b       	or	r27, r21
	return retval;
     48e:	90 93 26 02 	sts	0x0226, r25
     492:	80 93 25 02 	sts	0x0225, r24
	//EndPoint1.angle = 0xFFFFFF12;
	//EndPoint2.angle = 0xFFFFFF13;
	//order_stops_by_value();
	//compute_range();
	//save_cal();
}
     496:	df 91       	pop	r29
     498:	cf 91       	pop	r28
     49a:	08 95       	ret

0000049c <_Z26can_proc_move_to_angle_msgP4sCAN>:

/* Extract angle from the Message */
void can_proc_move_to_angle_msg ( sCAN* mMsg )
{
     49c:	cf 93       	push	r28
     49e:	df 93       	push	r29
     4a0:	ec 01       	movw	r28, r24
	// Angle is a 4 byte signed integer.  
	// It is degrees * 100 
	long int tmp_angle 	 		  = extract_long_int_be( mMsg->data );
     4a2:	05 96       	adiw	r24, 0x05	; 5
     4a4:	0e 94 70 01 	call	0x2e0	; 0x2e0 <_Z19extract_long_int_bePh>
	Destination.starting_position = PotSample[1];
     4a8:	20 91 80 02 	lds	r18, 0x0280
     4ac:	30 91 81 02 	lds	r19, 0x0281
     4b0:	30 93 4e 02 	sts	0x024E, r19
     4b4:	20 93 4d 02 	sts	0x024D, r18
	Destination.position 		  = convert_to_value(tmp_angle);
     4b8:	0e 94 75 0a 	call	0x14ea	; 0x14ea <_Z16convert_to_valuel>
     4bc:	90 93 50 02 	sts	0x0250, r25
     4c0:	80 93 4f 02 	sts	0x024F, r24
	Destination.coast 			  = mMsg->data[2];  // apply when destination is reached.
     4c4:	8f 81       	ldd	r24, Y+7	; 0x07
     4c6:	80 93 5a 02 	sts	0x025A, r24
	
	short spd  = (mMsg->data[4]<<8) + mMsg->data[5];
     4ca:	99 85       	ldd	r25, Y+9	; 0x09
     4cc:	80 e0       	ldi	r24, 0x00	; 0
     4ce:	2a 85       	ldd	r18, Y+10	; 0x0a
     4d0:	82 0f       	add	r24, r18
     4d2:	91 1d       	adc	r25, r1
	Destination.speed = (spd/100);	    // hundredth percent is sent.
     4d4:	64 e6       	ldi	r22, 0x64	; 100
     4d6:	70 e0       	ldi	r23, 0x00	; 0
     4d8:	0e 94 b5 23 	call	0x476a	; 0x476a <__divmodhi4>
     4dc:	88 27       	eor	r24, r24
     4de:	77 fd       	sbrc	r23, 7
     4e0:	80 95       	com	r24
     4e2:	98 2f       	mov	r25, r24
     4e4:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     4e8:	60 93 52 02 	sts	0x0252, r22
     4ec:	70 93 53 02 	sts	0x0253, r23
     4f0:	80 93 54 02 	sts	0x0254, r24
     4f4:	90 93 55 02 	sts	0x0255, r25
	get_direction_to_destination();
     4f8:	0e 94 8b 09 	call	0x1316	; 0x1316 <_Z28get_direction_to_destinationv>
	MotorState = MOTOR_REQUEST_PENDING;
     4fc:	8a e0       	ldi	r24, 0x0A	; 10
     4fe:	80 93 37 02 	sts	0x0237, r24
}
     502:	df 91       	pop	r29
     504:	cf 91       	pop	r28
     506:	08 95       	ret

00000508 <_Z23can_proc_move_speed_msgP4sCAN>:

/* Extract angle from the Message */
void can_proc_move_speed_msg( sCAN* mMsg )
{
     508:	ef 92       	push	r14
     50a:	ff 92       	push	r15
     50c:	0f 93       	push	r16
     50e:	1f 93       	push	r17
     510:	fc 01       	movw	r30, r24
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     512:	75 81       	ldd	r23, Z+5	; 0x05
     514:	60 e0       	ldi	r22, 0x00	; 0
     516:	88 27       	eor	r24, r24
     518:	77 fd       	sbrc	r23, 7
     51a:	80 95       	com	r24
     51c:	98 2f       	mov	r25, r24
	retval |= mData[1];
     51e:	26 81       	ldd	r18, Z+6	; 0x06
     520:	30 e0       	ldi	r19, 0x00	; 0
     522:	40 e0       	ldi	r20, 0x00	; 0
     524:	50 e0       	ldi	r21, 0x00	; 0
     526:	62 2b       	or	r22, r18
     528:	73 2b       	or	r23, r19
     52a:	84 2b       	or	r24, r20
     52c:	95 2b       	or	r25, r21
{
	// speed is a float
	// Value is a number [-100.00 to 100.00]  * 100  == [-10000..10000]
	// So 10,000 represents 100.00%
	short speed = extract_word_be( mMsg->data );	
	Destination.coast = 0; 
     52e:	10 92 5a 02 	sts	0x025A, r1
	Destination.speed = ((float)speed / 10000.0);
     532:	88 27       	eor	r24, r24
     534:	77 fd       	sbrc	r23, 7
     536:	80 95       	com	r24
     538:	98 2f       	mov	r25, r24
     53a:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     53e:	20 e0       	ldi	r18, 0x00	; 0
     540:	30 e4       	ldi	r19, 0x40	; 64
     542:	4c e1       	ldi	r20, 0x1C	; 28
     544:	56 e4       	ldi	r21, 0x46	; 70
     546:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     54a:	e6 2e       	mov	r14, r22
     54c:	f7 2e       	mov	r15, r23
     54e:	08 2f       	mov	r16, r24
     550:	19 2f       	mov	r17, r25
     552:	26 2f       	mov	r18, r22
     554:	37 2f       	mov	r19, r23
     556:	48 2f       	mov	r20, r24
     558:	59 2f       	mov	r21, r25
     55a:	20 93 52 02 	sts	0x0252, r18
     55e:	30 93 53 02 	sts	0x0253, r19
     562:	40 93 54 02 	sts	0x0254, r20
     566:	50 93 55 02 	sts	0x0255, r21
	if (Destination.speed > 0)
     56a:	20 e0       	ldi	r18, 0x00	; 0
     56c:	30 e0       	ldi	r19, 0x00	; 0
     56e:	a9 01       	movw	r20, r18
     570:	0e 94 fe 1f 	call	0x3ffc	; 0x3ffc <__gtsf2>
     574:	18 16       	cp	r1, r24
     576:	9c f0       	brlt	.+38     	; 0x59e <_Z23can_proc_move_speed_msgP4sCAN+0x96>
		Destination.direction = 1;
	else {
		Destination.direction = 0;
     578:	10 92 51 02 	sts	0x0251, r1
		Destination.speed = -Destination.speed;	// make it positive
     57c:	17 fb       	bst	r17, 7
     57e:	10 95       	com	r17
     580:	17 f9       	bld	r17, 7
     582:	10 95       	com	r17
     584:	e0 92 52 02 	sts	0x0252, r14
     588:	f0 92 53 02 	sts	0x0253, r15
     58c:	00 93 54 02 	sts	0x0254, r16
     590:	10 93 55 02 	sts	0x0255, r17
	}
}
     594:	1f 91       	pop	r17
     596:	0f 91       	pop	r16
     598:	ff 90       	pop	r15
     59a:	ef 90       	pop	r14
     59c:	08 95       	ret
	// So 10,000 represents 100.00%
	short speed = extract_word_be( mMsg->data );	
	Destination.coast = 0; 
	Destination.speed = ((float)speed / 10000.0);
	if (Destination.speed > 0)
		Destination.direction = 1;
     59e:	81 e0       	ldi	r24, 0x01	; 1
     5a0:	80 93 51 02 	sts	0x0251, r24
	else {
		Destination.direction = 0;
		Destination.speed = -Destination.speed;	// make it positive
	}
}
     5a4:	1f 91       	pop	r17
     5a6:	0f 91       	pop	r16
     5a8:	ff 90       	pop	r15
     5aa:	ef 90       	pop	r14
     5ac:	08 95       	ret

000005ae <_Z23can_proc_stop_motor_msgP4sCAN>:

void can_proc_stop_motor_msg( sCAN* mMsg )
{
     5ae:	cf 93       	push	r28
     5b0:	df 93       	push	r29
     5b2:	ec 01       	movw	r28, r24
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     5b4:	7d 81       	ldd	r23, Y+5	; 0x05
     5b6:	60 e0       	ldi	r22, 0x00	; 0
     5b8:	88 27       	eor	r24, r24
     5ba:	77 fd       	sbrc	r23, 7
     5bc:	80 95       	com	r24
     5be:	98 2f       	mov	r25, r24
	retval |= mData[1];
     5c0:	2e 81       	ldd	r18, Y+6	; 0x06
     5c2:	30 e0       	ldi	r19, 0x00	; 0
     5c4:	40 e0       	ldi	r20, 0x00	; 0
     5c6:	50 e0       	ldi	r21, 0x00	; 0
     5c8:	62 2b       	or	r22, r18
     5ca:	73 2b       	or	r23, r19
     5cc:	84 2b       	or	r24, r20
     5ce:	95 2b       	or	r25, r21
}

void can_proc_stop_motor_msg( sCAN* mMsg )
{
	short brake = extract_word_be( &(mMsg->data[0])  );
	Destination.speed = fabs(((float)brake / 10000.0));
     5d0:	88 27       	eor	r24, r24
     5d2:	77 fd       	sbrc	r23, 7
     5d4:	80 95       	com	r24
     5d6:	98 2f       	mov	r25, r24
     5d8:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     5dc:	20 e0       	ldi	r18, 0x00	; 0
     5de:	30 e4       	ldi	r19, 0x40	; 64
     5e0:	4c e1       	ldi	r20, 0x1C	; 28
     5e2:	56 e4       	ldi	r21, 0x46	; 70
     5e4:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     5e8:	9f 77       	andi	r25, 0x7F	; 127
     5ea:	60 93 52 02 	sts	0x0252, r22
     5ee:	70 93 53 02 	sts	0x0253, r23
     5f2:	80 93 54 02 	sts	0x0254, r24
     5f6:	90 93 55 02 	sts	0x0255, r25

	/* We can have coast (both directions low) with a duty cycle.
	   Coast with 100% on, is most gradual coast.
	   Coast with  50% on, cuts down on the recirculation current.	*/
	if (mMsg->data[2] == 0)
     5fa:	8f 81       	ldd	r24, Y+7	; 0x07
     5fc:	88 23       	and	r24, r24
     5fe:	29 f0       	breq	.+10     	; 0x60a <_Z23can_proc_stop_motor_msgP4sCAN+0x5c>
		Destination.coast = HARD_STOP_MOTOR;		// STOP
	else 
		Destination.coast = mMsg->data[2];
     600:	80 93 5a 02 	sts	0x025A, r24
}
     604:	df 91       	pop	r29
     606:	cf 91       	pop	r28
     608:	08 95       	ret

	/* We can have coast (both directions low) with a duty cycle.
	   Coast with 100% on, is most gradual coast.
	   Coast with  50% on, cuts down on the recirculation current.	*/
	if (mMsg->data[2] == 0)
		Destination.coast = HARD_STOP_MOTOR;		// STOP
     60a:	83 e6       	ldi	r24, 0x63	; 99
     60c:	80 93 5a 02 	sts	0x025A, r24
	else 
		Destination.coast = mMsg->data[2];
}
     610:	df 91       	pop	r29
     612:	cf 91       	pop	r28
     614:	08 95       	ret

00000616 <_Z28can_proc_move_dual_speed_msgP4sCAN>:

void can_proc_move_dual_speed_msg( sCAN* mMsg )
{
     616:	cf 93       	push	r28
     618:	df 93       	push	r29
     61a:	ec 01       	movw	r28, r24
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     61c:	7d 81       	ldd	r23, Y+5	; 0x05
     61e:	60 e0       	ldi	r22, 0x00	; 0
     620:	88 27       	eor	r24, r24
     622:	77 fd       	sbrc	r23, 7
     624:	80 95       	com	r24
     626:	98 2f       	mov	r25, r24
	retval |= mData[1];
     628:	2e 81       	ldd	r18, Y+6	; 0x06
     62a:	30 e0       	ldi	r19, 0x00	; 0
     62c:	40 e0       	ldi	r20, 0x00	; 0
     62e:	50 e0       	ldi	r21, 0x00	; 0
     630:	62 2b       	or	r22, r18
     632:	73 2b       	or	r23, r19
     634:	84 2b       	or	r24, r20
     636:	95 2b       	or	r25, r21

void can_proc_move_dual_speed_msg( sCAN* mMsg )
{
	// Value is a number -0.0 to 100.0  * 100  == [0..10000]
	short speed = extract_word_be( &(mMsg->data[0]) );
	Destination.speed = ((float)speed / 10000.0);		// speed is a float
     638:	88 27       	eor	r24, r24
     63a:	77 fd       	sbrc	r23, 7
     63c:	80 95       	com	r24
     63e:	98 2f       	mov	r25, r24
     640:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     644:	20 e0       	ldi	r18, 0x00	; 0
     646:	30 e4       	ldi	r19, 0x40	; 64
     648:	4c e1       	ldi	r20, 0x1C	; 28
     64a:	56 e4       	ldi	r21, 0x46	; 70
     64c:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     650:	60 93 52 02 	sts	0x0252, r22
     654:	70 93 53 02 	sts	0x0253, r23
     658:	80 93 54 02 	sts	0x0254, r24
     65c:	90 93 55 02 	sts	0x0255, r25
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     660:	7f 81       	ldd	r23, Y+7	; 0x07
     662:	60 e0       	ldi	r22, 0x00	; 0
     664:	88 27       	eor	r24, r24
     666:	77 fd       	sbrc	r23, 7
     668:	80 95       	com	r24
     66a:	98 2f       	mov	r25, r24
	retval |= mData[1];
     66c:	28 85       	ldd	r18, Y+8	; 0x08
     66e:	30 e0       	ldi	r19, 0x00	; 0
     670:	40 e0       	ldi	r20, 0x00	; 0
     672:	50 e0       	ldi	r21, 0x00	; 0
     674:	62 2b       	or	r22, r18
     676:	73 2b       	or	r23, r19
     678:	84 2b       	or	r24, r20
     67a:	95 2b       	or	r25, r21
	// Value is a number -0.0 to 100.0  * 100  == [0..10000]
	short speed = extract_word_be( &(mMsg->data[0]) );
	Destination.speed = ((float)speed / 10000.0);		// speed is a float

	speed = extract_word_be( &(mMsg->data[2]) );
	Destination.speed2 = ((float)speed / 10000.0);
     67c:	88 27       	eor	r24, r24
     67e:	77 fd       	sbrc	r23, 7
     680:	80 95       	com	r24
     682:	98 2f       	mov	r25, r24
     684:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     688:	20 e0       	ldi	r18, 0x00	; 0
     68a:	30 e4       	ldi	r19, 0x40	; 64
     68c:	4c e1       	ldi	r20, 0x1C	; 28
     68e:	56 e4       	ldi	r21, 0x46	; 70
     690:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     694:	60 93 56 02 	sts	0x0256, r22
     698:	70 93 57 02 	sts	0x0257, r23
     69c:	80 93 58 02 	sts	0x0258, r24
     6a0:	90 93 59 02 	sts	0x0259, r25

	// There's no direction for unidirectional mode!
	//Destination.direction = 1;	
	//MotorState = MOTOR_REQUEST_PENDING;
}
     6a4:	df 91       	pop	r29
     6a6:	cf 91       	pop	r28
     6a8:	08 95       	ret

000006aa <_Z29can_proc_max_acceleration_msgP4sCAN>:

void can_proc_max_acceleration_msg ( sCAN* mMsg )
{
}
     6aa:	08 95       	ret

000006ac <_Z13can_prep_stopP4sCANh>:
		Calibrated Stop 1	(POT value & angle)
		Calibrated Stop 2	(POT value & angle)
***********************************************************/
/* For informational purposes, send our travel end points. */
void can_prep_stop( sCAN* mMsg, byte mStopNumber )
{
     6ac:	1f 93       	push	r17
     6ae:	cf 93       	push	r28
     6b0:	df 93       	push	r29
     6b2:	ec 01       	movw	r28, r24
     6b4:	16 2f       	mov	r17, r22
	word PotValue = 0xFFFF;
	long int Angle= -1;
    mMsg->id 	  = create_CAN_eid( 0x00, ID_CALIBRATED_STOP, MyInstance );
     6b6:	80 e0       	ldi	r24, 0x00	; 0
     6b8:	65 e4       	ldi	r22, 0x45	; 69
     6ba:	70 e0       	ldi	r23, 0x00	; 0
     6bc:	40 91 c3 02 	lds	r20, 0x02C3
     6c0:	0e 94 18 14 	call	0x2830	; 0x2830 <_Z14create_CAN_eidhth>
     6c4:	dc 01       	movw	r26, r24
     6c6:	cb 01       	movw	r24, r22
     6c8:	88 83       	st	Y, r24
     6ca:	99 83       	std	Y+1, r25	; 0x01
     6cc:	aa 83       	std	Y+2, r26	; 0x02
     6ce:	bb 83       	std	Y+3, r27	; 0x03

    if (mStopNumber==1) {
     6d0:	11 30       	cpi	r17, 0x01	; 1
     6d2:	61 f1       	breq	.+88     	; 0x72c <_Z13can_prep_stopP4sCANh+0x80>
    	PotValue = EndPoint1.value;
    	Angle    = EndPoint1.angle;
    } else if (mStopNumber==2) { 
     6d4:	12 30       	cpi	r17, 0x02	; 2
     6d6:	b1 f0       	breq	.+44     	; 0x704 <_Z13can_prep_stopP4sCANh+0x58>
     6d8:	9f ef       	ldi	r25, 0xFF	; 255
     6da:	2f ef       	ldi	r18, 0xFF	; 255
     6dc:	3f ef       	ldi	r19, 0xFF	; 255
     6de:	4f ef       	ldi	r20, 0xFF	; 255
     6e0:	8f ef       	ldi	r24, 0xFF	; 255
     6e2:	5f ef       	ldi	r21, 0xFF	; 255
    	PotValue = EndPoint2.value;
    	Angle    = EndPoint2.angle;
    }
    mMsg->data[0] = mStopNumber&0x0F;
     6e4:	1f 70       	andi	r17, 0x0F	; 15
     6e6:	1d 83       	std	Y+5, r17	; 0x05
	word tmp = hi_word(Angle);
	mMsg->data[1] = hi(tmp);
     6e8:	5e 83       	std	Y+6, r21	; 0x06
	mMsg->data[2] = lo(tmp);	
     6ea:	8f 83       	std	Y+7, r24	; 0x07
	tmp = lo_word(Angle);
	mMsg->data[3] = hi(tmp);
     6ec:	48 87       	std	Y+8, r20	; 0x08
	mMsg->data[4] = lo(tmp);
     6ee:	39 87       	std	Y+9, r19	; 0x09
	mMsg->data[5] = hi(PotValue);
     6f0:	2a 87       	std	Y+10, r18	; 0x0a
	mMsg->data[6] = lo(PotValue);
     6f2:	9b 87       	std	Y+11, r25	; 0x0b
    mMsg->header.DLC = 7;
     6f4:	8c 81       	ldd	r24, Y+4	; 0x04
     6f6:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     6f8:	8e 60       	ori	r24, 0x0E	; 14
     6fa:	8c 83       	std	Y+4, r24	; 0x04
}
     6fc:	df 91       	pop	r29
     6fe:	cf 91       	pop	r28
     700:	1f 91       	pop	r17
     702:	08 95       	ret
    if (mStopNumber==1) {
    	PotValue = EndPoint1.value;
    	Angle    = EndPoint1.angle;
    } else if (mStopNumber==2) { 
    	PotValue = EndPoint2.value;
    	Angle    = EndPoint2.angle;
     704:	20 91 27 02 	lds	r18, 0x0227
     708:	40 91 28 02 	lds	r20, 0x0228
     70c:	82 2f       	mov	r24, r18
     70e:	94 2f       	mov	r25, r20
     710:	a0 91 29 02 	lds	r26, 0x0229
     714:	b0 91 2a 02 	lds	r27, 0x022A
     718:	cd 01       	movw	r24, r26
     71a:	aa 27       	eor	r26, r26
     71c:	bb 27       	eor	r27, r27
     71e:	59 2f       	mov	r21, r25
     720:	32 2f       	mov	r19, r18
     722:	20 91 2c 02 	lds	r18, 0x022C
     726:	90 91 2b 02 	lds	r25, 0x022B
     72a:	dc cf       	rjmp	.-72     	; 0x6e4 <_Z13can_prep_stopP4sCANh+0x38>
	long int Angle= -1;
    mMsg->id 	  = create_CAN_eid( 0x00, ID_CALIBRATED_STOP, MyInstance );

    if (mStopNumber==1) {
    	PotValue = EndPoint1.value;
    	Angle    = EndPoint1.angle;
     72c:	20 91 21 02 	lds	r18, 0x0221
     730:	40 91 22 02 	lds	r20, 0x0222
     734:	82 2f       	mov	r24, r18
     736:	94 2f       	mov	r25, r20
     738:	a0 91 23 02 	lds	r26, 0x0223
     73c:	b0 91 24 02 	lds	r27, 0x0224
     740:	cd 01       	movw	r24, r26
     742:	aa 27       	eor	r26, r26
     744:	bb 27       	eor	r27, r27
     746:	59 2f       	mov	r21, r25
     748:	32 2f       	mov	r19, r18
     74a:	20 91 26 02 	lds	r18, 0x0226
     74e:	90 91 25 02 	lds	r25, 0x0225
     752:	c8 cf       	rjmp	.-112    	; 0x6e4 <_Z13can_prep_stopP4sCANh+0x38>

00000754 <_Z16can_file_messageP4sCAN>:
#define ID_MOVE_TO_ANGLE				0x0042		 Instance goes with intended Receiver
#define ID_MOVE_SPEED					0x0043
#define ID_SET_MAX_MOTOR_ACCEL			0x0044		*/

void can_file_message( sCAN* mMsg )
{
     754:	cf 93       	push	r28
     756:	df 93       	push	r29
     758:	ec 01       	movw	r28, r24
	if ( match( mMsg->id, 	create_CAN_eid(ID_MARK_MOTOR_STOP, MyInstance)) )
     75a:	80 e4       	ldi	r24, 0x40	; 64
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	60 91 c3 02 	lds	r22, 0x02C3
     762:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
     766:	9b 01       	movw	r18, r22
     768:	ac 01       	movw	r20, r24
     76a:	68 81       	ld	r22, Y
     76c:	79 81       	ldd	r23, Y+1	; 0x01
     76e:	8a 81       	ldd	r24, Y+2	; 0x02
     770:	9b 81       	ldd	r25, Y+3	; 0x03
     772:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
     776:	88 23       	and	r24, r24
     778:	e1 f0       	breq	.+56     	; 0x7b2 <_Z16can_file_messageP4sCAN+0x5e>
	{
		// data[0] == [0x1x] means report on the mark stop.
		if ( (mMsg->data[0] & 0x10) == 0x10) 	// READ?
     77a:	8d 81       	ldd	r24, Y+5	; 0x05
     77c:	84 fd       	sbrc	r24, 4
     77e:	09 c0       	rjmp	.+18     	; 0x792 <_Z16can_file_messageP4sCAN+0x3e>
			can_prep_stop( &msg1, 1 ); 
			can_prep_stop( &msg2, 2 );
			System_Send_Status=0x03;		// buff 1 & 2
		} else {
			// The request has been to set "mark" a stop.
			can_proc_set_stop_msg( mMsg );
     780:	ce 01       	movw	r24, r28
     782:	0e 94 01 02 	call	0x402	; 0x402 <_Z21can_proc_set_stop_msgP4sCAN>
			System_Send_Status = 0x10;
     786:	80 e1       	ldi	r24, 0x10	; 16
     788:	80 93 d0 02 	sts	0x02D0, r24
	else if ( (isConfigured(MODE_TILT_RESPONDER)) && 
			  (id_match(mMsg->id, create_CAN_eid(ID_ACCEL_XYZ, 0)) ) )
	{
		can_proc_tilt_msg( mMsg );
	}
}
     78c:	df 91       	pop	r29
     78e:	cf 91       	pop	r28
     790:	08 95       	ret
	if ( match( mMsg->id, 	create_CAN_eid(ID_MARK_MOTOR_STOP, MyInstance)) )
	{
		// data[0] == [0x1x] means report on the mark stop.
		if ( (mMsg->data[0] & 0x10) == 0x10) 	// READ?
		{
			can_prep_stop( &msg1, 1 ); 
     792:	88 e8       	ldi	r24, 0x88	; 136
     794:	92 e0       	ldi	r25, 0x02	; 2
     796:	61 e0       	ldi	r22, 0x01	; 1
     798:	0e 94 56 03 	call	0x6ac	; 0x6ac <_Z13can_prep_stopP4sCANh>
			can_prep_stop( &msg2, 2 );
     79c:	87 e9       	ldi	r24, 0x97	; 151
     79e:	92 e0       	ldi	r25, 0x02	; 2
     7a0:	62 e0       	ldi	r22, 0x02	; 2
     7a2:	0e 94 56 03 	call	0x6ac	; 0x6ac <_Z13can_prep_stopP4sCANh>
			System_Send_Status=0x03;		// buff 1 & 2
     7a6:	83 e0       	ldi	r24, 0x03	; 3
     7a8:	80 93 d0 02 	sts	0x02D0, r24
	else if ( (isConfigured(MODE_TILT_RESPONDER)) && 
			  (id_match(mMsg->id, create_CAN_eid(ID_ACCEL_XYZ, 0)) ) )
	{
		can_proc_tilt_msg( mMsg );
	}
}
     7ac:	df 91       	pop	r29
     7ae:	cf 91       	pop	r28
     7b0:	08 95       	ret
			can_proc_set_stop_msg( mMsg );
			System_Send_Status = 0x10;
			// Save EEPROM occurs in time slice function!
		}
	}
	else if ( match(mMsg->id, create_CAN_eid(ID_MOVE_TO_ANGLE, MyInstance)) )
     7b2:	81 e4       	ldi	r24, 0x41	; 65
     7b4:	90 e0       	ldi	r25, 0x00	; 0
     7b6:	60 91 c3 02 	lds	r22, 0x02C3
     7ba:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
     7be:	9b 01       	movw	r18, r22
     7c0:	ac 01       	movw	r20, r24
     7c2:	68 81       	ld	r22, Y
     7c4:	79 81       	ldd	r23, Y+1	; 0x01
     7c6:	8a 81       	ldd	r24, Y+2	; 0x02
     7c8:	9b 81       	ldd	r25, Y+3	; 0x03
     7ca:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
     7ce:	88 23       	and	r24, r24
     7d0:	09 f0       	breq	.+2      	; 0x7d4 <_Z16can_file_messageP4sCAN+0x80>
     7d2:	4d c0       	rjmp	.+154    	; 0x86e <_Z16can_file_messageP4sCAN+0x11a>
	{
		// includes a speed:
		can_proc_move_to_angle_msg( mMsg );
	}
	else if ( match(mMsg->id, create_CAN_eid(ID_MOVE_SPEED, MyInstance)) )	
     7d4:	82 e4       	ldi	r24, 0x42	; 66
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	60 91 c3 02 	lds	r22, 0x02C3
     7dc:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
     7e0:	9b 01       	movw	r18, r22
     7e2:	ac 01       	movw	r20, r24
     7e4:	68 81       	ld	r22, Y
     7e6:	79 81       	ldd	r23, Y+1	; 0x01
     7e8:	8a 81       	ldd	r24, Y+2	; 0x02
     7ea:	9b 81       	ldd	r25, Y+3	; 0x03
     7ec:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
     7f0:	88 23       	and	r24, r24
     7f2:	09 f0       	breq	.+2      	; 0x7f6 <_Z16can_file_messageP4sCAN+0xa2>
     7f4:	42 c0       	rjmp	.+132    	; 0x87a <_Z16can_file_messageP4sCAN+0x126>
	{
		can_proc_move_speed_msg( mMsg );
		MotorState = MOTOR_REQUEST_PENDING;
	} 
	else if ( match(mMsg->id, create_CAN_eid(ID_STOP_MOTOR, MyInstance)) )
     7f6:	8b e4       	ldi	r24, 0x4B	; 75
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	60 91 c3 02 	lds	r22, 0x02C3
     7fe:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
     802:	9b 01       	movw	r18, r22
     804:	ac 01       	movw	r20, r24
     806:	68 81       	ld	r22, Y
     808:	79 81       	ldd	r23, Y+1	; 0x01
     80a:	8a 81       	ldd	r24, Y+2	; 0x02
     80c:	9b 81       	ldd	r25, Y+3	; 0x03
     80e:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
     812:	88 23       	and	r24, r24
     814:	e9 f1       	breq	.+122    	; 0x890 <_Z16can_file_messageP4sCAN+0x13c>
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     816:	7d 81       	ldd	r23, Y+5	; 0x05
     818:	60 e0       	ldi	r22, 0x00	; 0
     81a:	88 27       	eor	r24, r24
     81c:	77 fd       	sbrc	r23, 7
     81e:	80 95       	com	r24
     820:	98 2f       	mov	r25, r24
	retval |= mData[1];
     822:	2e 81       	ldd	r18, Y+6	; 0x06
     824:	30 e0       	ldi	r19, 0x00	; 0
     826:	40 e0       	ldi	r20, 0x00	; 0
     828:	50 e0       	ldi	r21, 0x00	; 0
     82a:	62 2b       	or	r22, r18
     82c:	73 2b       	or	r23, r19
     82e:	84 2b       	or	r24, r20
     830:	95 2b       	or	r25, r21
}

void can_proc_stop_motor_msg( sCAN* mMsg )
{
	short brake = extract_word_be( &(mMsg->data[0])  );
	Destination.speed = fabs(((float)brake / 10000.0));
     832:	88 27       	eor	r24, r24
     834:	77 fd       	sbrc	r23, 7
     836:	80 95       	com	r24
     838:	98 2f       	mov	r25, r24
     83a:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     83e:	20 e0       	ldi	r18, 0x00	; 0
     840:	30 e4       	ldi	r19, 0x40	; 64
     842:	4c e1       	ldi	r20, 0x1C	; 28
     844:	56 e4       	ldi	r21, 0x46	; 70
     846:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     84a:	9f 77       	andi	r25, 0x7F	; 127
     84c:	60 93 52 02 	sts	0x0252, r22
     850:	70 93 53 02 	sts	0x0253, r23
     854:	80 93 54 02 	sts	0x0254, r24
     858:	90 93 55 02 	sts	0x0255, r25

	/* We can have coast (both directions low) with a duty cycle.
	   Coast with 100% on, is most gradual coast.
	   Coast with  50% on, cuts down on the recirculation current.	*/
	if (mMsg->data[2] == 0)
     85c:	8f 81       	ldd	r24, Y+7	; 0x07
     85e:	88 23       	and	r24, r24
     860:	99 f0       	breq	.+38     	; 0x888 <_Z16can_file_messageP4sCAN+0x134>
		Destination.coast = HARD_STOP_MOTOR;		// STOP
	else 
		Destination.coast = mMsg->data[2];
     862:	80 93 5a 02 	sts	0x025A, r24
		MotorState = MOTOR_REQUEST_PENDING;
	} 
	else if ( match(mMsg->id, create_CAN_eid(ID_MOVE_DUAL_SPEED, MyInstance)) )	
	{
		can_proc_move_dual_speed_msg( mMsg );
		MotorState = MOTOR_REQUEST_PENDING;
     866:	8a e0       	ldi	r24, 0x0A	; 10
     868:	80 93 37 02 	sts	0x0237, r24
     86c:	8f cf       	rjmp	.-226    	; 0x78c <_Z16can_file_messageP4sCAN+0x38>
		}
	}
	else if ( match(mMsg->id, create_CAN_eid(ID_MOVE_TO_ANGLE, MyInstance)) )
	{
		// includes a speed:
		can_proc_move_to_angle_msg( mMsg );
     86e:	ce 01       	movw	r24, r28
     870:	0e 94 4e 02 	call	0x49c	; 0x49c <_Z26can_proc_move_to_angle_msgP4sCAN>
	else if ( (isConfigured(MODE_TILT_RESPONDER)) && 
			  (id_match(mMsg->id, create_CAN_eid(ID_ACCEL_XYZ, 0)) ) )
	{
		can_proc_tilt_msg( mMsg );
	}
}
     874:	df 91       	pop	r29
     876:	cf 91       	pop	r28
     878:	08 95       	ret
		// includes a speed:
		can_proc_move_to_angle_msg( mMsg );
	}
	else if ( match(mMsg->id, create_CAN_eid(ID_MOVE_SPEED, MyInstance)) )	
	{
		can_proc_move_speed_msg( mMsg );
     87a:	ce 01       	movw	r24, r28
     87c:	0e 94 84 02 	call	0x508	; 0x508 <_Z23can_proc_move_speed_msgP4sCAN>
		MotorState = MOTOR_REQUEST_PENDING;
     880:	8a e0       	ldi	r24, 0x0A	; 10
     882:	80 93 37 02 	sts	0x0237, r24
     886:	82 cf       	rjmp	.-252    	; 0x78c <_Z16can_file_messageP4sCAN+0x38>

	/* We can have coast (both directions low) with a duty cycle.
	   Coast with 100% on, is most gradual coast.
	   Coast with  50% on, cuts down on the recirculation current.	*/
	if (mMsg->data[2] == 0)
		Destination.coast = HARD_STOP_MOTOR;		// STOP
     888:	83 e6       	ldi	r24, 0x63	; 99
     88a:	80 93 5a 02 	sts	0x025A, r24
     88e:	eb cf       	rjmp	.-42     	; 0x866 <_Z16can_file_messageP4sCAN+0x112>
	else if ( match(mMsg->id, create_CAN_eid(ID_STOP_MOTOR, MyInstance)) )
	{
		can_proc_stop_motor_msg( mMsg );
		MotorState = MOTOR_REQUEST_PENDING;
	} 
	else if ( match(mMsg->id, create_CAN_eid(ID_MOVE_DUAL_SPEED, MyInstance)) )	
     890:	84 e4       	ldi	r24, 0x44	; 68
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	60 91 c3 02 	lds	r22, 0x02C3
     898:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
     89c:	9b 01       	movw	r18, r22
     89e:	ac 01       	movw	r20, r24
     8a0:	68 81       	ld	r22, Y
     8a2:	79 81       	ldd	r23, Y+1	; 0x01
     8a4:	8a 81       	ldd	r24, Y+2	; 0x02
     8a6:	9b 81       	ldd	r25, Y+3	; 0x03
     8a8:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
     8ac:	88 23       	and	r24, r24
     8ae:	09 f4       	brne	.+2      	; 0x8b2 <_Z16can_file_messageP4sCAN+0x15e>
     8b0:	45 c0       	rjmp	.+138    	; 0x93c <_Z16can_file_messageP4sCAN+0x1e8>
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     8b2:	7d 81       	ldd	r23, Y+5	; 0x05
     8b4:	60 e0       	ldi	r22, 0x00	; 0
     8b6:	88 27       	eor	r24, r24
     8b8:	77 fd       	sbrc	r23, 7
     8ba:	80 95       	com	r24
     8bc:	98 2f       	mov	r25, r24
	retval |= mData[1];
     8be:	2e 81       	ldd	r18, Y+6	; 0x06
     8c0:	30 e0       	ldi	r19, 0x00	; 0
     8c2:	40 e0       	ldi	r20, 0x00	; 0
     8c4:	50 e0       	ldi	r21, 0x00	; 0
     8c6:	62 2b       	or	r22, r18
     8c8:	73 2b       	or	r23, r19
     8ca:	84 2b       	or	r24, r20
     8cc:	95 2b       	or	r25, r21

void can_proc_move_dual_speed_msg( sCAN* mMsg )
{
	// Value is a number -0.0 to 100.0  * 100  == [0..10000]
	short speed = extract_word_be( &(mMsg->data[0]) );
	Destination.speed = ((float)speed / 10000.0);		// speed is a float
     8ce:	88 27       	eor	r24, r24
     8d0:	77 fd       	sbrc	r23, 7
     8d2:	80 95       	com	r24
     8d4:	98 2f       	mov	r25, r24
     8d6:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     8da:	20 e0       	ldi	r18, 0x00	; 0
     8dc:	30 e4       	ldi	r19, 0x40	; 64
     8de:	4c e1       	ldi	r20, 0x1C	; 28
     8e0:	56 e4       	ldi	r21, 0x46	; 70
     8e2:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     8e6:	60 93 52 02 	sts	0x0252, r22
     8ea:	70 93 53 02 	sts	0x0253, r23
     8ee:	80 93 54 02 	sts	0x0254, r24
     8f2:	90 93 55 02 	sts	0x0255, r25
	return floater.value;
}
word extract_word_be( byte* mData )
{
	long int retval = 0;
	retval |= (mData[0]<<8);
     8f6:	7f 81       	ldd	r23, Y+7	; 0x07
     8f8:	60 e0       	ldi	r22, 0x00	; 0
     8fa:	88 27       	eor	r24, r24
     8fc:	77 fd       	sbrc	r23, 7
     8fe:	80 95       	com	r24
     900:	98 2f       	mov	r25, r24
	retval |= mData[1];
     902:	28 85       	ldd	r18, Y+8	; 0x08
     904:	30 e0       	ldi	r19, 0x00	; 0
     906:	40 e0       	ldi	r20, 0x00	; 0
     908:	50 e0       	ldi	r21, 0x00	; 0
     90a:	62 2b       	or	r22, r18
     90c:	73 2b       	or	r23, r19
     90e:	84 2b       	or	r24, r20
     910:	95 2b       	or	r25, r21
	// Value is a number -0.0 to 100.0  * 100  == [0..10000]
	short speed = extract_word_be( &(mMsg->data[0]) );
	Destination.speed = ((float)speed / 10000.0);		// speed is a float

	speed = extract_word_be( &(mMsg->data[2]) );
	Destination.speed2 = ((float)speed / 10000.0);
     912:	88 27       	eor	r24, r24
     914:	77 fd       	sbrc	r23, 7
     916:	80 95       	com	r24
     918:	98 2f       	mov	r25, r24
     91a:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     91e:	20 e0       	ldi	r18, 0x00	; 0
     920:	30 e4       	ldi	r19, 0x40	; 64
     922:	4c e1       	ldi	r20, 0x1C	; 28
     924:	56 e4       	ldi	r21, 0x46	; 70
     926:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     92a:	60 93 56 02 	sts	0x0256, r22
     92e:	70 93 57 02 	sts	0x0257, r23
     932:	80 93 58 02 	sts	0x0258, r24
     936:	90 93 59 02 	sts	0x0259, r25
     93a:	95 cf       	rjmp	.-214    	; 0x866 <_Z16can_file_messageP4sCAN+0x112>
	else if ( match(mMsg->id, create_CAN_eid(ID_MOVE_DUAL_SPEED, MyInstance)) )	
	{
		can_proc_move_dual_speed_msg( mMsg );
		MotorState = MOTOR_REQUEST_PENDING;
	} 
	else if ( match(mMsg->id, create_CAN_eid(ID_SET_MAX_MOTOR_ACCEL, MyInstance)) )
     93c:	83 e4       	ldi	r24, 0x43	; 67
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	60 91 c3 02 	lds	r22, 0x02C3
     944:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
     948:	9b 01       	movw	r18, r22
     94a:	ac 01       	movw	r20, r24
     94c:	68 81       	ld	r22, Y
     94e:	79 81       	ldd	r23, Y+1	; 0x01
     950:	8a 81       	ldd	r24, Y+2	; 0x02
     952:	9b 81       	ldd	r25, Y+3	; 0x03
     954:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
     958:	88 23       	and	r24, r24
     95a:	09 f0       	breq	.+2      	; 0x95e <_Z16can_file_messageP4sCAN+0x20a>
     95c:	17 cf       	rjmp	.-466    	; 0x78c <_Z16can_file_messageP4sCAN+0x38>
extern byte config_byte_2 ;
extern byte config_byte_3 ;
extern byte config_byte_4 ;
extern byte sys_config_byte;

inline byte isConfigured (byte Test)	{  return ((config_byte_1 & Test)>0); };
     95e:	80 91 40 03 	lds	r24, 0x0340
	{
		can_proc_max_acceleration_msg( mMsg );
	}
	else if ( (isConfigured(MODE_TILT_RESPONDER)) && 
     962:	84 ff       	sbrs	r24, 4
     964:	13 cf       	rjmp	.-474    	; 0x78c <_Z16can_file_messageP4sCAN+0x38>
			  (id_match(mMsg->id, create_CAN_eid(ID_ACCEL_XYZ, 0)) ) )
     966:	81 e7       	ldi	r24, 0x71	; 113
     968:	90 e0       	ldi	r25, 0x00	; 0
     96a:	60 e0       	ldi	r22, 0x00	; 0
     96c:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
     970:	9b 01       	movw	r18, r22
     972:	ac 01       	movw	r20, r24
     974:	68 81       	ld	r22, Y
     976:	79 81       	ldd	r23, Y+1	; 0x01
     978:	8a 81       	ldd	r24, Y+2	; 0x02
     97a:	9b 81       	ldd	r25, Y+3	; 0x03
     97c:	0e 94 33 14 	call	0x2866	; 0x2866 <_Z8id_match6idTypeS_>
	} 
	else if ( match(mMsg->id, create_CAN_eid(ID_SET_MAX_MOTOR_ACCEL, MyInstance)) )
	{
		can_proc_max_acceleration_msg( mMsg );
	}
	else if ( (isConfigured(MODE_TILT_RESPONDER)) && 
     980:	88 23       	and	r24, r24
     982:	09 f4       	brne	.+2      	; 0x986 <_Z16can_file_messageP4sCAN+0x232>
     984:	03 cf       	rjmp	.-506    	; 0x78c <_Z16can_file_messageP4sCAN+0x38>
#define KConst 0.25
void can_proc_tilt_msg( sCAN* mMsg )
{
	byte yh  = mMsg->data[3];
	byte yl  = mMsg->data[2];
	short y1  = ((yh<<8) | yl);
     986:	98 85       	ldd	r25, Y+8	; 0x08
     988:	80 e0       	ldi	r24, 0x00	; 0
     98a:	6f 81       	ldd	r22, Y+7	; 0x07
     98c:	70 e0       	ldi	r23, 0x00	; 0
     98e:	68 2b       	or	r22, r24
     990:	79 2b       	or	r23, r25
	float y2 = ((float)y1 / (16535.0));
     992:	88 27       	eor	r24, r24
     994:	77 fd       	sbrc	r23, 7
     996:	80 95       	com	r24
     998:	98 2f       	mov	r25, r24
     99a:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
     99e:	20 e0       	ldi	r18, 0x00	; 0
     9a0:	3e e2       	ldi	r19, 0x2E	; 46
     9a2:	41 e8       	ldi	r20, 0x81	; 129
     9a4:	56 e4       	ldi	r21, 0x46	; 70
     9a6:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
     9aa:	9b 01       	movw	r18, r22
     9ac:	ac 01       	movw	r20, r24
	// multiply by proportionality constant

	// We don't actually set the motor duty here, because we don't know if it's in a stop region
	// or under influence of some other condition (ie pid mode, etc).  So we queue up a 
	// request and let the timeslice deal with it.
	MotorState 		 	  = MOTOR_REQUEST_PENDING;
     9ae:	8a e0       	ldi	r24, 0x0A	; 10
     9b0:	80 93 37 02 	sts	0x0237, r24
	Destination.speed     = fabs(y2);
     9b4:	da 01       	movw	r26, r20
     9b6:	c9 01       	movw	r24, r18
     9b8:	bf 77       	andi	r27, 0x7F	; 127
     9ba:	80 93 52 02 	sts	0x0252, r24
     9be:	90 93 53 02 	sts	0x0253, r25
     9c2:	a0 93 54 02 	sts	0x0254, r26
     9c6:	b0 93 55 02 	sts	0x0255, r27
	Destination.direction = (y2 > 0);
     9ca:	c1 e0       	ldi	r28, 0x01	; 1
     9cc:	ca 01       	movw	r24, r20
     9ce:	b9 01       	movw	r22, r18
     9d0:	20 e0       	ldi	r18, 0x00	; 0
     9d2:	30 e0       	ldi	r19, 0x00	; 0
     9d4:	a9 01       	movw	r20, r18
     9d6:	0e 94 fe 1f 	call	0x3ffc	; 0x3ffc <__gtsf2>
     9da:	18 16       	cp	r1, r24
     9dc:	1c f4       	brge	.+6      	; 0x9e4 <_Z16can_file_messageP4sCAN+0x290>
     9de:	c0 93 51 02 	sts	0x0251, r28
     9e2:	d4 ce       	rjmp	.-600    	; 0x78c <_Z16can_file_messageP4sCAN+0x38>
     9e4:	c0 e0       	ldi	r28, 0x00	; 0
     9e6:	fb cf       	rjmp	.-10     	; 0x9de <_Z16can_file_messageP4sCAN+0x28a>

000009e8 <_Z20can_prep_motor_angleP4sCAN>:
    mMsg->header.DLC = 7;
    mMsg->header.rtr = 0;
}

void can_prep_motor_angle( sCAN* mMsg )
{
     9e8:	cf 93       	push	r28
     9ea:	df 93       	push	r29
     9ec:	ec 01       	movw	r28, r24
	byte size = 4;
    mMsg->id = create_CAN_eid( ID_MOTOR_ANGLE, MyInstance );
     9ee:	86 e4       	ldi	r24, 0x46	; 70
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	60 91 c3 02 	lds	r22, 0x02C3
     9f6:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
     9fa:	68 83       	st	Y, r22
     9fc:	79 83       	std	Y+1, r23	; 0x01
     9fe:	8a 83       	std	Y+2, r24	; 0x02
     a00:	9b 83       	std	Y+3, r25	; 0x03

	// FILL CURRENT ANGLE :
	// Fixed point, 
	float_array Angle; 
	Angle.value = get_motor_angle();
     a02:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <_Z15get_motor_anglev>
	for (int i=0; i<size; i++)
	    mMsg->data[i] = Angle.array[i];
     a06:	6d 83       	std	Y+5, r22	; 0x05
     a08:	7e 83       	std	Y+6, r23	; 0x06
     a0a:	8f 83       	std	Y+7, r24	; 0x07
     a0c:	98 87       	std	Y+8, r25	; 0x08
	mMsg->data[size+0] = hi(CurrentAvg);
	mMsg->data[size+1] = lo(CurrentAvg); */

	// Make (TENTH DEG/SEC) ANGLE SPEED INSTEAD!!!!!:
	//short TenthDegSec = PotSpeed[1]
	mMsg->data[size+0] = hi(PotSpeed[1]);
     a0e:	80 91 3a 02 	lds	r24, 0x023A
     a12:	90 91 3b 02 	lds	r25, 0x023B
     a16:	99 87       	std	Y+9, r25	; 0x09
	mMsg->data[size+1] = lo(PotSpeed[1]);
     a18:	8a 87       	std	Y+10, r24	; 0x0a

    mMsg->header.DLC = size+2;
     a1a:	8c 81       	ldd	r24, Y+4	; 0x04
     a1c:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     a1e:	8c 60       	ori	r24, 0x0C	; 12
     a20:	8c 83       	std	Y+4, r24	; 0x04
}
     a22:	df 91       	pop	r29
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <_Z25can_prep_motor_values_rawP4sCAN>:

/* Reports: Position, Speed, and electrical Current draw */
void can_prep_motor_values_raw( sCAN* mMsg )
{
     a28:	af 92       	push	r10
     a2a:	bf 92       	push	r11
     a2c:	cf 92       	push	r12
     a2e:	df 92       	push	r13
     a30:	ef 92       	push	r14
     a32:	ff 92       	push	r15
     a34:	0f 93       	push	r16
     a36:	1f 93       	push	r17
     a38:	cf 93       	push	r28
     a3a:	df 93       	push	r29
     a3c:	ec 01       	movw	r28, r24
    mMsg->id 	  = create_CAN_eid( 0x00, ID_MOTOR_VALUE, MyInstance );
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	67 e4       	ldi	r22, 0x47	; 71
     a42:	70 e0       	ldi	r23, 0x00	; 0
     a44:	40 91 c3 02 	lds	r20, 0x02C3
     a48:	0e 94 18 14 	call	0x2830	; 0x2830 <_Z14create_CAN_eidhth>
     a4c:	68 83       	st	Y, r22
     a4e:	79 83       	std	Y+1, r23	; 0x01
     a50:	8a 83       	std	Y+2, r24	; 0x02
     a52:	9b 83       	std	Y+3, r25	; 0x03
     a54:	80 91 40 03 	lds	r24, 0x0340
	if (isConfigured(MODE_USE_ENCODER))  {
     a58:	80 ff       	sbrs	r24, 0
     a5a:	65 c0       	rjmp	.+202    	; 0xb26 <_Z25can_prep_motor_values_rawP4sCAN+0xfe>
		mMsg->data[0] = hi(EncoderCount);
     a5c:	80 91 5f 02 	lds	r24, 0x025F
     a60:	90 91 60 02 	lds	r25, 0x0260
     a64:	9d 83       	std	Y+5, r25	; 0x05
		mMsg->data[1] = lo(EncoderCount);	
     a66:	8e 83       	std	Y+6, r24	; 0x06
		mMsg->data[1] = lo(PotSample[1]);
	}

	// Also send Currents Raw:
	// MOTOR CURRENT (Larger of left/right) (in Amps*10):
	word CurrentAvg = max(LeftCurrentSampleAvg*10, 
     a68:	60 91 72 02 	lds	r22, 0x0272
     a6c:	70 91 73 02 	lds	r23, 0x0273
     a70:	80 91 74 02 	lds	r24, 0x0274
     a74:	90 91 75 02 	lds	r25, 0x0275
     a78:	20 e0       	ldi	r18, 0x00	; 0
     a7a:	30 e0       	ldi	r19, 0x00	; 0
     a7c:	40 e2       	ldi	r20, 0x20	; 32
     a7e:	51 e4       	ldi	r21, 0x41	; 65
     a80:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
     a84:	d6 2e       	mov	r13, r22
     a86:	c7 2e       	mov	r12, r23
     a88:	b8 2e       	mov	r11, r24
     a8a:	a9 2e       	mov	r10, r25
     a8c:	60 91 76 02 	lds	r22, 0x0276
     a90:	70 91 77 02 	lds	r23, 0x0277
     a94:	80 91 78 02 	lds	r24, 0x0278
     a98:	90 91 79 02 	lds	r25, 0x0279
     a9c:	20 e0       	ldi	r18, 0x00	; 0
     a9e:	30 e0       	ldi	r19, 0x00	; 0
     aa0:	40 e2       	ldi	r20, 0x20	; 32
     aa2:	51 e4       	ldi	r21, 0x41	; 65
     aa4:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
     aa8:	16 2f       	mov	r17, r22
     aaa:	07 2f       	mov	r16, r23
     aac:	f8 2e       	mov	r15, r24
     aae:	e9 2e       	mov	r14, r25
     ab0:	a6 01       	movw	r20, r12
     ab2:	95 01       	movw	r18, r10
     ab4:	65 2f       	mov	r22, r21
     ab6:	74 2f       	mov	r23, r20
     ab8:	83 2f       	mov	r24, r19
     aba:	92 2f       	mov	r25, r18
     abc:	d8 01       	movw	r26, r16
     abe:	f7 01       	movw	r30, r14
     ac0:	2b 2f       	mov	r18, r27
     ac2:	3a 2f       	mov	r19, r26
     ac4:	4f 2f       	mov	r20, r31
     ac6:	5e 2f       	mov	r21, r30
     ac8:	0e 94 fe 1f 	call	0x3ffc	; 0x3ffc <__gtsf2>
     acc:	18 16       	cp	r1, r24
     ace:	94 f1       	brlt	.+100    	; 0xb34 <_Z25can_prep_motor_values_rawP4sCAN+0x10c>
     ad0:	a8 01       	movw	r20, r16
     ad2:	97 01       	movw	r18, r14
     ad4:	65 2f       	mov	r22, r21
     ad6:	74 2f       	mov	r23, r20
     ad8:	83 2f       	mov	r24, r19
     ada:	92 2f       	mov	r25, r18
     adc:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>
						  RightCurrentSampleAvg*10 );
	mMsg->data[2] = hi(CurrentAvg);
     ae0:	7f 83       	std	Y+7, r23	; 0x07
	mMsg->data[3] = lo(CurrentAvg);
     ae2:	68 87       	std	Y+8, r22	; 0x08

	/*mMsg->data[2] = hi(LeftAvg );
	mMsg->data[3] = lo(LeftAvg );	*/
	short RCurrentAvg = round(RightCurrentSampleAvg*10.); 
     ae4:	a8 01       	movw	r20, r16
     ae6:	97 01       	movw	r18, r14
     ae8:	65 2f       	mov	r22, r21
     aea:	70 2f       	mov	r23, r16
     aec:	83 2f       	mov	r24, r19
     aee:	9e 2d       	mov	r25, r14
     af0:	0e 94 96 24 	call	0x492c	; 0x492c <round>
     af4:	0e 94 ee 20 	call	0x41dc	; 0x41dc <__fixsfsi>
	mMsg->data[4] = hi(RCurrentAvg);
     af8:	79 87       	std	Y+9, r23	; 0x09
	mMsg->data[5] = lo(RCurrentAvg);
     afa:	6a 87       	std	Y+10, r22	; 0x0a

	mMsg->data[6] = hi(PotSpeed[1]);
     afc:	80 91 3a 02 	lds	r24, 0x023A
     b00:	90 91 3b 02 	lds	r25, 0x023B
     b04:	9b 87       	std	Y+11, r25	; 0x0b
	mMsg->data[7] = lo(PotSpeed[1]);	
     b06:	8c 87       	std	Y+12, r24	; 0x0c
    mMsg->header.DLC = 8;
     b08:	8c 81       	ldd	r24, Y+4	; 0x04
     b0a:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     b0c:	80 61       	ori	r24, 0x10	; 16
     b0e:	8c 83       	std	Y+4, r24	; 0x04
}
     b10:	df 91       	pop	r29
     b12:	cf 91       	pop	r28
     b14:	1f 91       	pop	r17
     b16:	0f 91       	pop	r16
     b18:	ff 90       	pop	r15
     b1a:	ef 90       	pop	r14
     b1c:	df 90       	pop	r13
     b1e:	cf 90       	pop	r12
     b20:	bf 90       	pop	r11
     b22:	af 90       	pop	r10
     b24:	08 95       	ret
    mMsg->id 	  = create_CAN_eid( 0x00, ID_MOTOR_VALUE, MyInstance );
	if (isConfigured(MODE_USE_ENCODER))  {
		mMsg->data[0] = hi(EncoderCount);
		mMsg->data[1] = lo(EncoderCount);	
	} else {
		mMsg->data[0] = hi(PotSample[1]);
     b26:	80 91 80 02 	lds	r24, 0x0280
     b2a:	90 91 81 02 	lds	r25, 0x0281
     b2e:	9d 83       	std	Y+5, r25	; 0x05
		mMsg->data[1] = lo(PotSample[1]);
     b30:	8e 83       	std	Y+6, r24	; 0x06
     b32:	9a cf       	rjmp	.-204    	; 0xa68 <_Z25can_prep_motor_values_rawP4sCAN+0x40>
	}

	// Also send Currents Raw:
	// MOTOR CURRENT (Larger of left/right) (in Amps*10):
	word CurrentAvg = max(LeftCurrentSampleAvg*10, 
     b34:	a6 01       	movw	r20, r12
     b36:	95 01       	movw	r18, r10
     b38:	cd cf       	rjmp	.-102    	; 0xad4 <_Z25can_prep_motor_values_rawP4sCAN+0xac>

00000b3a <_Z20can_prep_motor_speedP4sCAN11float_array>:
    mMsg->header.DLC = 8;
    mMsg->header.rtr = 0;
}

void can_prep_motor_speed( sCAN* mMsg, float_array mSpeed )
{
     b3a:	0f 93       	push	r16
     b3c:	1f 93       	push	r17
     b3e:	df 93       	push	r29
     b40:	cf 93       	push	r28
     b42:	00 d0       	rcall	.+0      	; 0xb44 <_Z20can_prep_motor_speedP4sCAN11float_array+0xa>
     b44:	00 d0       	rcall	.+0      	; 0xb46 <_Z20can_prep_motor_speedP4sCAN11float_array+0xc>
     b46:	cd b7       	in	r28, 0x3d	; 61
     b48:	de b7       	in	r29, 0x3e	; 62
     b4a:	8c 01       	movw	r16, r24
     b4c:	49 83       	std	Y+1, r20	; 0x01
     b4e:	5a 83       	std	Y+2, r21	; 0x02
     b50:	6b 83       	std	Y+3, r22	; 0x03
     b52:	7c 83       	std	Y+4, r23	; 0x04
    mMsg->id 	  = create_CAN_eid( 0x00, ID_MOTOR_SPEED, MyInstance );
     b54:	80 e0       	ldi	r24, 0x00	; 0
     b56:	68 e4       	ldi	r22, 0x48	; 72
     b58:	70 e0       	ldi	r23, 0x00	; 0
     b5a:	40 91 c3 02 	lds	r20, 0x02C3
     b5e:	0e 94 18 14 	call	0x2830	; 0x2830 <_Z14create_CAN_eidhth>
     b62:	f8 01       	movw	r30, r16
     b64:	60 83       	st	Z, r22
     b66:	71 83       	std	Z+1, r23	; 0x01
     b68:	82 83       	std	Z+2, r24	; 0x02
     b6a:	93 83       	std	Z+3, r25	; 0x03
	if (config_byte_1 & MODE_USE_ENCODER)  {
     b6c:	80 91 40 03 	lds	r24, 0x0340
     b70:	80 fd       	sbrc	r24, 0
     b72:	25 c0       	rjmp	.+74     	; 0xbbe <_Z20can_prep_motor_speedP4sCAN11float_array+0x84>
		mMsg->data[0] = 2;	// 2 byte speed
		mMsg->data[1] = hi(EncoderSpeed);
		mMsg->data[2] = lo(EncoderSpeed);
		mMsg->header.DLC = 2;
	} else {
		mMsg->data[0] = size;
     b74:	30 91 00 01 	lds	r19, 0x0100
     b78:	f8 01       	movw	r30, r16
     b7a:	35 83       	std	Z+5, r19	; 0x05
		for (int i=0; i<size; i++)
     b7c:	33 23       	and	r19, r19
     b7e:	61 f0       	breq	.+24     	; 0xb98 <_Z20can_prep_motor_speedP4sCAN11float_array+0x5e>
     b80:	fe 01       	movw	r30, r28
     b82:	31 96       	adiw	r30, 0x01	; 1
	mMsg->data[7] = lo(PotSpeed[1]);	
    mMsg->header.DLC = 8;
    mMsg->header.rtr = 0;
}

void can_prep_motor_speed( sCAN* mMsg, float_array mSpeed )
     b84:	d8 01       	movw	r26, r16
     b86:	16 96       	adiw	r26, 0x06	; 6
     b88:	cf 01       	movw	r24, r30
     b8a:	83 0f       	add	r24, r19
     b8c:	91 1d       	adc	r25, r1
		mMsg->data[2] = lo(EncoderSpeed);
		mMsg->header.DLC = 2;
	} else {
		mMsg->data[0] = size;
		for (int i=0; i<size; i++)
		    mMsg->data[i+1] = mSpeed.array[i];
     b8e:	21 91       	ld	r18, Z+
     b90:	2d 93       	st	X+, r18
		mMsg->data[1] = hi(EncoderSpeed);
		mMsg->data[2] = lo(EncoderSpeed);
		mMsg->header.DLC = 2;
	} else {
		mMsg->data[0] = size;
		for (int i=0; i<size; i++)
     b92:	e8 17       	cp	r30, r24
     b94:	f9 07       	cpc	r31, r25
     b96:	d9 f7       	brne	.-10     	; 0xb8e <_Z20can_prep_motor_speedP4sCAN11float_array+0x54>
		    mMsg->data[i+1] = mSpeed.array[i];
	    mMsg->header.DLC = size;
     b98:	3f 70       	andi	r19, 0x0F	; 15
     b9a:	33 0f       	add	r19, r19
     b9c:	f8 01       	movw	r30, r16
     b9e:	84 81       	ldd	r24, Z+4	; 0x04
     ba0:	81 7e       	andi	r24, 0xE1	; 225
     ba2:	83 2b       	or	r24, r19
     ba4:	84 83       	std	Z+4, r24	; 0x04
	}
    mMsg->header.rtr = 0;
     ba6:	8e 7f       	andi	r24, 0xFE	; 254
     ba8:	f8 01       	movw	r30, r16
     baa:	84 83       	std	Z+4, r24	; 0x04
}
     bac:	0f 90       	pop	r0
     bae:	0f 90       	pop	r0
     bb0:	0f 90       	pop	r0
     bb2:	0f 90       	pop	r0
     bb4:	cf 91       	pop	r28
     bb6:	df 91       	pop	r29
     bb8:	1f 91       	pop	r17
     bba:	0f 91       	pop	r16
     bbc:	08 95       	ret

void can_prep_motor_speed( sCAN* mMsg, float_array mSpeed )
{
    mMsg->id 	  = create_CAN_eid( 0x00, ID_MOTOR_SPEED, MyInstance );
	if (config_byte_1 & MODE_USE_ENCODER)  {
		mMsg->data[0] = 2;	// 2 byte speed
     bbe:	82 e0       	ldi	r24, 0x02	; 2
     bc0:	85 83       	std	Z+5, r24	; 0x05
		mMsg->data[1] = hi(EncoderSpeed);
     bc2:	80 91 61 02 	lds	r24, 0x0261
     bc6:	90 91 62 02 	lds	r25, 0x0262
     bca:	96 83       	std	Z+6, r25	; 0x06
		mMsg->data[2] = lo(EncoderSpeed);
     bcc:	87 83       	std	Z+7, r24	; 0x07
		mMsg->header.DLC = 2;
     bce:	84 81       	ldd	r24, Z+4	; 0x04
     bd0:	81 7e       	andi	r24, 0xE1	; 225
     bd2:	84 60       	ori	r24, 0x04	; 4
     bd4:	84 83       	std	Z+4, r24	; 0x04
     bd6:	e7 cf       	rjmp	.-50     	; 0xba6 <_Z20can_prep_motor_speedP4sCAN11float_array+0x6c>

00000bd8 <_Z20can_prep_motor_accelP4sCAN11float_array>:
    mMsg->header.rtr = 0;
}

/* size of a float IEEE single precision is usually 4 bytes */
void can_prep_motor_accel( sCAN* mMsg, float_array mAccel )
{
     bd8:	cf 93       	push	r28
     bda:	df 93       	push	r29
     bdc:	ec 01       	movw	r28, r24
    mMsg->id 	  = create_CAN_eid( 0x00, ID_MOTOR_ACCEL, MyInstance );
     bde:	80 e0       	ldi	r24, 0x00	; 0
     be0:	69 e4       	ldi	r22, 0x49	; 73
     be2:	70 e0       	ldi	r23, 0x00	; 0
     be4:	40 91 c3 02 	lds	r20, 0x02C3
     be8:	0e 94 18 14 	call	0x2830	; 0x2830 <_Z14create_CAN_eidhth>
     bec:	68 83       	st	Y, r22
     bee:	79 83       	std	Y+1, r23	; 0x01
     bf0:	8a 83       	std	Y+2, r24	; 0x02
     bf2:	9b 83       	std	Y+3, r25	; 0x03
	if (config_byte_1 & MODE_USE_ENCODER)  {    
     bf4:	80 91 40 03 	lds	r24, 0x0340
     bf8:	80 fd       	sbrc	r24, 0
     bfa:	11 c0       	rjmp	.+34     	; 0xc1e <_Z20can_prep_motor_accelP4sCAN11float_array+0x46>
		mMsg->data[0] = hi(EncoderAcceleration);
		mMsg->data[1] = lo(EncoderAcceleration);
	} else {
   		mMsg->data[0] = hi(PotAcceleration[1]);
     bfc:	80 91 3e 02 	lds	r24, 0x023E
     c00:	90 91 3f 02 	lds	r25, 0x023F
     c04:	9d 83       	std	Y+5, r25	; 0x05
   		mMsg->data[1] = lo(PotAcceleration[1]);
     c06:	8e 83       	std	Y+6, r24	; 0x06
	}
    mMsg->header.DLC = size;
     c08:	90 91 00 01 	lds	r25, 0x0100
     c0c:	9f 70       	andi	r25, 0x0F	; 15
     c0e:	99 0f       	add	r25, r25
     c10:	8c 81       	ldd	r24, Y+4	; 0x04
     c12:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     c14:	89 2b       	or	r24, r25
     c16:	8c 83       	std	Y+4, r24	; 0x04
}
     c18:	df 91       	pop	r29
     c1a:	cf 91       	pop	r28
     c1c:	08 95       	ret
/* size of a float IEEE single precision is usually 4 bytes */
void can_prep_motor_accel( sCAN* mMsg, float_array mAccel )
{
    mMsg->id 	  = create_CAN_eid( 0x00, ID_MOTOR_ACCEL, MyInstance );
	if (config_byte_1 & MODE_USE_ENCODER)  {    
		mMsg->data[0] = hi(EncoderAcceleration);
     c1e:	80 91 69 02 	lds	r24, 0x0269
     c22:	90 91 6a 02 	lds	r25, 0x026A
     c26:	9d 83       	std	Y+5, r25	; 0x05
		mMsg->data[1] = lo(EncoderAcceleration);
     c28:	8e 83       	std	Y+6, r24	; 0x06
     c2a:	ee cf       	rjmp	.-36     	; 0xc08 <_Z20can_prep_motor_accelP4sCAN11float_array+0x30>

00000c2c <_Z21can_prep_motor_statusP4sCAN>:
    mMsg->header.DLC = size;
    mMsg->header.rtr = 0;
}

void can_prep_motor_status( sCAN* mMsg )
{
     c2c:	cf 93       	push	r28
     c2e:	df 93       	push	r29
     c30:	ec 01       	movw	r28, r24
    mMsg->id 	  = create_CAN_eid( 0x00, ID_MOTOR_STATUS, MyInstance );
     c32:	80 e0       	ldi	r24, 0x00	; 0
     c34:	6a e4       	ldi	r22, 0x4A	; 74
     c36:	70 e0       	ldi	r23, 0x00	; 0
     c38:	40 91 c3 02 	lds	r20, 0x02C3
     c3c:	0e 94 18 14 	call	0x2830	; 0x2830 <_Z14create_CAN_eidhth>
     c40:	68 83       	st	Y, r22
     c42:	79 83       	std	Y+1, r23	; 0x01
     c44:	8a 83       	std	Y+2, r24	; 0x02
     c46:	9b 83       	std	Y+3, r25	; 0x03
	/* Send status byte:  0=stopped, 1=forward, 2=backward, 3=in stop 1 region
							4=in stop 2 region, 5=OverTemp, 6=OverVoltage,
							8= Trouble Codes set,					*/
	mMsg->data[0] = MotorState;							
     c48:	80 91 37 02 	lds	r24, 0x0237
     c4c:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->header.DLC = 1;
     c4e:	8c 81       	ldd	r24, Y+4	; 0x04
     c50:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     c52:	82 60       	ori	r24, 0x02	; 2
     c54:	8c 83       	std	Y+4, r24	; 0x04
}
     c56:	df 91       	pop	r29
     c58:	cf 91       	pop	r28
     c5a:	08 95       	ret

00000c5c <_Z25app_default_configurationv>:
	Only 1 time for the life of the board (or until it is reflashed)  
	To set the application defaults.		
 ***************************************************************/	
void app_default_configuration()
{
	config_byte_1 = 0x08;		// Free Spin.
     c5c:	88 e0       	ldi	r24, 0x08	; 8
     c5e:	80 93 40 03 	sts	0x0340, r24
	config_byte_2 = 0;
     c62:	10 92 41 03 	sts	0x0341, r1
	compute_default_stops();
     c66:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <_Z21compute_default_stopsv>
	
	// Default Thresholds:
	current_1_threshold = 0x7FF;
     c6a:	8f ef       	ldi	r24, 0xFF	; 255
     c6c:	97 e0       	ldi	r25, 0x07	; 7
     c6e:	90 93 02 01 	sts	0x0102, r25
     c72:	80 93 01 01 	sts	0x0101, r24
	current_2_threshold = 0x7FF;
     c76:	90 93 04 01 	sts	0x0104, r25
     c7a:	80 93 03 01 	sts	0x0103, r24
}
     c7e:	08 95       	ret

00000c80 <_Z13config_changeh>:

/* Callback for configuration change. */
void config_change( byte mByteChanged )
{
	if (mByteChanged==1)
     c80:	81 30       	cpi	r24, 0x01	; 1
     c82:	09 f0       	breq	.+2      	; 0xc86 <_Z13config_changeh+0x6>
     c84:	08 95       	ret
     c86:	80 91 40 03 	lds	r24, 0x0340
	{
		if (isConfigured(MODE_USE_ENCODER)) { 
     c8a:	80 fd       	sbrc	r24, 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <_Z13config_changeh+0x18>
			encoder_init();
		} else {
			encoder_disable();
     c8e:	0e 94 18 0d 	call	0x1a30	; 0x1a30 <_Z15encoder_disablev>
		}

		// Update BaseFrequency (even if not changed)
		SetBaseFrequency();
     c92:	0e 94 ac 07 	call	0xf58	; 0xf58 <_Z16SetBaseFrequencyv>
     c96:	08 95       	ret
void config_change( byte mByteChanged )
{
	if (mByteChanged==1)
	{
		if (isConfigured(MODE_USE_ENCODER)) { 
			encoder_init();
     c98:	0e 94 0a 0d 	call	0x1a14	; 0x1a14 <_Z12encoder_initv>
     c9c:	fa cf       	rjmp	.-12     	; 0xc92 <_Z13config_changeh+0x12>

00000c9e <_Z17save_stops_eepromPh>:
Save both structures EndPoint1 & EndPoint2.
RETURN:		Last address written + 1 (ie. next available
			EEPROM address)
*******************************************************/
byte* save_stops_eeprom(byte* addr)
{
     c9e:	9c 01       	movw	r18, r24
	byte size = sizeof(sEndPoint);
	// Save only EndPoint1 & EndPoint2:

	// END POINT 1:
	byte* ptr = (byte*)&EndPoint1;
     ca0:	e1 e2       	ldi	r30, 0x21	; 33
     ca2:	f2 e0       	ldi	r31, 0x02	; 2
     ca4:	ac 01       	movw	r20, r24
	for (int i=0; i<size; i++)
		eeprom_write_byte( addr++, *(ptr++) );
     ca6:	81 91       	ld	r24, Z+
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     ca8:	f9 99       	sbic	0x1f, 1	; 31
     caa:	fe cf       	rjmp	.-4      	; 0xca8 <_Z17save_stops_eepromPh+0xa>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
     cac:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     cae:	52 bd       	out	0x22, r21	; 34
     cb0:	41 bd       	out	0x21, r20	; 33
#endif
    EEDR = __value;
     cb2:	80 bd       	out	0x20, r24	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
     cb4:	0f b6       	in	r0, 0x3f	; 63
     cb6:	f8 94       	cli
     cb8:	fa 9a       	sbi	0x1f, 2	; 31
     cba:	f9 9a       	sbi	0x1f, 1	; 31
     cbc:	0f be       	out	0x3f, r0	; 63
     cbe:	4f 5f       	subi	r20, 0xFF	; 255
     cc0:	5f 4f       	sbci	r21, 0xFF	; 255
	byte size = sizeof(sEndPoint);
	// Save only EndPoint1 & EndPoint2:

	// END POINT 1:
	byte* ptr = (byte*)&EndPoint1;
	for (int i=0; i<size; i++)
     cc2:	82 e0       	ldi	r24, 0x02	; 2
     cc4:	e7 32       	cpi	r30, 0x27	; 39
     cc6:	f8 07       	cpc	r31, r24
     cc8:	71 f7       	brne	.-36     	; 0xca6 <_Z17save_stops_eepromPh+0x8>
     cca:	2a 5f       	subi	r18, 0xFA	; 250
     ccc:	3f 4f       	sbci	r19, 0xFF	; 255
		eeprom_write_byte( addr++, *(ptr++) );

	// END POINT 2:
	ptr = (byte*)&EndPoint2;
     cce:	e7 e2       	ldi	r30, 0x27	; 39
     cd0:	f2 e0       	ldi	r31, 0x02	; 2
     cd2:	a9 01       	movw	r20, r18
	for (int i=0; i<size; i++)
		eeprom_write_byte( addr++, *(ptr++) );	
     cd4:	81 91       	ld	r24, Z+
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     cd6:	f9 99       	sbic	0x1f, 1	; 31
     cd8:	fe cf       	rjmp	.-4      	; 0xcd6 <_Z17save_stops_eepromPh+0x38>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
     cda:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     cdc:	52 bd       	out	0x22, r21	; 34
     cde:	41 bd       	out	0x21, r20	; 33
#endif
    EEDR = __value;
     ce0:	80 bd       	out	0x20, r24	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
     ce2:	0f b6       	in	r0, 0x3f	; 63
     ce4:	f8 94       	cli
     ce6:	fa 9a       	sbi	0x1f, 2	; 31
     ce8:	f9 9a       	sbi	0x1f, 1	; 31
     cea:	0f be       	out	0x3f, r0	; 63
     cec:	4f 5f       	subi	r20, 0xFF	; 255
     cee:	5f 4f       	sbci	r21, 0xFF	; 255
	for (int i=0; i<size; i++)
		eeprom_write_byte( addr++, *(ptr++) );

	// END POINT 2:
	ptr = (byte*)&EndPoint2;
	for (int i=0; i<size; i++)
     cf0:	82 e0       	ldi	r24, 0x02	; 2
     cf2:	ed 32       	cpi	r30, 0x2D	; 45
     cf4:	f8 07       	cpc	r31, r24
     cf6:	71 f7       	brne	.-36     	; 0xcd4 <_Z17save_stops_eepromPh+0x36>
     cf8:	2a 5f       	subi	r18, 0xFA	; 250
     cfa:	3f 4f       	sbci	r19, 0xFF	; 255
		eeprom_write_byte( addr++, *(ptr++) );	
	return addr;
}
     cfc:	c9 01       	movw	r24, r18
     cfe:	08 95       	ret

00000d00 <_Z17read_stops_eepromPh>:

Reads both structures EndPoint1 & EndPoint2 from EEPROM, 
and stores into the RAM.
***********************************************************/
byte* read_stops_eeprom(byte* addr)
{
     d00:	cf 93       	push	r28
     d02:	df 93       	push	r29
     d04:	9c 01       	movw	r18, r24
     d06:	e1 e2       	ldi	r30, 0x21	; 33
     d08:	f2 e0       	ldi	r31, 0x02	; 2
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     d0a:	f9 99       	sbic	0x1f, 1	; 31
     d0c:	fe cf       	rjmp	.-4      	; 0xd0a <_Z17read_stops_eepromPh+0xa>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     d0e:	32 bd       	out	0x22, r19	; 34
     d10:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     d12:	f8 9a       	sbi	0x1f, 0	; 31
     d14:	40 b5       	in	r20, 0x20	; 32
	// Save only EndPoint1 & EndPoint2
	byte size = sizeof(sEndPoint);

	byte* ptr = (byte*)&EndPoint1;
	for (int i=0; i<size; i++)
		*(ptr++) = eeprom_read_byte( addr++ );
     d16:	41 93       	st	Z+, r20
     d18:	2f 5f       	subi	r18, 0xFF	; 255
     d1a:	3f 4f       	sbci	r19, 0xFF	; 255
{
	// Save only EndPoint1 & EndPoint2
	byte size = sizeof(sEndPoint);

	byte* ptr = (byte*)&EndPoint1;
	for (int i=0; i<size; i++)
     d1c:	42 e0       	ldi	r20, 0x02	; 2
     d1e:	e7 32       	cpi	r30, 0x27	; 39
     d20:	f4 07       	cpc	r31, r20
     d22:	99 f7       	brne	.-26     	; 0xd0a <_Z17read_stops_eepromPh+0xa>
     d24:	ec 01       	movw	r28, r24
     d26:	26 96       	adiw	r28, 0x06	; 6
     d28:	ce 01       	movw	r24, r28
     d2a:	e7 e2       	ldi	r30, 0x27	; 39
     d2c:	f2 e0       	ldi	r31, 0x02	; 2
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     d2e:	f9 99       	sbic	0x1f, 1	; 31
     d30:	fe cf       	rjmp	.-4      	; 0xd2e <_Z17read_stops_eepromPh+0x2e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     d32:	92 bd       	out	0x22, r25	; 34
     d34:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     d36:	f8 9a       	sbi	0x1f, 0	; 31
     d38:	20 b5       	in	r18, 0x20	; 32
		*(ptr++) = eeprom_read_byte( addr++ );

	ptr = (byte*)&EndPoint2;
	for (int i=0; i<size; i++)
		*(ptr++) = eeprom_read_byte( addr++ );
     d3a:	21 93       	st	Z+, r18
     d3c:	01 96       	adiw	r24, 0x01	; 1
	byte* ptr = (byte*)&EndPoint1;
	for (int i=0; i<size; i++)
		*(ptr++) = eeprom_read_byte( addr++ );

	ptr = (byte*)&EndPoint2;
	for (int i=0; i<size; i++)
     d3e:	22 e0       	ldi	r18, 0x02	; 2
     d40:	ed 32       	cpi	r30, 0x2D	; 45
     d42:	f2 07       	cpc	r31, r18
     d44:	a1 f7       	brne	.-24     	; 0xd2e <_Z17read_stops_eepromPh+0x2e>
		*(ptr++) = eeprom_read_byte( addr++ );
	
	compute_range();
     d46:	0e 94 01 0b 	call	0x1602	; 0x1602 <_Z13compute_rangev>
     d4a:	26 96       	adiw	r28, 0x06	; 6
	return addr;
}
     d4c:	ce 01       	movw	r24, r28
     d4e:	df 91       	pop	r29
     d50:	cf 91       	pop	r28
     d52:	08 95       	ret

00000d54 <_Z29save_currentThresholds_eepromPh>:
****************************************************/
byte* save_currentThresholds_eeprom(byte* addr)
{
	// CURRENT THRESHOLD (for shutoff)
	// SAMPLING IS 10 BITS ONLY.
	eeprom_write_byte( addr++, lo(current_1_threshold>>2) );	
     d54:	ac 01       	movw	r20, r24
     d56:	4f 5f       	subi	r20, 0xFF	; 255
     d58:	5f 4f       	sbci	r21, 0xFF	; 255
     d5a:	20 91 01 01 	lds	r18, 0x0101
     d5e:	30 91 02 01 	lds	r19, 0x0102
     d62:	36 95       	lsr	r19
     d64:	27 95       	ror	r18
     d66:	36 95       	lsr	r19
     d68:	27 95       	ror	r18
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     d6a:	f9 99       	sbic	0x1f, 1	; 31
     d6c:	fe cf       	rjmp	.-4      	; 0xd6a <_Z29save_currentThresholds_eepromPh+0x16>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
     d6e:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     d70:	92 bd       	out	0x22, r25	; 34
     d72:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
     d74:	20 bd       	out	0x20, r18	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
     d76:	0f b6       	in	r0, 0x3f	; 63
     d78:	f8 94       	cli
     d7a:	fa 9a       	sbi	0x1f, 2	; 31
     d7c:	f9 9a       	sbi	0x1f, 1	; 31
     d7e:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, lo(current_2_threshold>>2) );	
     d80:	9a 01       	movw	r18, r20
     d82:	2f 5f       	subi	r18, 0xFF	; 255
     d84:	3f 4f       	sbci	r19, 0xFF	; 255
     d86:	80 91 03 01 	lds	r24, 0x0103
     d8a:	90 91 04 01 	lds	r25, 0x0104
     d8e:	96 95       	lsr	r25
     d90:	87 95       	ror	r24
     d92:	96 95       	lsr	r25
     d94:	87 95       	ror	r24
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     d96:	f9 99       	sbic	0x1f, 1	; 31
     d98:	fe cf       	rjmp	.-4      	; 0xd96 <_Z29save_currentThresholds_eepromPh+0x42>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
     d9a:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     d9c:	52 bd       	out	0x22, r21	; 34
     d9e:	41 bd       	out	0x21, r20	; 33
#endif
    EEDR = __value;
     da0:	80 bd       	out	0x20, r24	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
     da2:	0f b6       	in	r0, 0x3f	; 63
     da4:	f8 94       	cli
     da6:	fa 9a       	sbi	0x1f, 2	; 31
     da8:	f9 9a       	sbi	0x1f, 1	; 31
     daa:	0f be       	out	0x3f, r0	; 63
	return addr;
}
     dac:	c9 01       	movw	r24, r18
     dae:	08 95       	ret

00000db0 <_Z29read_currentThresholds_eepromPh>:

Reads from stall currents from EEPROM, and stores into RAM
***********************************************************/
byte* read_currentThresholds_eeprom(byte* addr)
{	// CURRENT THRESHOLD (for shutoff)	
	current_1_threshold = ((eeprom_read_byte( addr++ ))<<2);
     db0:	ac 01       	movw	r20, r24
     db2:	4f 5f       	subi	r20, 0xFF	; 255
     db4:	5f 4f       	sbci	r21, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     db6:	f9 99       	sbic	0x1f, 1	; 31
     db8:	fe cf       	rjmp	.-4      	; 0xdb6 <_Z29read_currentThresholds_eepromPh+0x6>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     dba:	92 bd       	out	0x22, r25	; 34
     dbc:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     dbe:	f8 9a       	sbi	0x1f, 0	; 31
     dc0:	80 b5       	in	r24, 0x20	; 32
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	88 0f       	add	r24, r24
     dc6:	99 1f       	adc	r25, r25
     dc8:	88 0f       	add	r24, r24
     dca:	99 1f       	adc	r25, r25
     dcc:	90 93 02 01 	sts	0x0102, r25
     dd0:	80 93 01 01 	sts	0x0101, r24
	current_2_threshold = ((eeprom_read_byte( addr++ ))<<2);
     dd4:	9a 01       	movw	r18, r20
     dd6:	2f 5f       	subi	r18, 0xFF	; 255
     dd8:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     dda:	f9 99       	sbic	0x1f, 1	; 31
     ddc:	fe cf       	rjmp	.-4      	; 0xdda <_Z29read_currentThresholds_eepromPh+0x2a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     dde:	52 bd       	out	0x22, r21	; 34
     de0:	41 bd       	out	0x21, r20	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     de2:	f8 9a       	sbi	0x1f, 0	; 31
     de4:	80 b5       	in	r24, 0x20	; 32
     de6:	90 e0       	ldi	r25, 0x00	; 0
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	88 0f       	add	r24, r24
     dee:	99 1f       	adc	r25, r25
     df0:	90 93 04 01 	sts	0x0104, r25
     df4:	80 93 03 01 	sts	0x0103, r24
	return addr;
}
     df8:	c9 01       	movw	r24, r18
     dfa:	08 95       	ret

00000dfc <_Z27save_latest_position_eepromPh>:
     dfc:	20 91 40 03 	lds	r18, 0x0340
Also want to save:  Current thresholds.
Report DTCs (overtemperature, over voltage)
****************************************************/
byte* save_latest_position_eeprom(byte* addr)
{
	if (isConfigured(MODE_USE_ENCODER)) {
     e00:	20 fd       	sbrc	r18, 0
     e02:	22 c0       	rjmp	.+68     	; 0xe48 <_Z27save_latest_position_eepromPh+0x4c>
		eeprom_write_byte( addr++, hi(EncoderCount) );
		eeprom_write_byte( addr++, lo(EncoderCount) );
	}else {
		eeprom_write_byte( addr++, hi(PotSample[1]) );	
     e04:	ac 01       	movw	r20, r24
     e06:	4f 5f       	subi	r20, 0xFF	; 255
     e08:	5f 4f       	sbci	r21, 0xFF	; 255
     e0a:	20 91 81 02 	lds	r18, 0x0281
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     e0e:	f9 99       	sbic	0x1f, 1	; 31
     e10:	fe cf       	rjmp	.-4      	; 0xe0e <_Z27save_latest_position_eepromPh+0x12>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
     e12:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     e14:	92 bd       	out	0x22, r25	; 34
     e16:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
     e18:	20 bd       	out	0x20, r18	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
     e1a:	0f b6       	in	r0, 0x3f	; 63
     e1c:	f8 94       	cli
     e1e:	fa 9a       	sbi	0x1f, 2	; 31
     e20:	f9 9a       	sbi	0x1f, 1	; 31
     e22:	0f be       	out	0x3f, r0	; 63
		eeprom_write_byte( addr++, lo(PotSample[1]) );
     e24:	9a 01       	movw	r18, r20
     e26:	2f 5f       	subi	r18, 0xFF	; 255
     e28:	3f 4f       	sbci	r19, 0xFF	; 255
     e2a:	80 91 80 02 	lds	r24, 0x0280
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     e2e:	f9 99       	sbic	0x1f, 1	; 31
     e30:	fe cf       	rjmp	.-4      	; 0xe2e <_Z27save_latest_position_eepromPh+0x32>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
     e32:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     e34:	52 bd       	out	0x22, r21	; 34
     e36:	41 bd       	out	0x21, r20	; 33
#endif
    EEDR = __value;
     e38:	80 bd       	out	0x20, r24	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
     e3a:	0f b6       	in	r0, 0x3f	; 63
     e3c:	f8 94       	cli
     e3e:	fa 9a       	sbi	0x1f, 2	; 31
     e40:	f9 9a       	sbi	0x1f, 1	; 31
     e42:	0f be       	out	0x3f, r0	; 63
	}
	return addr;
}
     e44:	c9 01       	movw	r24, r18
     e46:	08 95       	ret
Report DTCs (overtemperature, over voltage)
****************************************************/
byte* save_latest_position_eeprom(byte* addr)
{
	if (isConfigured(MODE_USE_ENCODER)) {
		eeprom_write_byte( addr++, hi(EncoderCount) );
     e48:	ac 01       	movw	r20, r24
     e4a:	4f 5f       	subi	r20, 0xFF	; 255
     e4c:	5f 4f       	sbci	r21, 0xFF	; 255
     e4e:	20 91 60 02 	lds	r18, 0x0260
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     e52:	f9 99       	sbic	0x1f, 1	; 31
     e54:	fe cf       	rjmp	.-4      	; 0xe52 <_Z27save_latest_position_eepromPh+0x56>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
     e56:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     e58:	92 bd       	out	0x22, r25	; 34
     e5a:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
     e5c:	20 bd       	out	0x20, r18	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
     e5e:	0f b6       	in	r0, 0x3f	; 63
     e60:	f8 94       	cli
     e62:	fa 9a       	sbi	0x1f, 2	; 31
     e64:	f9 9a       	sbi	0x1f, 1	; 31
     e66:	0f be       	out	0x3f, r0	; 63
		eeprom_write_byte( addr++, lo(EncoderCount) );
     e68:	9a 01       	movw	r18, r20
     e6a:	2f 5f       	subi	r18, 0xFF	; 255
     e6c:	3f 4f       	sbci	r19, 0xFF	; 255
     e6e:	80 91 5f 02 	lds	r24, 0x025F
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     e72:	f9 99       	sbic	0x1f, 1	; 31
     e74:	fe cf       	rjmp	.-4      	; 0xe72 <_Z27save_latest_position_eepromPh+0x76>
     e76:	dd cf       	rjmp	.-70     	; 0xe32 <_Z27save_latest_position_eepromPh+0x36>

00000e78 <_Z8save_calv>:
Saves to EEPROM 
***********************************************************/
byte* save_cal()
{
	byte* addr;
	addr = save_configuration			(    );		// MyInstance & Confirmed & config bytes
     e78:	0e 94 1f 1c 	call	0x383e	; 0x383e <_Z18save_configurationv>
	addr = save_stops_eeprom			(addr);
     e7c:	0e 94 4f 06 	call	0xc9e	; 0xc9e <_Z17save_stops_eepromPh>
	addr = save_currentThresholds_eeprom(addr);
     e80:	0e 94 aa 06 	call	0xd54	; 0xd54 <_Z29save_currentThresholds_eepromPh>
	addr = save_latest_position_eeprom  (addr);
     e84:	0e 94 fe 06 	call	0xdfc	; 0xdfc <_Z27save_latest_position_eepromPh>
	return addr;
}
     e88:	08 95       	ret

00000e8a <_Z27read_latest_position_eepromPh>:
     e8a:	20 91 40 03 	lds	r18, 0x0340
Also want to save:  Current thresholds.
Report DTCs (overtemperature, over voltage)
****************************************************/
byte* read_latest_position_eeprom(byte* addr)
{
	if (isConfigured(MODE_USE_ENCODER)) {
     e8e:	20 ff       	sbrs	r18, 0
     e90:	1c c0       	rjmp	.+56     	; 0xeca <_Z27read_latest_position_eepromPh+0x40>
		EncoderCount = (eeprom_read_byte( addr++ )<<8);
     e92:	ac 01       	movw	r20, r24
     e94:	4f 5f       	subi	r20, 0xFF	; 255
     e96:	5f 4f       	sbci	r21, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     e98:	f9 99       	sbic	0x1f, 1	; 31
     e9a:	fe cf       	rjmp	.-4      	; 0xe98 <_Z27read_latest_position_eepromPh+0xe>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     e9c:	92 bd       	out	0x22, r25	; 34
     e9e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     ea0:	f8 9a       	sbi	0x1f, 0	; 31
     ea2:	80 b5       	in	r24, 0x20	; 32
     ea4:	10 92 5f 02 	sts	0x025F, r1
     ea8:	80 93 60 02 	sts	0x0260, r24
		EncoderCount = (eeprom_read_byte( addr++ ));
     eac:	9a 01       	movw	r18, r20
     eae:	2f 5f       	subi	r18, 0xFF	; 255
     eb0:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     eb2:	f9 99       	sbic	0x1f, 1	; 31
     eb4:	fe cf       	rjmp	.-4      	; 0xeb2 <_Z27read_latest_position_eepromPh+0x28>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     eb6:	52 bd       	out	0x22, r21	; 34
     eb8:	41 bd       	out	0x21, r20	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     eba:	f8 9a       	sbi	0x1f, 0	; 31
     ebc:	80 b5       	in	r24, 0x20	; 32
     ebe:	80 93 5f 02 	sts	0x025F, r24
     ec2:	10 92 60 02 	sts	0x0260, r1
	}else {
		PotSample[1] = (eeprom_read_byte( addr++ )<<8);
		PotSample[1] = (eeprom_read_byte( addr++ ));
	}
	return addr;
}
     ec6:	c9 01       	movw	r24, r18
     ec8:	08 95       	ret
{
	if (isConfigured(MODE_USE_ENCODER)) {
		EncoderCount = (eeprom_read_byte( addr++ )<<8);
		EncoderCount = (eeprom_read_byte( addr++ ));
	}else {
		PotSample[1] = (eeprom_read_byte( addr++ )<<8);
     eca:	ac 01       	movw	r20, r24
     ecc:	4f 5f       	subi	r20, 0xFF	; 255
     ece:	5f 4f       	sbci	r21, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     ed0:	f9 99       	sbic	0x1f, 1	; 31
     ed2:	fe cf       	rjmp	.-4      	; 0xed0 <_Z27read_latest_position_eepromPh+0x46>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     ed4:	92 bd       	out	0x22, r25	; 34
     ed6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     ed8:	f8 9a       	sbi	0x1f, 0	; 31
     eda:	80 b5       	in	r24, 0x20	; 32
     edc:	10 92 80 02 	sts	0x0280, r1
     ee0:	80 93 81 02 	sts	0x0281, r24
		PotSample[1] = (eeprom_read_byte( addr++ ));
     ee4:	9a 01       	movw	r18, r20
     ee6:	2f 5f       	subi	r18, 0xFF	; 255
     ee8:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     eea:	f9 99       	sbic	0x1f, 1	; 31
     eec:	fe cf       	rjmp	.-4      	; 0xeea <_Z27read_latest_position_eepromPh+0x60>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     eee:	52 bd       	out	0x22, r21	; 34
     ef0:	41 bd       	out	0x21, r20	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     ef2:	f8 9a       	sbi	0x1f, 0	; 31
     ef4:	80 b5       	in	r24, 0x20	; 32
     ef6:	80 93 80 02 	sts	0x0280, r24
     efa:	10 92 81 02 	sts	0x0281, r1
	}
	return addr;
}
     efe:	c9 01       	movw	r24, r18
     f00:	08 95       	ret

00000f02 <_Z8read_calv>:
Read from EEPROM, and stores into the RAM
*************************************************************/
byte* read_cal()
{
	byte* addr;
	addr = read_configuration();		// myinstance, confirmed status, config bytes
     f02:	0e 94 79 1c 	call	0x38f2	; 0x38f2 <_Z18read_configurationv>
	addr = read_stops_eeprom			(addr);
     f06:	0e 94 80 06 	call	0xd00	; 0xd00 <_Z17read_stops_eepromPh>
	addr = read_currentThresholds_eeprom(addr);
     f0a:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <_Z29read_currentThresholds_eepromPh>
	addr = read_latest_position_eeprom	(addr);
     f0e:	0e 94 45 07 	call	0xe8a	; 0xe8a <_Z27read_latest_position_eepromPh>
	return addr;
}
     f12:	08 95       	ret

00000f14 <_Z13getReportRatev>:
			counter in 5ms timeslice.
		   -1 means no Report desired!
*************************************************************/
byte getReportRate()  			
{
	switch ( (config_byte_2 & 0xF0) )
     f14:	80 91 41 03 	lds	r24, 0x0341
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	80 7f       	andi	r24, 0xF0	; 240
     f1c:	90 70       	andi	r25, 0x00	; 0
     f1e:	80 32       	cpi	r24, 0x20	; 32
     f20:	91 05       	cpc	r25, r1
     f22:	b1 f0       	breq	.+44     	; 0xf50 <_Z13getReportRatev+0x3c>
     f24:	81 32       	cpi	r24, 0x21	; 33
     f26:	91 05       	cpc	r25, r1
     f28:	44 f0       	brlt	.+16     	; 0xf3a <_Z13getReportRatev+0x26>
     f2a:	80 34       	cpi	r24, 0x40	; 64
     f2c:	91 05       	cpc	r25, r1
     f2e:	91 f0       	breq	.+36     	; 0xf54 <_Z13getReportRatev+0x40>
     f30:	80 38       	cpi	r24, 0x80	; 128
     f32:	91 05       	cpc	r25, r1
     f34:	59 f0       	breq	.+22     	; 0xf4c <_Z13getReportRatev+0x38>
	case MODE_SEND_UPDATES_NONE :	return 0; 	break;	
	case MODE_SEND_UPDATES_10ms :	return 2; 	break;
	case MODE_SEND_UPDATES_20ms :	return 4; 	break;
	case MODE_SEND_UPDATES_50ms :	return 10; 	break;
	case MODE_SEND_UPDATES_100ms:	return 20; break;
	default: return -1;  break;
     f36:	8f ef       	ldi	r24, 0xFF	; 255
     f38:	08 95       	ret
			counter in 5ms timeslice.
		   -1 means no Report desired!
*************************************************************/
byte getReportRate()  			
{
	switch ( (config_byte_2 & 0xF0) )
     f3a:	00 97       	sbiw	r24, 0x00	; 0
     f3c:	29 f0       	breq	.+10     	; 0xf48 <_Z13getReportRatev+0x34>
     f3e:	80 31       	cpi	r24, 0x10	; 16
     f40:	91 05       	cpc	r25, r1
     f42:	c9 f7       	brne	.-14     	; 0xf36 <_Z13getReportRatev+0x22>
	{
	case MODE_SEND_UPDATES_NONE :	return 0; 	break;	
	case MODE_SEND_UPDATES_10ms :	return 2; 	break;
     f44:	82 e0       	ldi	r24, 0x02	; 2
	case MODE_SEND_UPDATES_20ms :	return 4; 	break;
	case MODE_SEND_UPDATES_50ms :	return 10; 	break;
	case MODE_SEND_UPDATES_100ms:	return 20; break;
	default: return -1;  break;
	}
}	
     f46:	08 95       	ret
*************************************************************/
byte getReportRate()  			
{
	switch ( (config_byte_2 & 0xF0) )
	{
	case MODE_SEND_UPDATES_NONE :	return 0; 	break;	
     f48:	80 e0       	ldi	r24, 0x00	; 0
     f4a:	08 95       	ret
	case MODE_SEND_UPDATES_10ms :	return 2; 	break;
	case MODE_SEND_UPDATES_20ms :	return 4; 	break;
	case MODE_SEND_UPDATES_50ms :	return 10; 	break;
	case MODE_SEND_UPDATES_100ms:	return 20; break;
     f4c:	84 e1       	ldi	r24, 0x14	; 20
     f4e:	08 95       	ret
{
	switch ( (config_byte_2 & 0xF0) )
	{
	case MODE_SEND_UPDATES_NONE :	return 0; 	break;	
	case MODE_SEND_UPDATES_10ms :	return 2; 	break;
	case MODE_SEND_UPDATES_20ms :	return 4; 	break;
     f50:	84 e0       	ldi	r24, 0x04	; 4
     f52:	08 95       	ret
	case MODE_SEND_UPDATES_50ms :	return 10; 	break;
     f54:	8a e0       	ldi	r24, 0x0A	; 10
     f56:	08 95       	ret

00000f58 <_Z16SetBaseFrequencyv>:
#define MODE_FREE_SPIN	 	0x08		// ignore stops.  default (0) is to stop
#define MODE_TILT_RESPONDER 0x10		// 1=> respond to tilt Y axis readings
#define MODE_PID_CONTROL	0x20		// PID or constant speed.
#define MODE_BASE_FREQ_1	0x40		// 00->100Hz;  01--> 300Hz
#define MODE_BASE_FREQ_2	0x80		// 10->1000hz; 11--> 5000Hz
inline byte getBaseFreq() 	{  return ((config_byte_1 & 0xC0)>>6);  }
     f58:	80 91 40 03 	lds	r24, 0x0340
     f5c:	82 95       	swap	r24
     f5e:	86 95       	lsr	r24
     f60:	86 95       	lsr	r24
     f62:	83 70       	andi	r24, 0x03	; 3
/************************************************************
SetBaseFrequency()	based on config_byte_1
*************************************************************/
void SetBaseFrequency( )
{
	switch (getBaseFreq())
     f64:	81 30       	cpi	r24, 0x01	; 1
     f66:	b1 f0       	breq	.+44     	; 0xf94 <_Z16SetBaseFrequencyv+0x3c>
     f68:	81 30       	cpi	r24, 0x01	; 1
     f6a:	58 f0       	brcs	.+22     	; 0xf82 <_Z16SetBaseFrequencyv+0x2a>
     f6c:	82 30       	cpi	r24, 0x02	; 2
     f6e:	d9 f0       	breq	.+54     	; 0xfa6 <_Z16SetBaseFrequencyv+0x4e>
	{
		case 0:	pwm_init( 100., TRUE, TRUE );	break;
		case 1:	pwm_init( 300., TRUE, TRUE );	break;
		case 2:	pwm_init( 1000., TRUE, TRUE );	break;
		case 3:	pwm_init( 5000., TRUE, TRUE );	break;
		default: pwm_init( 5000., TRUE, TRUE ); break;
     f70:	60 e0       	ldi	r22, 0x00	; 0
     f72:	70 e4       	ldi	r23, 0x40	; 64
     f74:	8c e9       	ldi	r24, 0x9C	; 156
     f76:	95 e4       	ldi	r25, 0x45	; 69
     f78:	41 e0       	ldi	r20, 0x01	; 1
     f7a:	21 e0       	ldi	r18, 0x01	; 1
     f7c:	0e 94 7a 19 	call	0x32f4	; 0x32f4 <_Z8pwm_initfhh>
     f80:	08 95       	ret
*************************************************************/
void SetBaseFrequency( )
{
	switch (getBaseFreq())
	{
		case 0:	pwm_init( 100., TRUE, TRUE );	break;
     f82:	60 e0       	ldi	r22, 0x00	; 0
     f84:	70 e0       	ldi	r23, 0x00	; 0
     f86:	88 ec       	ldi	r24, 0xC8	; 200
     f88:	92 e4       	ldi	r25, 0x42	; 66
     f8a:	41 e0       	ldi	r20, 0x01	; 1
     f8c:	21 e0       	ldi	r18, 0x01	; 1
     f8e:	0e 94 7a 19 	call	0x32f4	; 0x32f4 <_Z8pwm_initfhh>
     f92:	08 95       	ret
		case 1:	pwm_init( 300., TRUE, TRUE );	break;
     f94:	60 e0       	ldi	r22, 0x00	; 0
     f96:	70 e0       	ldi	r23, 0x00	; 0
     f98:	86 e9       	ldi	r24, 0x96	; 150
     f9a:	93 e4       	ldi	r25, 0x43	; 67
     f9c:	41 e0       	ldi	r20, 0x01	; 1
     f9e:	21 e0       	ldi	r18, 0x01	; 1
     fa0:	0e 94 7a 19 	call	0x32f4	; 0x32f4 <_Z8pwm_initfhh>
     fa4:	08 95       	ret
		case 2:	pwm_init( 1000., TRUE, TRUE );	break;
     fa6:	60 e0       	ldi	r22, 0x00	; 0
     fa8:	70 e0       	ldi	r23, 0x00	; 0
     faa:	8a e7       	ldi	r24, 0x7A	; 122
     fac:	94 e4       	ldi	r25, 0x44	; 68
     fae:	41 e0       	ldi	r20, 0x01	; 1
     fb0:	21 e0       	ldi	r18, 0x01	; 1
     fb2:	0e 94 7a 19 	call	0x32f4	; 0x32f4 <_Z8pwm_initfhh>
     fb6:	08 95       	ret

00000fb8 <_Z10motor_initv>:
		Both PWMs are HIGH;		(ie Polarities are the same)
		INHibit signal is LOW;
	Base Frequency of the BTS7960 chips can go upto 25khz	*/
void motor_init()
{
	HILOW_DDR  |=  HILOW_DDR_MASK;			// HBridge Enable lines (outputs)
     fb8:	84 b1       	in	r24, 0x04	; 4
     fba:	80 66       	ori	r24, 0x60	; 96
     fbc:	84 b9       	out	0x04, r24	; 4
	CURRENT_SENSE_DDR &=  ~((1<<CURRENT_SENSE_LEFT) | (1<<CURRENT_SENSE_RIGHT));
     fbe:	87 b1       	in	r24, 0x07	; 7
     fc0:	8f 7c       	andi	r24, 0xCF	; 207
     fc2:	87 b9       	out	0x07, r24	; 7

	SetBaseFrequency( );	// config_byte_1
     fc4:	0e 94 ac 07 	call	0xf58	; 0xf58 <_Z16SetBaseFrequencyv>
}

void motor_enable( BOOL mEnable )
{
	if (mEnable)
		MotorState = MOTOR_ENABLED;
     fc8:	88 e0       	ldi	r24, 0x08	; 8
     fca:	80 93 37 02 	sts	0x0237, r24
	{
		motor_enable( TRUE );
	}
	// Default stops computed on first run of the board.
	// See calibrations.c, "app_default_configuration()"
}
     fce:	08 95       	ret

00000fd0 <_Z15get_motor_anglev>:
     fd0:	80 91 40 03 	lds	r24, 0x0340
}

float get_motor_angle()
{
    float_array Angle;
    if (isConfigured(MODE_USE_ENCODER))
     fd4:	80 fd       	sbrc	r24, 0
     fd6:	05 c0       	rjmp	.+10     	; 0xfe2 <_Z15get_motor_anglev+0x12>
    {
    	Angle.value = get_encoder_angle();
    } else {
    	Angle.value = get_pot_angle();
     fd8:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <_Z13get_pot_anglev>
     fdc:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
    }
    return Angle.value;
}
     fe0:	08 95       	ret
float get_motor_angle()
{
    float_array Angle;
    if (isConfigured(MODE_USE_ENCODER))
    {
    	Angle.value = get_encoder_angle();
     fe2:	0e 94 76 0d 	call	0x1aec	; 0x1aec <_Z17get_encoder_anglev>
     fe6:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
    } else {
    	Angle.value = get_pot_angle();
    }
    return Angle.value;
}
     fea:	08 95       	ret

00000fec <_Z12motor_enableh>:

void motor_enable( BOOL mEnable )
{
	if (mEnable)
     fec:	88 23       	and	r24, r24
     fee:	21 f4       	brne	.+8      	; 0xff8 <_Z12motor_enableh+0xc>
		MotorState = MOTOR_ENABLED;
	else 
		MotorState = MOTOR_DISABLED;
     ff0:	87 e0       	ldi	r24, 0x07	; 7
     ff2:	80 93 37 02 	sts	0x0237, r24
     ff6:	08 95       	ret
}

void motor_enable( BOOL mEnable )
{
	if (mEnable)
		MotorState = MOTOR_ENABLED;
     ff8:	88 e0       	ldi	r24, 0x08	; 8
     ffa:	80 93 37 02 	sts	0x0237, r24
     ffe:	08 95       	ret

00001000 <_Z11motor_brakev>:
}

void motor_brake()
{ 
	// The dutys are INHIBIT's!  So 1.0 means completely inhibit current.
	set_dutyA(1.0);
    1000:	60 e0       	ldi	r22, 0x00	; 0
    1002:	70 e0       	ldi	r23, 0x00	; 0
    1004:	80 e8       	ldi	r24, 0x80	; 128
    1006:	9f e3       	ldi	r25, 0x3F	; 63
    1008:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <_Z9set_dutyAf>
	set_dutyB(1.0);
    100c:	60 e0       	ldi	r22, 0x00	; 0
    100e:	70 e0       	ldi	r23, 0x00	; 0
    1010:	80 e8       	ldi	r24, 0x80	; 128
    1012:	9f e3       	ldi	r25, 0x3F	; 63
    1014:	0e 94 1f 1a 	call	0x343e	; 0x343e <_Z9set_dutyBf>

	HILOW_PORT |= (1<<HILOW_LEFT);
    1018:	2d 9a       	sbi	0x05, 5	; 5
	HILOW_PORT |= (1<<HILOW_RIGHT);
    101a:	2e 9a       	sbi	0x05, 6	; 5

	MotorState = MOTOR_BRAKING;	
    101c:	89 e0       	ldi	r24, 0x09	; 9
    101e:	80 93 37 02 	sts	0x0237, r24
}
    1022:	08 95       	ret

00001024 <_Z10motor_stopv>:
void motor_stop()
{
	motor_brake();
    1024:	0e 94 00 08 	call	0x1000	; 0x1000 <_Z11motor_brakev>
	MotorState = MOTOR_OFF;
    1028:	10 92 37 02 	sts	0x0237, r1
}
    102c:	08 95       	ret

0000102e <_Z11stop_actionh>:
	}
}

void stop_action(byte mStop)
{
	if (mStop)
    102e:	88 23       	and	r24, r24
    1030:	21 f4       	brne	.+8      	; 0x103a <_Z11stop_actionh+0xc>
}

void motor_enable( BOOL mEnable )
{
	if (mEnable)
		MotorState = MOTOR_ENABLED;
    1032:	88 e0       	ldi	r24, 0x08	; 8
    1034:	80 93 37 02 	sts	0x0237, r24
    1038:	08 95       	ret
}

void stop_action(byte mStop)
{
	if (mStop)
		motor_stop();
    103a:	0e 94 12 08 	call	0x1024	; 0x1024 <_Z10motor_stopv>
    103e:	08 95       	ret

00001040 <_Z11motor_coastf>:
Input:	mFraction - specifies amount of braking. 
					 1.0 => most Braking.
					 0.0 => most coasting.
*/
void motor_coast( float mFraction )
{
    1040:	ef 92       	push	r14
    1042:	ff 92       	push	r15
    1044:	0f 93       	push	r16
    1046:	1f 93       	push	r17
    1048:	7b 01       	movw	r14, r22
    104a:	8c 01       	movw	r16, r24
	set_dutyA(mFraction);
    104c:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <_Z9set_dutyAf>
	set_dutyB(mFraction);
    1050:	c8 01       	movw	r24, r16
    1052:	b7 01       	movw	r22, r14
    1054:	0e 94 1f 1a 	call	0x343e	; 0x343e <_Z9set_dutyBf>

	HILOW_PORT &= ~(1<<HILOW_LEFT);
    1058:	2d 98       	cbi	0x05, 5	; 5
	HILOW_PORT &= ~(1<<HILOW_RIGHT);
    105a:	2e 98       	cbi	0x05, 6	; 5
	MotorState = MOTOR_COASTING;	
    105c:	8b e0       	ldi	r24, 0x0B	; 11
    105e:	80 93 37 02 	sts	0x0237, r24
}
    1062:	1f 91       	pop	r17
    1064:	0f 91       	pop	r16
    1066:	ff 90       	pop	r15
    1068:	ef 90       	pop	r14
    106a:	08 95       	ret

0000106c <_Z19set_motor_directionh>:
Rev C (red boards) wiggle the INH line (ENable).  
So these below are the DIRECTION (HI OR LOW SIDE SELECTOR) pins:
*/
void set_motor_direction( BOOL mForward )
{
	if (mForward)
    106c:	88 23       	and	r24, r24
    106e:	19 f4       	brne	.+6      	; 0x1076 <_Z19set_motor_directionh+0xa>
	{
		HILOW_PORT |=  (1<<HILOW_RIGHT );		
		HILOW_PORT &= ~(1<<HILOW_LEFT  );
	}
	else {
		HILOW_PORT |=  (1<<HILOW_LEFT );
    1070:	2d 9a       	sbi	0x05, 5	; 5
		HILOW_PORT &= ~(1<<HILOW_RIGHT);
    1072:	2e 98       	cbi	0x05, 6	; 5
    1074:	08 95       	ret
*/
void set_motor_direction( BOOL mForward )
{
	if (mForward)
	{
		HILOW_PORT |=  (1<<HILOW_RIGHT );		
    1076:	2e 9a       	sbi	0x05, 6	; 5
		HILOW_PORT &= ~(1<<HILOW_LEFT  );
    1078:	2d 98       	cbi	0x05, 5	; 5
    107a:	08 95       	ret

0000107c <_Z14motor_set_dutyfh>:
	
NOTE :	Enable lines are changed in call to set_motor_direction() in this function!
INPUT:	mPercent - [-1.00 .. +1.00]
*********************************************/
void motor_set_duty( float mFraction, BOOL mDirection )
{
    107c:	ef 92       	push	r14
    107e:	ff 92       	push	r15
    1080:	0f 93       	push	r16
    1082:	1f 93       	push	r17
    1084:	7b 01       	movw	r14, r22
    1086:	8c 01       	movw	r16, r24
	if (mDirection)
    1088:	44 23       	and	r20, r20
    108a:	91 f4       	brne	.+36     	; 0x10b0 <_Z14motor_set_dutyfh+0x34>
	}
	else 
	{
		// Right is low; Left is high:
		// DutyB			DutyA
		set_motor_direction( FALSE );
    108c:	80 e0       	ldi	r24, 0x00	; 0
    108e:	0e 94 36 08 	call	0x106c	; 0x106c <_Z19set_motor_directionh>
		set_dutyA( 1.00		 );		// Hold ON!
    1092:	60 e0       	ldi	r22, 0x00	; 0
    1094:	70 e0       	ldi	r23, 0x00	; 0
    1096:	80 e8       	ldi	r24, 0x80	; 128
    1098:	9f e3       	ldi	r25, 0x3F	; 63
    109a:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <_Z9set_dutyAf>
		set_dutyB( mFraction );		// wiggle Right side power
    109e:	c8 01       	movw	r24, r16
    10a0:	b7 01       	movw	r22, r14
    10a2:	0e 94 1f 1a 	call	0x343e	; 0x343e <_Z9set_dutyBf>
	}
}
    10a6:	1f 91       	pop	r17
    10a8:	0f 91       	pop	r16
    10aa:	ff 90       	pop	r15
    10ac:	ef 90       	pop	r14
    10ae:	08 95       	ret
{
	if (mDirection)
	{
		// Right is high; Left is low:
		// DutyB			DutyA
		set_motor_direction( TRUE );
    10b0:	81 e0       	ldi	r24, 0x01	; 1
    10b2:	0e 94 36 08 	call	0x106c	; 0x106c <_Z19set_motor_directionh>
		set_dutyA( mFraction );			// wiggle Left side power
    10b6:	c8 01       	movw	r24, r16
    10b8:	b7 01       	movw	r22, r14
    10ba:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <_Z9set_dutyAf>
		set_dutyB( 1.000 );				// Hold ON!
    10be:	60 e0       	ldi	r22, 0x00	; 0
    10c0:	70 e0       	ldi	r23, 0x00	; 0
    10c2:	80 e8       	ldi	r24, 0x80	; 128
    10c4:	9f e3       	ldi	r25, 0x3F	; 63
    10c6:	0e 94 1f 1a 	call	0x343e	; 0x343e <_Z9set_dutyBf>
		// DutyB			DutyA
		set_motor_direction( FALSE );
		set_dutyA( 1.00		 );		// Hold ON!
		set_dutyB( mFraction );		// wiggle Right side power
	}
}
    10ca:	1f 91       	pop	r17
    10cc:	0f 91       	pop	r16
    10ce:	ff 90       	pop	r15
    10d0:	ef 90       	pop	r14
    10d2:	08 95       	ret

000010d4 <_Z20motor_timeslice_10msv>:
	word position;

	// Check for STOP conditions:
	// Note if the lights stop working, or this timeslice is not going at all,
	// 	it could be hung up on can_instance.  ie if there are not any other boards in the network.
	if (MotorState == MOTOR_REQUEST_PENDING)
    10d4:	80 91 37 02 	lds	r24, 0x0237
    10d8:	8a 30       	cpi	r24, 0x0A	; 10
    10da:	09 f4       	brne	.+2      	; 0x10de <_Z20motor_timeslice_10msv+0xa>
    10dc:	45 c0       	rjmp	.+138    	; 0x1168 <_Z20motor_timeslice_10msv+0x94>
    10de:	20 91 40 03 	lds	r18, 0x0340
			set_dutyB( Destination.speed2 );		// left side needs power too.  
		}
	}

	// READ LATEST POSITION:
	if (isConfigured(MODE_USE_ENCODER) ) {		
    10e2:	20 ff       	sbrs	r18, 0
    10e4:	3c c0       	rjmp	.+120    	; 0x115e <_Z20motor_timeslice_10msv+0x8a>
		position = EncoderCount; 	
    10e6:	80 91 5f 02 	lds	r24, 0x025F
    10ea:	90 91 60 02 	lds	r25, 0x0260
	} else {
		position = get_pot(); 	
		// update speed & accel in new Pot_timeslice()
	}

	if (isConfigured(MODE_FREE_SPIN)==FALSE)
    10ee:	23 ff       	sbrs	r18, 3
    10f0:	31 c0       	rjmp	.+98     	; 0x1154 <_Z20motor_timeslice_10msv+0x80>
	{
		byte stop = check_stops( position );
		stop_action( stop );		// check stops and stop motor if necessary	
	}
	
	if (destination_reached()) {		// destination works in free spin mode.
    10f2:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <_Z19destination_reachedv>
		pid /= Range.value;				// total distance between endpoints.
		motor_set_duty( pid );
	} */

	// Time To Report:
	if (getReportRate() != MODE_SEND_UPDATES_NONE)
    10f6:	0e 94 8a 07 	call	0xf14	; 0xf14 <_Z13getReportRatev>
    10fa:	88 23       	and	r24, r24
    10fc:	69 f0       	breq	.+26     	; 0x1118 <_Z20motor_timeslice_10msv+0x44>
	{
		if ((ReportCounter--)==0)
    10fe:	80 91 05 01 	lds	r24, 0x0105
    1102:	90 91 06 01 	lds	r25, 0x0106
    1106:	9c 01       	movw	r18, r24
    1108:	21 50       	subi	r18, 0x01	; 1
    110a:	30 40       	sbci	r19, 0x00	; 0
    110c:	30 93 06 01 	sts	0x0106, r19
    1110:	20 93 05 01 	sts	0x0105, r18
    1114:	00 97       	sbiw	r24, 0x00	; 0
    1116:	09 f0       	breq	.+2      	; 0x111a <_Z20motor_timeslice_10msv+0x46>
    1118:	08 95       	ret
		{
			ReportCounter = getReportRate();		// Refill
    111a:	0e 94 8a 07 	call	0xf14	; 0xf14 <_Z13getReportRatev>
    111e:	80 93 05 01 	sts	0x0105, r24
    1122:	10 92 06 01 	sts	0x0106, r1
inline byte isConfigured2(byte Test)	{  return ((config_byte_2 & Test)>0); };
    1126:	80 91 41 03 	lds	r24, 0x0341
			if (isConfigured2(MODE_SEND_POSITION_SPEED_CURRENT))
    112a:	80 fd       	sbrc	r24, 0
    112c:	4e c0       	rjmp	.+156    	; 0x11ca <_Z20motor_timeslice_10msv+0xf6>
			{	
				/* Sends:  Position count, Speed, and Current */
				can_prep_motor_values_raw( &msg1 );
				can_send_msg_no_wait( 0, &msg1 );
			}
			if (isConfigured2(MODE_SEND_ANGLE))
    112e:	81 fd       	sbrc	r24, 1
    1130:	62 c0       	rjmp	.+196    	; 0x11f6 <_Z20motor_timeslice_10msv+0x122>
			{
				/* Sends: Motor Angle (based on calibrated stops) */
				can_prep_motor_angle( &msg1    );
				can_send_msg_no_wait( 2, &msg1 );	// MOB2 is also unused
			}
			if (isConfigured2(MODE_SEND_STATUS))
    1132:	82 fd       	sbrc	r24, 2
    1134:	56 c0       	rjmp	.+172    	; 0x11e2 <_Z20motor_timeslice_10msv+0x10e>
extern byte config_byte_2 ;
extern byte config_byte_3 ;
extern byte config_byte_4 ;
extern byte sys_config_byte;

inline byte isConfigured (byte Test)	{  return ((config_byte_1 & Test)>0); };
    1136:	80 91 40 03 	lds	r24, 0x0340
			// Report time.  This was decided so that it's easily understandable to another 
			// programmer (ie. the numbers visible on the CAN monitor add up (subtract for speed).
			// Also because the POT sample rate is far too fast to have a significant resolution
			// on the speed (only 1 or 2 difference at max!).  This report rate gives good resolution
			// and reasonable response time.
			if (isConfigured(MODE_USE_ENCODER) ) {
    113a:	80 fd       	sbrc	r24, 0
    113c:	2c c0       	rjmp	.+88     	; 0x1196 <_Z20motor_timeslice_10msv+0xc2>
					encoder_timeslice();
			} else {
					pot_timeslice();
    113e:	0e 94 55 09 	call	0x12aa	; 0x12aa <_Z13pot_timeslicev>
			}
			PotSample[0] 		  = PotSample[1];
    1142:	80 91 80 02 	lds	r24, 0x0280
    1146:	90 91 81 02 	lds	r25, 0x0281
    114a:	90 93 7f 02 	sts	0x027F, r25
    114e:	80 93 7e 02 	sts	0x027E, r24
    1152:	08 95       	ret
		// update speed & accel in new Pot_timeslice()
	}

	if (isConfigured(MODE_FREE_SPIN)==FALSE)
	{
		byte stop = check_stops( position );
    1154:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <_Z11check_stopst>
		stop_action( stop );		// check stops and stop motor if necessary	
    1158:	0e 94 17 08 	call	0x102e	; 0x102e <_Z11stop_actionh>
    115c:	ca cf       	rjmp	.-108    	; 0x10f2 <_Z20motor_timeslice_10msv+0x1e>

	// READ LATEST POSITION:
	if (isConfigured(MODE_USE_ENCODER) ) {		
		position = EncoderCount; 	
	} else {
		position = get_pot(); 	
    115e:	0e 94 7a 09 	call	0x12f4	; 0x12f4 <_Z7get_potv>
    1162:	20 91 40 03 	lds	r18, 0x0340
    1166:	c3 cf       	rjmp	.-122    	; 0x10ee <_Z20motor_timeslice_10msv+0x1a>
    1168:	80 91 40 03 	lds	r24, 0x0340
	// Check for STOP conditions:
	// Note if the lights stop working, or this timeslice is not going at all,
	// 	it could be hung up on can_instance.  ie if there are not any other boards in the network.
	if (MotorState == MOTOR_REQUEST_PENDING)
	{	
		if (isConfigured(MODE_2_MOTORS)==FALSE)
    116c:	81 fd       	sbrc	r24, 1
    116e:	16 c0       	rjmp	.+44     	; 0x119c <_Z20motor_timeslice_10msv+0xc8>
		{
			if (Destination.coast == HARD_STOP_MOTOR) {
    1170:	80 91 5a 02 	lds	r24, 0x025A
    1174:	83 36       	cpi	r24, 0x63	; 99
    1176:	09 f4       	brne	.+2      	; 0x117a <_Z20motor_timeslice_10msv+0xa6>
    1178:	5b c0       	rjmp	.+182    	; 0x1230 <_Z20motor_timeslice_10msv+0x15c>
				motor_stop(); 
			} else if (Destination.coast) {
    117a:	88 23       	and	r24, r24
    117c:	09 f4       	brne	.+2      	; 0x1180 <_Z20motor_timeslice_10msv+0xac>
    117e:	47 c0       	rjmp	.+142    	; 0x120e <_Z20motor_timeslice_10msv+0x13a>
				motor_coast( Destination.speed );
    1180:	60 91 52 02 	lds	r22, 0x0252
    1184:	70 91 53 02 	lds	r23, 0x0253
    1188:	80 91 54 02 	lds	r24, 0x0254
    118c:	90 91 55 02 	lds	r25, 0x0255
    1190:	0e 94 20 08 	call	0x1040	; 0x1040 <_Z11motor_coastf>
    1194:	a4 cf       	rjmp	.-184    	; 0x10de <_Z20motor_timeslice_10msv+0xa>
			// programmer (ie. the numbers visible on the CAN monitor add up (subtract for speed).
			// Also because the POT sample rate is far too fast to have a significant resolution
			// on the speed (only 1 or 2 difference at max!).  This report rate gives good resolution
			// and reasonable response time.
			if (isConfigured(MODE_USE_ENCODER) ) {
					encoder_timeslice();
    1196:	0e 94 23 0d 	call	0x1a46	; 0x1a46 <_Z17encoder_timeslicev>
    119a:	d3 cf       	rjmp	.-90     	; 0x1142 <_Z20motor_timeslice_10msv+0x6e>
				motor_set_duty( Destination.speed, Destination.direction );
			}
		}
		else 
		{	// 2 unidirectional motors (independant PWM dutys)
			HILOW_PORT &= ~(1<<HILOW_LEFT );		// want both low - pulldowns.
    119c:	2d 98       	cbi	0x05, 5	; 5
			HILOW_PORT &= ~(1<<HILOW_RIGHT);		// 0=> Low side active
    119e:	2e 98       	cbi	0x05, 6	; 5
			set_dutyA( Destination.speed  );		
    11a0:	60 91 52 02 	lds	r22, 0x0252
    11a4:	70 91 53 02 	lds	r23, 0x0253
    11a8:	80 91 54 02 	lds	r24, 0x0254
    11ac:	90 91 55 02 	lds	r25, 0x0255
    11b0:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <_Z9set_dutyAf>
			set_dutyB( Destination.speed2 );		// left side needs power too.  
    11b4:	60 91 56 02 	lds	r22, 0x0256
    11b8:	70 91 57 02 	lds	r23, 0x0257
    11bc:	80 91 58 02 	lds	r24, 0x0258
    11c0:	90 91 59 02 	lds	r25, 0x0259
    11c4:	0e 94 1f 1a 	call	0x343e	; 0x343e <_Z9set_dutyBf>
    11c8:	8a cf       	rjmp	.-236    	; 0x10de <_Z20motor_timeslice_10msv+0xa>
		{
			ReportCounter = getReportRate();		// Refill
			if (isConfigured2(MODE_SEND_POSITION_SPEED_CURRENT))
			{	
				/* Sends:  Position count, Speed, and Current */
				can_prep_motor_values_raw( &msg1 );
    11ca:	88 e8       	ldi	r24, 0x88	; 136
    11cc:	92 e0       	ldi	r25, 0x02	; 2
    11ce:	0e 94 14 05 	call	0xa28	; 0xa28 <_Z25can_prep_motor_values_rawP4sCAN>
				can_send_msg_no_wait( 0, &msg1 );
    11d2:	80 e0       	ldi	r24, 0x00	; 0
    11d4:	68 e8       	ldi	r22, 0x88	; 136
    11d6:	72 e0       	ldi	r23, 0x02	; 2
    11d8:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
    11dc:	80 91 41 03 	lds	r24, 0x0341
    11e0:	a6 cf       	rjmp	.-180    	; 0x112e <_Z20motor_timeslice_10msv+0x5a>
				can_prep_motor_angle( &msg1    );
				can_send_msg_no_wait( 2, &msg1 );	// MOB2 is also unused
			}
			if (isConfigured2(MODE_SEND_STATUS))
			{
				can_prep_motor_status( &msg1    );
    11e2:	88 e8       	ldi	r24, 0x88	; 136
    11e4:	92 e0       	ldi	r25, 0x02	; 2
    11e6:	0e 94 16 06 	call	0xc2c	; 0xc2c <_Z21can_prep_motor_statusP4sCAN>
				can_send_msg_no_wait ( 4, &msg1 );	// MOB4 is also unused
    11ea:	84 e0       	ldi	r24, 0x04	; 4
    11ec:	68 e8       	ldi	r22, 0x88	; 136
    11ee:	72 e0       	ldi	r23, 0x02	; 2
    11f0:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
    11f4:	a0 cf       	rjmp	.-192    	; 0x1136 <_Z20motor_timeslice_10msv+0x62>
				can_send_msg_no_wait( 0, &msg1 );
			}
			if (isConfigured2(MODE_SEND_ANGLE))
			{
				/* Sends: Motor Angle (based on calibrated stops) */
				can_prep_motor_angle( &msg1    );
    11f6:	88 e8       	ldi	r24, 0x88	; 136
    11f8:	92 e0       	ldi	r25, 0x02	; 2
    11fa:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_Z20can_prep_motor_angleP4sCAN>
				can_send_msg_no_wait( 2, &msg1 );	// MOB2 is also unused
    11fe:	82 e0       	ldi	r24, 0x02	; 2
    1200:	68 e8       	ldi	r22, 0x88	; 136
    1202:	72 e0       	ldi	r23, 0x02	; 2
    1204:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
    1208:	80 91 41 03 	lds	r24, 0x0341
    120c:	92 cf       	rjmp	.-220    	; 0x1132 <_Z20motor_timeslice_10msv+0x5e>
			if (Destination.coast == HARD_STOP_MOTOR) {
				motor_stop(); 
			} else if (Destination.coast) {
				motor_coast( Destination.speed );
			} else {
				set_motor_direction( Destination.direction );
    120e:	80 91 51 02 	lds	r24, 0x0251
    1212:	0e 94 36 08 	call	0x106c	; 0x106c <_Z19set_motor_directionh>
				motor_set_duty( Destination.speed, Destination.direction );
    1216:	60 91 52 02 	lds	r22, 0x0252
    121a:	70 91 53 02 	lds	r23, 0x0253
    121e:	80 91 54 02 	lds	r24, 0x0254
    1222:	90 91 55 02 	lds	r25, 0x0255
    1226:	40 91 51 02 	lds	r20, 0x0251
    122a:	0e 94 3e 08 	call	0x107c	; 0x107c <_Z14motor_set_dutyfh>
    122e:	57 cf       	rjmp	.-338    	; 0x10de <_Z20motor_timeslice_10msv+0xa>
	if (MotorState == MOTOR_REQUEST_PENDING)
	{	
		if (isConfigured(MODE_2_MOTORS)==FALSE)
		{
			if (Destination.coast == HARD_STOP_MOTOR) {
				motor_stop(); 
    1230:	0e 94 12 08 	call	0x1024	; 0x1024 <_Z10motor_stopv>
    1234:	54 cf       	rjmp	.-344    	; 0x10de <_Z20motor_timeslice_10msv+0xa>

00001236 <_Z8pot_initv>:
/**********************************************
Return	:	The motor position in degrees * 10
***********************************************/
void pot_init()
{
	Destination.continuous = 1;
    1236:	81 e0       	ldi	r24, 0x01	; 1
    1238:	80 93 4c 02 	sts	0x024C, r24

	// SET AS INPUT:	
	CURRENT_SENSE_DDR  &= ~((1<<CURRENT_SENSE_LEFT) | (1<<CURRENT_SENSE_RIGHT));
    123c:	87 b1       	in	r24, 0x07	; 7
    123e:	8f 7c       	andi	r24, 0xCF	; 207
    1240:	87 b9       	out	0x07, r24	; 7
	CURRENT_SENSE_PORT &= ~((1<<CURRENT_SENSE_LEFT) | (1<<CURRENT_SENSE_RIGHT));
    1242:	88 b1       	in	r24, 0x08	; 8
    1244:	8f 7c       	andi	r24, 0xCF	; 207
    1246:	88 b9       	out	0x08, r24	; 8

	// SET AS INPUT:
	POT_DDR  &= ~(1<<POT);
    1248:	55 98       	cbi	0x0a, 5	; 10
	POT_PORT &= ~(1<<POT);
    124a:	5d 98       	cbi	0x0b, 5	; 11

	adc_init();	
    124c:	0e 94 88 0e 	call	0x1d10	; 0x1d10 <_Z8adc_initv>
	start_sampling();		// Need to call 1 Time to get it started (ISR will keep going)
    1250:	0e 94 9c 0e 	call	0x1d38	; 0x1d38 <_Z14start_samplingv>
RETURN	:	Difference between endpoints. Stored in file
			variable.
******************************************************/
void  compute_range()
{
	Range.angle = (EndPoint2.angle - EndPoint1.angle);
    1254:	80 91 27 02 	lds	r24, 0x0227
    1258:	90 91 28 02 	lds	r25, 0x0228
    125c:	a0 91 29 02 	lds	r26, 0x0229
    1260:	b0 91 2a 02 	lds	r27, 0x022A
    1264:	20 91 21 02 	lds	r18, 0x0221
    1268:	30 91 22 02 	lds	r19, 0x0222
    126c:	40 91 23 02 	lds	r20, 0x0223
    1270:	50 91 24 02 	lds	r21, 0x0224
    1274:	82 1b       	sub	r24, r18
    1276:	93 0b       	sbc	r25, r19
    1278:	a4 0b       	sbc	r26, r20
    127a:	b5 0b       	sbc	r27, r21
    127c:	80 93 2d 02 	sts	0x022D, r24
    1280:	90 93 2e 02 	sts	0x022E, r25
    1284:	a0 93 2f 02 	sts	0x022F, r26
    1288:	b0 93 30 02 	sts	0x0230, r27
	Range.value = (EndPoint2.value - EndPoint1.value);
    128c:	80 91 2b 02 	lds	r24, 0x022B
    1290:	90 91 2c 02 	lds	r25, 0x022C
    1294:	20 91 25 02 	lds	r18, 0x0225
    1298:	30 91 26 02 	lds	r19, 0x0226
    129c:	82 1b       	sub	r24, r18
    129e:	93 0b       	sbc	r25, r19
    12a0:	90 93 32 02 	sts	0x0232, r25
    12a4:	80 93 31 02 	sts	0x0231, r24
	POT_PORT &= ~(1<<POT);

	adc_init();	
	start_sampling();		// Need to call 1 Time to get it started (ISR will keep going)
	compute_range();
}
    12a8:	08 95       	ret

000012aa <_Z13pot_timeslicev>:
***********************************************/
void compute_pot_speed()
{
// Problem is Sample Rate versus Report Rate.
// Sample rate must be so high we only see 1 or 2 at the most difference.
	PotSpeed[0] = PotSpeed[1];
    12aa:	20 91 3a 02 	lds	r18, 0x023A
    12ae:	30 91 3b 02 	lds	r19, 0x023B
    12b2:	30 93 39 02 	sts	0x0239, r19
    12b6:	20 93 38 02 	sts	0x0238, r18
	PotSpeed[1] = (PotSample[1]-PotSample[0]);
    12ba:	80 91 80 02 	lds	r24, 0x0280
    12be:	90 91 81 02 	lds	r25, 0x0281
    12c2:	40 91 7e 02 	lds	r20, 0x027E
    12c6:	50 91 7f 02 	lds	r21, 0x027F
    12ca:	84 1b       	sub	r24, r20
    12cc:	95 0b       	sbc	r25, r21
    12ce:	90 93 3b 02 	sts	0x023B, r25
    12d2:	80 93 3a 02 	sts	0x023A, r24
/**********************************************
Return	:	The motor position in degrees * 10
***********************************************/
void compute_pot_acceleration()
{
	PotAcceleration[0] = PotAcceleration[1];
    12d6:	40 91 3e 02 	lds	r20, 0x023E
    12da:	50 91 3f 02 	lds	r21, 0x023F
    12de:	50 93 3d 02 	sts	0x023D, r21
    12e2:	40 93 3c 02 	sts	0x023C, r20
	PotAcceleration[1] = (PotSpeed[1] - PotSpeed[0]);
    12e6:	82 1b       	sub	r24, r18
    12e8:	93 0b       	sbc	r25, r19
    12ea:	90 93 3f 02 	sts	0x023F, r25
    12ee:	80 93 3e 02 	sts	0x023E, r24
***********************************************/
void pot_timeslice()
{
	compute_pot_speed();
	compute_pot_acceleration();
}
    12f2:	08 95       	ret

000012f4 <_Z7get_potv>:
Return	:	The motor position in degrees * 10
***********************************************/
word get_pot()
{
	return PotSample[1];
}
    12f4:	80 91 80 02 	lds	r24, 0x0280
    12f8:	90 91 81 02 	lds	r25, 0x0281
    12fc:	08 95       	ret

000012fe <_Z27get_distance_to_destinationv>:
/**********************************************
Return	:	The motor position in degrees * 10
***********************************************/
word get_distance_to_destination()
{
	return (Destination.position - PotSample[1]);
    12fe:	20 91 4f 02 	lds	r18, 0x024F
    1302:	30 91 50 02 	lds	r19, 0x0250
    1306:	80 91 80 02 	lds	r24, 0x0280
    130a:	90 91 81 02 	lds	r25, 0x0281
    130e:	28 1b       	sub	r18, r24
    1310:	39 0b       	sbc	r19, r25
}
    1312:	c9 01       	movw	r24, r18
    1314:	08 95       	ret

00001316 <_Z28get_direction_to_destinationv>:
/**********************************************
Return	:	The motor position in degrees * 10
***********************************************/
byte get_direction_to_destination()
{
	if (Destination.position > PotSample[1]) {
    1316:	20 91 4f 02 	lds	r18, 0x024F
    131a:	30 91 50 02 	lds	r19, 0x0250
    131e:	80 91 80 02 	lds	r24, 0x0280
    1322:	90 91 81 02 	lds	r25, 0x0281
    1326:	82 17       	cp	r24, r18
    1328:	93 07       	cpc	r25, r19
    132a:	58 f0       	brcs	.+22     	; 0x1342 <_Z28get_direction_to_destinationv+0x2c>
		Destination.direction = 1;
		return 1;
	}
	else if (Destination.position < PotSample[1]) {
    132c:	28 17       	cp	r18, r24
    132e:	39 07       	cpc	r19, r25
    1330:	20 f4       	brcc	.+8      	; 0x133a <_Z28get_direction_to_destinationv+0x24>
		Destination.direction = -1;	
    1332:	8f ef       	ldi	r24, 0xFF	; 255
    1334:	80 93 51 02 	sts	0x0251, r24
		return -1;
    1338:	08 95       	ret
	}
	else {
		Destination.direction = 0;
    133a:	10 92 51 02 	sts	0x0251, r1
		return 0;	// exactly at destination
    133e:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    1340:	08 95       	ret
Return	:	The motor position in degrees * 10
***********************************************/
byte get_direction_to_destination()
{
	if (Destination.position > PotSample[1]) {
		Destination.direction = 1;
    1342:	81 e0       	ldi	r24, 0x01	; 1
    1344:	80 93 51 02 	sts	0x0251, r24
		return 1;
    1348:	08 95       	ret

0000134a <_Z17compute_pot_speedv>:
***********************************************/
void compute_pot_speed()
{
// Problem is Sample Rate versus Report Rate.
// Sample rate must be so high we only see 1 or 2 at the most difference.
	PotSpeed[0] = PotSpeed[1];
    134a:	80 91 3a 02 	lds	r24, 0x023A
    134e:	90 91 3b 02 	lds	r25, 0x023B
    1352:	90 93 39 02 	sts	0x0239, r25
    1356:	80 93 38 02 	sts	0x0238, r24
	PotSpeed[1] = (PotSample[1]-PotSample[0]);
    135a:	80 91 80 02 	lds	r24, 0x0280
    135e:	90 91 81 02 	lds	r25, 0x0281
    1362:	20 91 7e 02 	lds	r18, 0x027E
    1366:	30 91 7f 02 	lds	r19, 0x027F
    136a:	82 1b       	sub	r24, r18
    136c:	93 0b       	sbc	r25, r19
    136e:	90 93 3b 02 	sts	0x023B, r25
    1372:	80 93 3a 02 	sts	0x023A, r24
}
    1376:	08 95       	ret

00001378 <_Z24compute_pot_accelerationv>:
/**********************************************
Return	:	The motor position in degrees * 10
***********************************************/
void compute_pot_acceleration()
{
	PotAcceleration[0] = PotAcceleration[1];
    1378:	80 91 3e 02 	lds	r24, 0x023E
    137c:	90 91 3f 02 	lds	r25, 0x023F
    1380:	90 93 3d 02 	sts	0x023D, r25
    1384:	80 93 3c 02 	sts	0x023C, r24
	PotAcceleration[1] = (PotSpeed[1] - PotSpeed[0]);
    1388:	80 91 3a 02 	lds	r24, 0x023A
    138c:	90 91 3b 02 	lds	r25, 0x023B
    1390:	20 91 38 02 	lds	r18, 0x0238
    1394:	30 91 39 02 	lds	r19, 0x0239
    1398:	82 1b       	sub	r24, r18
    139a:	93 0b       	sbc	r25, r19
    139c:	90 93 3f 02 	sts	0x023F, r25
    13a0:	80 93 3e 02 	sts	0x023E, r24
}
    13a4:	08 95       	ret

000013a6 <_Z11pot_percentv>:
Forward is duty > 0.50
Backward is duty [0.0.. 0.5]
******************************************************/
#define MID_WAY ((float)0x1FF)
float pot_percent()
{
    13a6:	ef 92       	push	r14
    13a8:	ff 92       	push	r15
    13aa:	0f 93       	push	r16
    13ac:	1f 93       	push	r17
	float position = PotSample[1];
	word half = (Range.value>>2) + EndPoint1.value;
    13ae:	60 91 31 02 	lds	r22, 0x0231
    13b2:	70 91 32 02 	lds	r23, 0x0232
    13b6:	76 95       	lsr	r23
    13b8:	67 95       	ror	r22
    13ba:	76 95       	lsr	r23
    13bc:	67 95       	ror	r22
    13be:	80 91 25 02 	lds	r24, 0x0225
    13c2:	90 91 26 02 	lds	r25, 0x0226
    13c6:	68 0f       	add	r22, r24
    13c8:	79 1f       	adc	r23, r25
	
	float delta    = (position - half);
    13ca:	80 e0       	ldi	r24, 0x00	; 0
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    13d2:	7b 01       	movw	r14, r22
    13d4:	8c 01       	movw	r16, r24
Backward is duty [0.0.. 0.5]
******************************************************/
#define MID_WAY ((float)0x1FF)
float pot_percent()
{
	float position = PotSample[1];
    13d6:	60 91 80 02 	lds	r22, 0x0280
    13da:	70 91 81 02 	lds	r23, 0x0281
    13de:	80 e0       	ldi	r24, 0x00	; 0
    13e0:	90 e0       	ldi	r25, 0x00	; 0
    13e2:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
	word half = (Range.value>>2) + EndPoint1.value;
	
	float delta    = (position - half);
    13e6:	a8 01       	movw	r20, r16
    13e8:	97 01       	movw	r18, r14
    13ea:	0e 94 25 1e 	call	0x3c4a	; 0x3c4a <__subsf3>
	float percent  = (delta / (float)half);
    13ee:	a8 01       	movw	r20, r16
    13f0:	97 01       	movw	r18, r14
    13f2:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
	return percent;
}
    13f6:	1f 91       	pop	r17
    13f8:	0f 91       	pop	r16
    13fa:	ff 90       	pop	r15
    13fc:	ef 90       	pop	r14
    13fe:	08 95       	ret

00001400 <_Z16convert_to_anglet>:
convert_to_angle( word  mPotValue )
RETURN	:	Takes a Pot reading and converts to an angle
	based on the already calibrated stops.
******************************************************/
float convert_to_angle( word  mPotValue )
{
    1400:	af 92       	push	r10
    1402:	bf 92       	push	r11
    1404:	cf 92       	push	r12
    1406:	df 92       	push	r13
    1408:	ef 92       	push	r14
    140a:	ff 92       	push	r15
    140c:	0f 93       	push	r16
    140e:	1f 93       	push	r17
    1410:	cf 93       	push	r28
    1412:	df 93       	push	r29
    1414:	ec 01       	movw	r28, r24
	// Linear Interpolate:  (Value-MinValue) / ValueRange = (angle-MinAngle) / angleRange
	float ratio = (mPotValue-get_min_stop_value()) / Range.value;
	float angle = ( ratio * Range.angle );			// range has the *100 in it
	return angle + get_min_stop_angle();
    1416:	20 91 27 02 	lds	r18, 0x0227
    141a:	30 91 28 02 	lds	r19, 0x0228
    141e:	40 91 29 02 	lds	r20, 0x0229
    1422:	50 91 2a 02 	lds	r21, 0x022A
    1426:	60 91 21 02 	lds	r22, 0x0221
    142a:	70 91 22 02 	lds	r23, 0x0222
    142e:	80 91 23 02 	lds	r24, 0x0223
    1432:	90 91 24 02 	lds	r25, 0x0224
    1436:	26 17       	cp	r18, r22
    1438:	37 07       	cpc	r19, r23
    143a:	48 07       	cpc	r20, r24
    143c:	59 07       	cpc	r21, r25
    143e:	14 f4       	brge	.+4      	; 0x1444 <_Z16convert_to_anglet+0x44>
    1440:	ca 01       	movw	r24, r20
    1442:	b9 01       	movw	r22, r18
    1444:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
    1448:	5b 01       	movw	r10, r22
    144a:	6c 01       	movw	r12, r24
******************************************************/
float convert_to_angle( word  mPotValue )
{
	// Linear Interpolate:  (Value-MinValue) / ValueRange = (angle-MinAngle) / angleRange
	float ratio = (mPotValue-get_min_stop_value()) / Range.value;
	float angle = ( ratio * Range.angle );			// range has the *100 in it
    144c:	60 91 2d 02 	lds	r22, 0x022D
    1450:	70 91 2e 02 	lds	r23, 0x022E
    1454:	80 91 2f 02 	lds	r24, 0x022F
    1458:	90 91 30 02 	lds	r25, 0x0230
    145c:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
    1460:	7b 01       	movw	r14, r22
    1462:	8c 01       	movw	r16, r24
	based on the already calibrated stops.
******************************************************/
float convert_to_angle( word  mPotValue )
{
	// Linear Interpolate:  (Value-MinValue) / ValueRange = (angle-MinAngle) / angleRange
	float ratio = (mPotValue-get_min_stop_value()) / Range.value;
    1464:	20 91 2b 02 	lds	r18, 0x022B
    1468:	30 91 2c 02 	lds	r19, 0x022C
    146c:	80 91 25 02 	lds	r24, 0x0225
    1470:	90 91 26 02 	lds	r25, 0x0226
    1474:	28 17       	cp	r18, r24
    1476:	39 07       	cpc	r19, r25
    1478:	08 f4       	brcc	.+2      	; 0x147c <_Z16convert_to_anglet+0x7c>
    147a:	c9 01       	movw	r24, r18
    147c:	9e 01       	movw	r18, r28
    147e:	28 1b       	sub	r18, r24
    1480:	39 0b       	sbc	r19, r25
    1482:	c9 01       	movw	r24, r18
    1484:	60 91 31 02 	lds	r22, 0x0231
    1488:	70 91 32 02 	lds	r23, 0x0232
    148c:	0e 94 a1 23 	call	0x4742	; 0x4742 <__udivmodhi4>
    1490:	80 e0       	ldi	r24, 0x00	; 0
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    1498:	9b 01       	movw	r18, r22
    149a:	ac 01       	movw	r20, r24
	float angle = ( ratio * Range.angle );			// range has the *100 in it
    149c:	c8 01       	movw	r24, r16
    149e:	b7 01       	movw	r22, r14
    14a0:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    14a4:	9b 01       	movw	r18, r22
    14a6:	ac 01       	movw	r20, r24
	return angle + get_min_stop_angle();
    14a8:	c6 01       	movw	r24, r12
    14aa:	b5 01       	movw	r22, r10
    14ac:	0e 94 f8 1d 	call	0x3bf0	; 0x3bf0 <__addsf3>
}
    14b0:	df 91       	pop	r29
    14b2:	cf 91       	pop	r28
    14b4:	1f 91       	pop	r17
    14b6:	0f 91       	pop	r16
    14b8:	ff 90       	pop	r15
    14ba:	ef 90       	pop	r14
    14bc:	df 90       	pop	r13
    14be:	cf 90       	pop	r12
    14c0:	bf 90       	pop	r11
    14c2:	af 90       	pop	r10
    14c4:	08 95       	ret

000014c6 <_Z13get_pot_anglev>:
/**********************************************
Return	:	The motor position in degrees * 10
***********************************************/
long int  get_pot_angle()
{
	return convert_to_angle(PotSample[1]);
    14c6:	80 91 80 02 	lds	r24, 0x0280
    14ca:	90 91 81 02 	lds	r25, 0x0281
    14ce:	0e 94 00 0a 	call	0x1400	; 0x1400 <_Z16convert_to_anglet>
    14d2:	0e 94 ee 20 	call	0x41dc	; 0x41dc <__fixsfsi>
}
    14d6:	08 95       	ret

000014d8 <_Z21convert_to_fixedpointf>:
	float angle = ( ratio * Range.angle );			// range has the *100 in it
	return angle + get_min_stop_angle();
}
long int convert_to_fixedpoint( float  mRealNumber )
{
	long int fp = (mRealNumber * 100);
    14d8:	20 e0       	ldi	r18, 0x00	; 0
    14da:	30 e0       	ldi	r19, 0x00	; 0
    14dc:	48 ec       	ldi	r20, 0xC8	; 200
    14de:	52 e4       	ldi	r21, 0x42	; 66
    14e0:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    14e4:	0e 94 ee 20 	call	0x41dc	; 0x41dc <__fixsfsi>
	return fp;
}
    14e8:	08 95       	ret

000014ea <_Z16convert_to_valuel>:
convert_to_value( float mAngle )
RETURN	:	Takes an Angle and converts to an expected
	POT reading.
******************************************************/
word  convert_to_value( long mAngleHundredthDeg )
{
    14ea:	af 92       	push	r10
    14ec:	bf 92       	push	r11
    14ee:	cf 92       	push	r12
    14f0:	df 92       	push	r13
    14f2:	ef 92       	push	r14
    14f4:	ff 92       	push	r15
    14f6:	0f 93       	push	r16
    14f8:	1f 93       	push	r17
    14fa:	7b 01       	movw	r14, r22
    14fc:	8c 01       	movw	r16, r24
	// Linear Interpolate:  (Value / ValueRange) = (angle / angleRange)
	float ratio 	= (mAngleHundredthDeg - get_min_stop_angle()) / Range.angle;
	float pot_value = (ratio * Range.value) + get_min_stop_value();
    14fe:	60 91 31 02 	lds	r22, 0x0231
    1502:	70 91 32 02 	lds	r23, 0x0232
    1506:	80 e0       	ldi	r24, 0x00	; 0
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    150e:	5b 01       	movw	r10, r22
    1510:	6c 01       	movw	r12, r24
	POT reading.
******************************************************/
word  convert_to_value( long mAngleHundredthDeg )
{
	// Linear Interpolate:  (Value / ValueRange) = (angle / angleRange)
	float ratio 	= (mAngleHundredthDeg - get_min_stop_angle()) / Range.angle;
    1512:	20 91 27 02 	lds	r18, 0x0227
    1516:	30 91 28 02 	lds	r19, 0x0228
    151a:	40 91 29 02 	lds	r20, 0x0229
    151e:	50 91 2a 02 	lds	r21, 0x022A
    1522:	80 91 21 02 	lds	r24, 0x0221
    1526:	90 91 22 02 	lds	r25, 0x0222
    152a:	a0 91 23 02 	lds	r26, 0x0223
    152e:	b0 91 24 02 	lds	r27, 0x0224
    1532:	28 17       	cp	r18, r24
    1534:	39 07       	cpc	r19, r25
    1536:	4a 07       	cpc	r20, r26
    1538:	5b 07       	cpc	r21, r27
    153a:	14 f4       	brge	.+4      	; 0x1540 <_Z16convert_to_valuel+0x56>
    153c:	da 01       	movw	r26, r20
    153e:	c9 01       	movw	r24, r18
    1540:	a8 01       	movw	r20, r16
    1542:	97 01       	movw	r18, r14
    1544:	28 1b       	sub	r18, r24
    1546:	39 0b       	sbc	r19, r25
    1548:	4a 0b       	sbc	r20, r26
    154a:	5b 0b       	sbc	r21, r27
    154c:	ca 01       	movw	r24, r20
    154e:	b9 01       	movw	r22, r18
    1550:	20 91 2d 02 	lds	r18, 0x022D
    1554:	30 91 2e 02 	lds	r19, 0x022E
    1558:	40 91 2f 02 	lds	r20, 0x022F
    155c:	50 91 30 02 	lds	r21, 0x0230
    1560:	0e 94 c8 23 	call	0x4790	; 0x4790 <__divmodsi4>
    1564:	ca 01       	movw	r24, r20
    1566:	b9 01       	movw	r22, r18
    1568:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
    156c:	9b 01       	movw	r18, r22
    156e:	ac 01       	movw	r20, r24
	float pot_value = (ratio * Range.value) + get_min_stop_value();
    1570:	c6 01       	movw	r24, r12
    1572:	b5 01       	movw	r22, r10
    1574:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    1578:	7b 01       	movw	r14, r22
    157a:	8c 01       	movw	r16, r24
    157c:	80 91 2b 02 	lds	r24, 0x022B
    1580:	90 91 2c 02 	lds	r25, 0x022C
    1584:	60 91 25 02 	lds	r22, 0x0225
    1588:	70 91 26 02 	lds	r23, 0x0226
    158c:	86 17       	cp	r24, r22
    158e:	97 07       	cpc	r25, r23
    1590:	08 f4       	brcc	.+2      	; 0x1594 <_Z16convert_to_valuel+0xaa>
    1592:	bc 01       	movw	r22, r24
    1594:	80 e0       	ldi	r24, 0x00	; 0
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    159c:	9b 01       	movw	r18, r22
    159e:	ac 01       	movw	r20, r24
    15a0:	c8 01       	movw	r24, r16
    15a2:	b7 01       	movw	r22, r14
    15a4:	0e 94 f8 1d 	call	0x3bf0	; 0x3bf0 <__addsf3>
	return (word)pot_value;
    15a8:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>
}
    15ac:	cb 01       	movw	r24, r22
    15ae:	1f 91       	pop	r17
    15b0:	0f 91       	pop	r16
    15b2:	ff 90       	pop	r15
    15b4:	ef 90       	pop	r14
    15b6:	df 90       	pop	r13
    15b8:	cf 90       	pop	r12
    15ba:	bf 90       	pop	r11
    15bc:	af 90       	pop	r10
    15be:	08 95       	ret

000015c0 <_Z21compute_default_stopsv>:
RETURN	:	float => Percentage between [0.0 .. 1.0]

******************************************************/
void  compute_default_stops()
{
	EndPoint1.value = 25; 			//(0.1 * MIN_POT_VALUE);		// 10 % limits
    15c0:	89 e1       	ldi	r24, 0x19	; 25
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	90 93 26 02 	sts	0x0226, r25
    15c8:	80 93 25 02 	sts	0x0225, r24
	EndPoint2.value = 0x3ff-25; 	//(0.9 * MAX_POT_VALUE);		// 10 % limits	
    15cc:	86 ee       	ldi	r24, 0xE6	; 230
    15ce:	93 e0       	ldi	r25, 0x03	; 3
    15d0:	90 93 2c 02 	sts	0x022C, r25
    15d4:	80 93 2b 02 	sts	0x022B, r24
	
	EndPoint1.angle =   0*100;		// 0 degrees
    15d8:	10 92 21 02 	sts	0x0221, r1
    15dc:	10 92 22 02 	sts	0x0222, r1
    15e0:	10 92 23 02 	sts	0x0223, r1
    15e4:	10 92 24 02 	sts	0x0224, r1
	EndPoint2.angle = 300*100;		// Most Pots turn 300 degrees
    15e8:	80 e3       	ldi	r24, 0x30	; 48
    15ea:	95 e7       	ldi	r25, 0x75	; 117
    15ec:	a0 e0       	ldi	r26, 0x00	; 0
    15ee:	b0 e0       	ldi	r27, 0x00	; 0
    15f0:	80 93 27 02 	sts	0x0227, r24
    15f4:	90 93 28 02 	sts	0x0228, r25
    15f8:	a0 93 29 02 	sts	0x0229, r26
    15fc:	b0 93 2a 02 	sts	0x022A, r27
}
    1600:	08 95       	ret

00001602 <_Z13compute_rangev>:
RETURN	:	Difference between endpoints. Stored in file
			variable.
******************************************************/
void  compute_range()
{
	Range.angle = (EndPoint2.angle - EndPoint1.angle);
    1602:	80 91 27 02 	lds	r24, 0x0227
    1606:	90 91 28 02 	lds	r25, 0x0228
    160a:	a0 91 29 02 	lds	r26, 0x0229
    160e:	b0 91 2a 02 	lds	r27, 0x022A
    1612:	20 91 21 02 	lds	r18, 0x0221
    1616:	30 91 22 02 	lds	r19, 0x0222
    161a:	40 91 23 02 	lds	r20, 0x0223
    161e:	50 91 24 02 	lds	r21, 0x0224
    1622:	82 1b       	sub	r24, r18
    1624:	93 0b       	sbc	r25, r19
    1626:	a4 0b       	sbc	r26, r20
    1628:	b5 0b       	sbc	r27, r21
    162a:	80 93 2d 02 	sts	0x022D, r24
    162e:	90 93 2e 02 	sts	0x022E, r25
    1632:	a0 93 2f 02 	sts	0x022F, r26
    1636:	b0 93 30 02 	sts	0x0230, r27
	Range.value = (EndPoint2.value - EndPoint1.value);
    163a:	80 91 2b 02 	lds	r24, 0x022B
    163e:	90 91 2c 02 	lds	r25, 0x022C
    1642:	20 91 25 02 	lds	r18, 0x0225
    1646:	30 91 26 02 	lds	r19, 0x0226
    164a:	82 1b       	sub	r24, r18
    164c:	93 0b       	sbc	r25, r19
    164e:	90 93 32 02 	sts	0x0232, r25
    1652:	80 93 31 02 	sts	0x0231, r24
}
    1656:	08 95       	ret

00001658 <_Z18get_min_stop_valuev>:
/*******************************************************
get_min_stop_value()
RETURN	:	Lesser of the 2 stop endpoints.  Value only.
******************************************************/
word	  get_min_stop_value()
{
    1658:	80 91 2b 02 	lds	r24, 0x022B
    165c:	90 91 2c 02 	lds	r25, 0x022C
    1660:	20 91 25 02 	lds	r18, 0x0225
    1664:	30 91 26 02 	lds	r19, 0x0226
    1668:	82 17       	cp	r24, r18
    166a:	93 07       	cpc	r25, r19
    166c:	08 f4       	brcc	.+2      	; 0x1670 <_Z18get_min_stop_valuev+0x18>
    166e:	9c 01       	movw	r18, r24
	return min( EndPoint2.value, EndPoint1.value);	
}
    1670:	c9 01       	movw	r24, r18
    1672:	08 95       	ret

00001674 <_Z18get_min_stop_anglev>:
/*******************************************************
get_min_stop_value()
RETURN	:	Lesser of the 2 stop endpoints.  Value only.
******************************************************/
long int  get_min_stop_angle()
{
    1674:	80 91 27 02 	lds	r24, 0x0227
    1678:	90 91 28 02 	lds	r25, 0x0228
    167c:	a0 91 29 02 	lds	r26, 0x0229
    1680:	b0 91 2a 02 	lds	r27, 0x022A
    1684:	20 91 21 02 	lds	r18, 0x0221
    1688:	30 91 22 02 	lds	r19, 0x0222
    168c:	40 91 23 02 	lds	r20, 0x0223
    1690:	50 91 24 02 	lds	r21, 0x0224
    1694:	82 17       	cp	r24, r18
    1696:	93 07       	cpc	r25, r19
    1698:	a4 07       	cpc	r26, r20
    169a:	b5 07       	cpc	r27, r21
    169c:	14 f4       	brge	.+4      	; 0x16a2 <_Z18get_min_stop_anglev+0x2e>
    169e:	9c 01       	movw	r18, r24
    16a0:	ad 01       	movw	r20, r26
	return min( EndPoint2.angle , EndPoint1.angle);
}
    16a2:	b9 01       	movw	r22, r18
    16a4:	ca 01       	movw	r24, r20
    16a6:	08 95       	ret

000016a8 <_Z18get_max_stop_valuev>:
/*******************************************************
get_max_stop_value()
RETURN	:	Greater of the 2 stop endpoints.  Value only.
******************************************************/
word	  get_max_stop_value()
{
    16a8:	80 91 2b 02 	lds	r24, 0x022B
    16ac:	90 91 2c 02 	lds	r25, 0x022C
    16b0:	20 91 25 02 	lds	r18, 0x0225
    16b4:	30 91 26 02 	lds	r19, 0x0226
    16b8:	28 17       	cp	r18, r24
    16ba:	39 07       	cpc	r19, r25
    16bc:	08 f4       	brcc	.+2      	; 0x16c0 <_Z18get_max_stop_valuev+0x18>
    16be:	9c 01       	movw	r18, r24
	return max( EndPoint2.value, EndPoint1.value );
}
    16c0:	c9 01       	movw	r24, r18
    16c2:	08 95       	ret

000016c4 <_Z18get_max_stop_anglev>:
/*******************************************************
get_max_stop_angle()
RETURN	:	Greater of the 2 stop endpoints.  Angle only.
******************************************************/
long int  get_max_stop_angle()
{
    16c4:	80 91 27 02 	lds	r24, 0x0227
    16c8:	90 91 28 02 	lds	r25, 0x0228
    16cc:	a0 91 29 02 	lds	r26, 0x0229
    16d0:	b0 91 2a 02 	lds	r27, 0x022A
    16d4:	20 91 21 02 	lds	r18, 0x0221
    16d8:	30 91 22 02 	lds	r19, 0x0222
    16dc:	40 91 23 02 	lds	r20, 0x0223
    16e0:	50 91 24 02 	lds	r21, 0x0224
    16e4:	28 17       	cp	r18, r24
    16e6:	39 07       	cpc	r19, r25
    16e8:	4a 07       	cpc	r20, r26
    16ea:	5b 07       	cpc	r21, r27
    16ec:	14 f4       	brge	.+4      	; 0x16f2 <_Z18get_max_stop_anglev+0x2e>
    16ee:	9c 01       	movw	r18, r24
    16f0:	ad 01       	movw	r20, r26
	return max( EndPoint2.angle , EndPoint1.angle);
}
    16f2:	b9 01       	movw	r22, r18
    16f4:	ca 01       	movw	r24, r20
    16f6:	08 95       	ret

000016f8 <_Z20order_stops_by_valuev>:
get_min_stop_value()
RETURN	:	Lesser of the 2 stop endpoints.  Value only.
******************************************************/
word	  get_min_stop_value()
{
	return min( EndPoint2.value, EndPoint1.value);	
    16f8:	e0 91 2b 02 	lds	r30, 0x022B
    16fc:	f0 91 2c 02 	lds	r31, 0x022C
    1700:	60 91 25 02 	lds	r22, 0x0225
    1704:	70 91 26 02 	lds	r23, 0x0226
    1708:	e6 17       	cp	r30, r22
    170a:	f7 07       	cpc	r31, r23
    170c:	40 f5       	brcc	.+80     	; 0x175e <_Z20order_stops_by_valuev+0x66>
{
	word Min = get_min_stop_value();
	if (EndPoint1.value == Min) return;		// okay

	// SWAP EP1 & EP2:
	long int tangle = EndPoint1.angle;
    170e:	80 91 21 02 	lds	r24, 0x0221
    1712:	90 91 22 02 	lds	r25, 0x0222
    1716:	a0 91 23 02 	lds	r26, 0x0223
    171a:	b0 91 24 02 	lds	r27, 0x0224
	word     tvalue = EndPoint1.value;
	
	EndPoint1.angle = EndPoint2.angle;
    171e:	20 91 27 02 	lds	r18, 0x0227
    1722:	30 91 28 02 	lds	r19, 0x0228
    1726:	40 91 29 02 	lds	r20, 0x0229
    172a:	50 91 2a 02 	lds	r21, 0x022A
    172e:	20 93 21 02 	sts	0x0221, r18
    1732:	30 93 22 02 	sts	0x0222, r19
    1736:	40 93 23 02 	sts	0x0223, r20
    173a:	50 93 24 02 	sts	0x0224, r21
	EndPoint1.value = EndPoint2.value;		
    173e:	f0 93 26 02 	sts	0x0226, r31
    1742:	e0 93 25 02 	sts	0x0225, r30
	EndPoint2.angle = tangle;
    1746:	80 93 27 02 	sts	0x0227, r24
    174a:	90 93 28 02 	sts	0x0228, r25
    174e:	a0 93 29 02 	sts	0x0229, r26
    1752:	b0 93 2a 02 	sts	0x022A, r27
	EndPoint2.value = tvalue;	
    1756:	70 93 2c 02 	sts	0x022C, r23
    175a:	60 93 2b 02 	sts	0x022B, r22
    175e:	08 95       	ret

00001760 <_Z20order_stops_by_anglev>:
/*******************************************************
get_max_stop_angle()
RETURN	:	Greater of the 2 stop endpoints.  Angle only.
******************************************************/
void  order_stops_by_angle( )
{
    1760:	ef 92       	push	r14
    1762:	ff 92       	push	r15
    1764:	0f 93       	push	r16
    1766:	1f 93       	push	r17
get_min_stop_value()
RETURN	:	Lesser of the 2 stop endpoints.  Value only.
******************************************************/
long int  get_min_stop_angle()
{
	return min( EndPoint2.angle , EndPoint1.angle);
    1768:	20 91 27 02 	lds	r18, 0x0227
    176c:	30 91 28 02 	lds	r19, 0x0228
    1770:	40 91 29 02 	lds	r20, 0x0229
    1774:	50 91 2a 02 	lds	r21, 0x022A
    1778:	80 91 21 02 	lds	r24, 0x0221
    177c:	90 91 22 02 	lds	r25, 0x0222
    1780:	a0 91 23 02 	lds	r26, 0x0223
    1784:	b0 91 24 02 	lds	r27, 0x0224
get_max_stop_angle()
RETURN	:	Greater of the 2 stop endpoints.  Angle only.
******************************************************/
void  order_stops_by_angle( )
{
	word Min = get_min_stop_angle();
    1788:	7c 01       	movw	r14, r24
    178a:	8d 01       	movw	r16, r26
    178c:	28 17       	cp	r18, r24
    178e:	39 07       	cpc	r19, r25
    1790:	4a 07       	cpc	r20, r26
    1792:	5b 07       	cpc	r21, r27
    1794:	14 f4       	brge	.+4      	; 0x179a <_Z20order_stops_by_anglev+0x3a>
    1796:	79 01       	movw	r14, r18
    1798:	8a 01       	movw	r16, r20
	if (EndPoint1.angle == Min) return;		// okay
    179a:	00 e0       	ldi	r16, 0x00	; 0
    179c:	10 e0       	ldi	r17, 0x00	; 0
    179e:	e8 16       	cp	r14, r24
    17a0:	f9 06       	cpc	r15, r25
    17a2:	0a 07       	cpc	r16, r26
    17a4:	1b 07       	cpc	r17, r27
    17a6:	01 f1       	breq	.+64     	; 0x17e8 <_Z20order_stops_by_anglev+0x88>

	// SWAP EP1 & EP2:
	long int tangle = EndPoint1.angle;
	word     tvalue = EndPoint1.value;
    17a8:	60 91 25 02 	lds	r22, 0x0225
    17ac:	70 91 26 02 	lds	r23, 0x0226
	
	EndPoint1.angle = EndPoint2.angle;
    17b0:	20 93 21 02 	sts	0x0221, r18
    17b4:	30 93 22 02 	sts	0x0222, r19
    17b8:	40 93 23 02 	sts	0x0223, r20
    17bc:	50 93 24 02 	sts	0x0224, r21
	EndPoint1.value = EndPoint2.value;		
    17c0:	20 91 2b 02 	lds	r18, 0x022B
    17c4:	30 91 2c 02 	lds	r19, 0x022C
    17c8:	30 93 26 02 	sts	0x0226, r19
    17cc:	20 93 25 02 	sts	0x0225, r18
	EndPoint2.angle = tangle;
    17d0:	80 93 27 02 	sts	0x0227, r24
    17d4:	90 93 28 02 	sts	0x0228, r25
    17d8:	a0 93 29 02 	sts	0x0229, r26
    17dc:	b0 93 2a 02 	sts	0x022A, r27
	EndPoint2.value = tvalue;
    17e0:	70 93 2c 02 	sts	0x022C, r23
    17e4:	60 93 2b 02 	sts	0x022B, r22
}
    17e8:	1f 91       	pop	r17
    17ea:	0f 91       	pop	r16
    17ec:	ff 90       	pop	r15
    17ee:	ef 90       	pop	r14
    17f0:	08 95       	ret

000017f2 <_Z11check_stopst>:
			1 = Under the Lower stop
			2 = Over the top stop
***********************************************/
#define HYSTERESIS_THRESHOLD 7
byte  check_stops( word  mPotValue )
{
    17f2:	cf 93       	push	r28
    17f4:	df 93       	push	r29
    17f6:	ec 01       	movw	r28, r24
	static byte previous_state = 0;
	led_off(LIMIT_MIN);
    17f8:	83 e0       	ldi	r24, 0x03	; 3
    17fa:	0e 94 f1 17 	call	0x2fe2	; 0x2fe2 <_Z7led_offh>
	led_off(LIMIT_MAX);
    17fe:	84 e0       	ldi	r24, 0x04	; 4
    1800:	0e 94 f1 17 	call	0x2fe2	; 0x2fe2 <_Z7led_offh>

	if (previous_state==1)		// IN STOP 1
    1804:	80 91 5c 02 	lds	r24, 0x025C
    1808:	81 30       	cpi	r24, 0x01	; 1
    180a:	a1 f0       	breq	.+40     	; 0x1834 <_Z11check_stopst+0x42>
		else {
			led_on(LIMIT_MIN);
			return previous_state;		
		}
	}
	if (previous_state==2)		// IN STOP 2
    180c:	82 30       	cpi	r24, 0x02	; 2
    180e:	01 f1       	breq	.+64     	; 0x1850 <_Z11check_stopst+0x5e>
			led_on(LIMIT_MAX);		
			return previous_state;		
		}
	}
		
	if (mPotValue < EndPoint1.value)
    1810:	80 91 25 02 	lds	r24, 0x0225
    1814:	90 91 26 02 	lds	r25, 0x0226
    1818:	c8 17       	cp	r28, r24
    181a:	d9 07       	cpc	r29, r25
    181c:	38 f1       	brcs	.+78     	; 0x186c <_Z11check_stopst+0x7a>
	{
		led_on(LIMIT_MIN);
		previous_state = 1;
		return 1;
	}
	if (mPotValue > EndPoint2.value)
    181e:	80 91 2b 02 	lds	r24, 0x022B
    1822:	90 91 2c 02 	lds	r25, 0x022C
    1826:	8c 17       	cp	r24, r28
    1828:	9d 07       	cpc	r25, r29
    182a:	78 f1       	brcs	.+94     	; 0x188a <_Z11check_stopst+0x98>
	{
		led_on(LIMIT_MAX);
		previous_state = 2;
		return 2;
	}
	return 0;
    182c:	80 e0       	ldi	r24, 0x00	; 0
}
    182e:	df 91       	pop	r29
    1830:	cf 91       	pop	r28
    1832:	08 95       	ret
	led_off(LIMIT_MIN);
	led_off(LIMIT_MAX);

	if (previous_state==1)		// IN STOP 1
	{
		word hysteresis = EndPoint1.value + HYSTERESIS_THRESHOLD;
    1834:	80 91 25 02 	lds	r24, 0x0225
    1838:	90 91 26 02 	lds	r25, 0x0226
    183c:	07 96       	adiw	r24, 0x07	; 7
		if (mPotValue > hysteresis) {
    183e:	8c 17       	cp	r24, r28
    1840:	9d 07       	cpc	r25, r29
    1842:	e8 f4       	brcc	.+58     	; 0x187e <_Z11check_stopst+0x8c>
	}
	if (previous_state==2)		// IN STOP 2
	{
		word hysteresis = EndPoint2.value - HYSTERESIS_THRESHOLD;
		if (mPotValue < hysteresis) {
			previous_state = 0;
    1844:	10 92 5c 02 	sts	0x025C, r1
			return 0;
    1848:	80 e0       	ldi	r24, 0x00	; 0
		led_on(LIMIT_MAX);
		previous_state = 2;
		return 2;
	}
	return 0;
}
    184a:	df 91       	pop	r29
    184c:	cf 91       	pop	r28
    184e:	08 95       	ret
			return previous_state;		
		}
	}
	if (previous_state==2)		// IN STOP 2
	{
		word hysteresis = EndPoint2.value - HYSTERESIS_THRESHOLD;
    1850:	80 91 2b 02 	lds	r24, 0x022B
    1854:	90 91 2c 02 	lds	r25, 0x022C
    1858:	07 97       	sbiw	r24, 0x07	; 7
		if (mPotValue < hysteresis) {
    185a:	c8 17       	cp	r28, r24
    185c:	d9 07       	cpc	r29, r25
    185e:	90 f3       	brcs	.-28     	; 0x1844 <_Z11check_stopst+0x52>
			previous_state = 0;
			return 0;
		}
		else {
			led_on(LIMIT_MAX);		
    1860:	84 e0       	ldi	r24, 0x04	; 4
    1862:	0e 94 ea 17 	call	0x2fd4	; 0x2fd4 <_Z6led_onh>
			return previous_state;		
    1866:	80 91 5c 02 	lds	r24, 0x025C
    186a:	e1 cf       	rjmp	.-62     	; 0x182e <_Z11check_stopst+0x3c>
		}
	}
		
	if (mPotValue < EndPoint1.value)
	{
		led_on(LIMIT_MIN);
    186c:	83 e0       	ldi	r24, 0x03	; 3
    186e:	0e 94 ea 17 	call	0x2fd4	; 0x2fd4 <_Z6led_onh>
		previous_state = 1;
    1872:	81 e0       	ldi	r24, 0x01	; 1
    1874:	80 93 5c 02 	sts	0x025C, r24
		led_on(LIMIT_MAX);
		previous_state = 2;
		return 2;
	}
	return 0;
}
    1878:	df 91       	pop	r29
    187a:	cf 91       	pop	r28
    187c:	08 95       	ret
		if (mPotValue > hysteresis) {
			previous_state = 0;
			return 0;
		}
		else {
			led_on(LIMIT_MIN);
    187e:	83 e0       	ldi	r24, 0x03	; 3
    1880:	0e 94 ea 17 	call	0x2fd4	; 0x2fd4 <_Z6led_onh>
			return previous_state;		
    1884:	80 91 5c 02 	lds	r24, 0x025C
    1888:	d2 cf       	rjmp	.-92     	; 0x182e <_Z11check_stopst+0x3c>
		previous_state = 1;
		return 1;
	}
	if (mPotValue > EndPoint2.value)
	{
		led_on(LIMIT_MAX);
    188a:	84 e0       	ldi	r24, 0x04	; 4
    188c:	0e 94 ea 17 	call	0x2fd4	; 0x2fd4 <_Z6led_onh>
		previous_state = 2;
    1890:	82 e0       	ldi	r24, 0x02	; 2
    1892:	80 93 5c 02 	sts	0x025C, r24
		return 2;
	}
	return 0;
}
    1896:	df 91       	pop	r29
    1898:	cf 91       	pop	r28
    189a:	08 95       	ret

0000189c <_Z11check_stalltt>:
			1 = Over current Left side
			2 = Over current Right side
***********************************************/
byte	check_stall( word  mLeftCurrent, word mRightCurrent )
{
	if (mLeftCurrent > current_2_threshold)
    189c:	20 91 03 01 	lds	r18, 0x0103
    18a0:	30 91 04 01 	lds	r19, 0x0104
    18a4:	28 17       	cp	r18, r24
    18a6:	39 07       	cpc	r19, r25
    18a8:	38 f0       	brcs	.+14     	; 0x18b8 <_Z11check_stalltt+0x1c>
		return 1;
	if (mRightCurrent > current_2_threshold)
    18aa:	26 17       	cp	r18, r22
    18ac:	37 07       	cpc	r19, r23
    18ae:	10 f0       	brcs	.+4      	; 0x18b4 <_Z11check_stalltt+0x18>
		return 2;
	return 0;
    18b0:	80 e0       	ldi	r24, 0x00	; 0
}
    18b2:	08 95       	ret
byte	check_stall( word  mLeftCurrent, word mRightCurrent )
{
	if (mLeftCurrent > current_2_threshold)
		return 1;
	if (mRightCurrent > current_2_threshold)
		return 2;
    18b4:	82 e0       	ldi	r24, 0x02	; 2
    18b6:	08 95       	ret
			2 = Over current Right side
***********************************************/
byte	check_stall( word  mLeftCurrent, word mRightCurrent )
{
	if (mLeftCurrent > current_2_threshold)
		return 1;
    18b8:	81 e0       	ldi	r24, 0x01	; 1
    18ba:	08 95       	ret

000018bc <_Z19destination_reachedv>:
			1 = Exactly reached
			2 = Close over
			3 = Close under
***********************************************/
byte	  destination_reached(  )
{
    18bc:	ef 92       	push	r14
    18be:	ff 92       	push	r15
    18c0:	0f 93       	push	r16
    18c2:	1f 93       	push	r17
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
	static byte previous_state=0;	
	if (Destination.continuous)	return 0;
    18c8:	80 91 4c 02 	lds	r24, 0x024C
    18cc:	88 23       	and	r24, r24
    18ce:	f9 f4       	brne	.+62     	; 0x190e <_Z19destination_reachedv+0x52>

	if (Destination.position == PotSample[1])
    18d0:	60 91 4f 02 	lds	r22, 0x024F
    18d4:	70 91 50 02 	lds	r23, 0x0250
    18d8:	c0 91 80 02 	lds	r28, 0x0280
    18dc:	d0 91 81 02 	lds	r29, 0x0281
    18e0:	6c 17       	cp	r22, r28
    18e2:	7d 07       	cpc	r23, r29
    18e4:	19 f1       	breq	.+70     	; 0x192c <_Z19destination_reachedv+0x70>
		return 1;

	if (previous_state==2)
    18e6:	80 91 5b 02 	lds	r24, 0x025B
    18ea:	82 30       	cpi	r24, 0x02	; 2
    18ec:	39 f1       	breq	.+78     	; 0x193c <_Z19destination_reachedv+0x80>
			return 0;
		}
		else return previous_state;		
	}

	if (previous_state==3)
    18ee:	83 30       	cpi	r24, 0x03	; 3
    18f0:	f1 f1       	breq	.+124    	; 0x196e <_Z19destination_reachedv+0xb2>
		}
		else return previous_state;
	}

	// Check for overage
	if (Destination.starting_position < Destination.position)
    18f2:	80 91 4d 02 	lds	r24, 0x024D
    18f6:	90 91 4e 02 	lds	r25, 0x024E
    18fa:	86 17       	cp	r24, r22
    18fc:	97 07       	cpc	r25, r23
    18fe:	78 f4       	brcc	.+30     	; 0x191e <_Z19destination_reachedv+0x62>
	{
		// Approaching upward:
		if (PotSample[1] > Destination.position) {
    1900:	6c 17       	cp	r22, r28
    1902:	7d 07       	cpc	r23, r29
    1904:	20 f4       	brcc	.+8      	; 0x190e <_Z19destination_reachedv+0x52>
			previous_state = 2;
    1906:	82 e0       	ldi	r24, 0x02	; 2
    1908:	80 93 5b 02 	sts	0x025B, r24
			return 2;		// reached upwardly
    190c:	01 c0       	rjmp	.+2      	; 0x1910 <_Z19destination_reachedv+0x54>
		if ( PotSample[1] < Destination.position ) {
			previous_state = 3;
			return 3;		// reached downwardly
		}
	}
	return 0;	// Keep going!
    190e:	80 e0       	ldi	r24, 0x00	; 0
}
    1910:	df 91       	pop	r29
    1912:	cf 91       	pop	r28
    1914:	1f 91       	pop	r17
    1916:	0f 91       	pop	r16
    1918:	ff 90       	pop	r15
    191a:	ef 90       	pop	r14
    191c:	08 95       	ret
			return 2;		// reached upwardly
		} 
	}
	else 
	{	// Approaching downward:
		if ( PotSample[1] < Destination.position ) {
    191e:	c6 17       	cp	r28, r22
    1920:	d7 07       	cpc	r29, r23
    1922:	a8 f7       	brcc	.-22     	; 0x190e <_Z19destination_reachedv+0x52>
			previous_state = 3;
    1924:	83 e0       	ldi	r24, 0x03	; 3
    1926:	80 93 5b 02 	sts	0x025B, r24
			return 3;		// reached downwardly
    192a:	f2 cf       	rjmp	.-28     	; 0x1910 <_Z19destination_reachedv+0x54>
{
	static byte previous_state=0;	
	if (Destination.continuous)	return 0;

	if (Destination.position == PotSample[1])
		return 1;
    192c:	81 e0       	ldi	r24, 0x01	; 1
			previous_state = 3;
			return 3;		// reached downwardly
		}
	}
	return 0;	// Keep going!
}
    192e:	df 91       	pop	r29
    1930:	cf 91       	pop	r28
    1932:	1f 91       	pop	r17
    1934:	0f 91       	pop	r16
    1936:	ff 90       	pop	r15
    1938:	ef 90       	pop	r14
    193a:	08 95       	ret
	if (Destination.position == PotSample[1])
		return 1;

	if (previous_state==2)
	{
		word hysteresis = Destination.position - (0.1*Destination.position);
    193c:	80 e0       	ldi	r24, 0x00	; 0
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    1944:	7b 01       	movw	r14, r22
    1946:	8c 01       	movw	r16, r24
    1948:	2d ec       	ldi	r18, 0xCD	; 205
    194a:	3c ec       	ldi	r19, 0xCC	; 204
    194c:	4c ec       	ldi	r20, 0xCC	; 204
    194e:	5d e3       	ldi	r21, 0x3D	; 61
    1950:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    1954:	9b 01       	movw	r18, r22
    1956:	ac 01       	movw	r20, r24
    1958:	c8 01       	movw	r24, r16
    195a:	b7 01       	movw	r22, r14
    195c:	0e 94 25 1e 	call	0x3c4a	; 0x3c4a <__subsf3>
    1960:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>
		if (PotSample[1] < hysteresis) {
    1964:	c6 17       	cp	r28, r22
    1966:	d7 07       	cpc	r29, r23
    1968:	c8 f0       	brcs	.+50     	; 0x199c <_Z19destination_reachedv+0xe0>
    196a:	82 e0       	ldi	r24, 0x02	; 2
    196c:	d1 cf       	rjmp	.-94     	; 0x1910 <_Z19destination_reachedv+0x54>
		else return previous_state;		
	}

	if (previous_state==3)
	{
		word hysteresis = Destination.position + (0.1*Destination.position);
    196e:	80 e0       	ldi	r24, 0x00	; 0
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    1976:	7b 01       	movw	r14, r22
    1978:	8c 01       	movw	r16, r24
    197a:	2d ec       	ldi	r18, 0xCD	; 205
    197c:	3c ec       	ldi	r19, 0xCC	; 204
    197e:	4c ec       	ldi	r20, 0xCC	; 204
    1980:	5d e3       	ldi	r21, 0x3D	; 61
    1982:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    1986:	9b 01       	movw	r18, r22
    1988:	ac 01       	movw	r20, r24
    198a:	c8 01       	movw	r24, r16
    198c:	b7 01       	movw	r22, r14
    198e:	0e 94 f8 1d 	call	0x3bf0	; 0x3bf0 <__addsf3>
    1992:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>
		if (PotSample[1] > hysteresis) {
    1996:	6c 17       	cp	r22, r28
    1998:	7d 07       	cpc	r23, r29
    199a:	50 f4       	brcc	.+20     	; 0x19b0 <_Z19destination_reachedv+0xf4>
			previous_state = 0;
    199c:	10 92 5b 02 	sts	0x025B, r1
			return 0;
    19a0:	80 e0       	ldi	r24, 0x00	; 0
			previous_state = 3;
			return 3;		// reached downwardly
		}
	}
	return 0;	// Keep going!
}
    19a2:	df 91       	pop	r29
    19a4:	cf 91       	pop	r28
    19a6:	1f 91       	pop	r17
    19a8:	0f 91       	pop	r16
    19aa:	ff 90       	pop	r15
    19ac:	ef 90       	pop	r14
    19ae:	08 95       	ret
	}

	if (previous_state==3)
	{
		word hysteresis = Destination.position + (0.1*Destination.position);
		if (PotSample[1] > hysteresis) {
    19b0:	83 e0       	ldi	r24, 0x03	; 3
    19b2:	ae cf       	rjmp	.-164    	; 0x1910 <_Z19destination_reachedv+0x54>

000019b4 <__vector_22>:
byte prev_q2 = 0;		// Holds the previous sample of the Q1 quadrature input.
byte prev_direction = CW;

// This covers PCint pins[7:0]
ISR ( PCINT0_vect )
{
    19b4:	1f 92       	push	r1
    19b6:	0f 92       	push	r0
    19b8:	0f b6       	in	r0, 0x3f	; 63
    19ba:	0f 92       	push	r0
    19bc:	11 24       	eor	r1, r1
    19be:	8f 93       	push	r24
    19c0:	9f 93       	push	r25
	byte reg = PINB;		// PortB In
    19c2:	93 b1       	in	r25, 0x03	; 3
	byte q2 = (reg & (1<<ENCODER_Q2));
	byte Direction = CW;
	
	// Decode Direction & Count!		
	// Determine direction by the value of Q2 when Q1 transitions high.
	if ((prev_q1==0) && (q1>0))		// Low to High
    19c4:	80 91 6d 02 	lds	r24, 0x026D
    19c8:	88 23       	and	r24, r24
    19ca:	69 f4       	brne	.+26     	; 0x19e6 <__vector_22+0x32>
    19cc:	93 ff       	sbrs	r25, 3
    19ce:	0b c0       	rjmp	.+22     	; 0x19e6 <__vector_22+0x32>
	{
		if (q2==1) Direction = CW;
		if (q2==0) Direction = CCW;
    19d0:	94 fd       	sbrc	r25, 4
    19d2:	10 c0       	rjmp	.+32     	; 0x19f4 <__vector_22+0x40>
		if (Direction == CW)
			EncoderCount++;		// never reset.  Holds _THE_ count from min stop.
		else 
			EncoderCount--;
    19d4:	80 91 5f 02 	lds	r24, 0x025F
    19d8:	90 91 60 02 	lds	r25, 0x0260
    19dc:	01 97       	sbiw	r24, 0x01	; 1
    19de:	90 93 60 02 	sts	0x0260, r25
    19e2:	80 93 5f 02 	sts	0x025F, r24
	}
	
	// PCIF flag is automatically cleared by entering this routine!
}
    19e6:	9f 91       	pop	r25
    19e8:	8f 91       	pop	r24
    19ea:	0f 90       	pop	r0
    19ec:	0f be       	out	0x3f, r0	; 63
    19ee:	0f 90       	pop	r0
    19f0:	1f 90       	pop	r1
    19f2:	18 95       	reti
	if ((prev_q1==0) && (q1>0))		// Low to High
	{
		if (q2==1) Direction = CW;
		if (q2==0) Direction = CCW;
		if (Direction == CW)
			EncoderCount++;		// never reset.  Holds _THE_ count from min stop.
    19f4:	80 91 5f 02 	lds	r24, 0x025F
    19f8:	90 91 60 02 	lds	r25, 0x0260
    19fc:	01 96       	adiw	r24, 0x01	; 1
    19fe:	90 93 60 02 	sts	0x0260, r25
    1a02:	80 93 5f 02 	sts	0x025F, r24
		else 
			EncoderCount--;
	}
	
	// PCIF flag is automatically cleared by entering this routine!
}
    1a06:	9f 91       	pop	r25
    1a08:	8f 91       	pop	r24
    1a0a:	0f 90       	pop	r0
    1a0c:	0f be       	out	0x3f, r0	; 63
    1a0e:	0f 90       	pop	r0
    1a10:	1f 90       	pop	r1
    1a12:	18 95       	reti

00001a14 <_Z12encoder_initv>:

void encoder_init()
{
	// SET INPUTS:
	ENCODER_DDR |= ENCODER_DDR_INPUT_MASK;		// see pin_definitions.h
    1a14:	84 b1       	in	r24, 0x04	; 4
    1a16:	8c 61       	ori	r24, 0x1C	; 28
    1a18:	84 b9       	out	0x04, r24	; 4

	// Enable Interrupts on Rising Edges:
	PCMSK0 |= ((1<<ENCODER_Q1) | (1<<ENCODER_Q2));	  // | (1<<ENCODER_INDEX);
    1a1a:	ea e6       	ldi	r30, 0x6A	; 106
    1a1c:	f0 e0       	ldi	r31, 0x00	; 0
    1a1e:	80 81       	ld	r24, Z
    1a20:	88 61       	ori	r24, 0x18	; 24
    1a22:	80 83       	st	Z, r24
	PCICR  |= 0x01;     //PCIE0;
    1a24:	e8 e6       	ldi	r30, 0x68	; 104
    1a26:	f0 e0       	ldi	r31, 0x00	; 0
    1a28:	80 81       	ld	r24, Z
    1a2a:	81 60       	ori	r24, 0x01	; 1
    1a2c:	80 83       	st	Z, r24
	
	// Think these are for the non-maskable INT0,INT1,INT2,INT3.
	// Anyway they are totally different pins!
	//EIMSK |= 0x01;		//INT0
	//EICRA |= 0x03;		// Rising edges.
}
    1a2e:	08 95       	ret

00001a30 <_Z15encoder_disablev>:

void encoder_disable()
{
	// Enable Interrupts on Rising Edges: 
	PCMSK0 &= ~((1<<ENCODER_Q1) | (1<<ENCODER_Q2));		// zero the bits.	
    1a30:	ea e6       	ldi	r30, 0x6A	; 106
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	87 7e       	andi	r24, 0xE7	; 231
    1a38:	80 83       	st	Z, r24
	PCICR  |= 0x01;     //PCIE0;		
    1a3a:	e8 e6       	ldi	r30, 0x68	; 104
    1a3c:	f0 e0       	ldi	r31, 0x00	; 0
    1a3e:	80 81       	ld	r24, Z
    1a40:	81 60       	ori	r24, 0x01	; 1
    1a42:	80 83       	st	Z, r24
}
    1a44:	08 95       	ret

00001a46 <_Z17encoder_timeslicev>:

/* Call every ~20ms ==> 50hz */
// Counts per Second : 
void encoder_timeslice()
{	
    1a46:	ef 92       	push	r14
    1a48:	ff 92       	push	r15
    1a4a:	0f 93       	push	r16
    1a4c:	1f 93       	push	r17
    1a4e:	cf 93       	push	r28
    1a50:	df 93       	push	r29
	EncoderSpeed 		= (EncoderCount - EncoderCountPrev) * 50;		// for 10ms task : *100
    1a52:	c0 91 5f 02 	lds	r28, 0x025F
    1a56:	d0 91 60 02 	lds	r29, 0x0260
    1a5a:	80 91 5d 02 	lds	r24, 0x025D
    1a5e:	90 91 5e 02 	lds	r25, 0x025E
    1a62:	9e 01       	movw	r18, r28
    1a64:	28 1b       	sub	r18, r24
    1a66:	39 0b       	sbc	r19, r25
    1a68:	82 e3       	ldi	r24, 0x32	; 50
    1a6a:	90 e0       	ldi	r25, 0x00	; 0
    1a6c:	28 9f       	mul	r18, r24
    1a6e:	b0 01       	movw	r22, r0
    1a70:	29 9f       	mul	r18, r25
    1a72:	70 0d       	add	r23, r0
    1a74:	38 9f       	mul	r19, r24
    1a76:	70 0d       	add	r23, r0
    1a78:	11 24       	eor	r1, r1
    1a7a:	80 e0       	ldi	r24, 0x00	; 0
    1a7c:	90 e0       	ldi	r25, 0x00	; 0
    1a7e:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    1a82:	7b 01       	movw	r14, r22
    1a84:	8c 01       	movw	r16, r24
    1a86:	60 93 61 02 	sts	0x0261, r22
    1a8a:	70 93 62 02 	sts	0x0262, r23
    1a8e:	80 93 63 02 	sts	0x0263, r24
    1a92:	90 93 64 02 	sts	0x0264, r25
	EncoderAcceleration = (EncoderSpeed - EncoderSpeedPrev) * 50;		// counts per second per second
    1a96:	20 91 65 02 	lds	r18, 0x0265
    1a9a:	30 91 66 02 	lds	r19, 0x0266
    1a9e:	40 91 67 02 	lds	r20, 0x0267
    1aa2:	50 91 68 02 	lds	r21, 0x0268
    1aa6:	0e 94 25 1e 	call	0x3c4a	; 0x3c4a <__subsf3>
    1aaa:	20 e0       	ldi	r18, 0x00	; 0
    1aac:	30 e0       	ldi	r19, 0x00	; 0
    1aae:	48 e4       	ldi	r20, 0x48	; 72
    1ab0:	52 e4       	ldi	r21, 0x42	; 66
    1ab2:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    1ab6:	60 93 69 02 	sts	0x0269, r22
    1aba:	70 93 6a 02 	sts	0x026A, r23
    1abe:	80 93 6b 02 	sts	0x026B, r24
    1ac2:	90 93 6c 02 	sts	0x026C, r25
	
	EncoderCountPrev = EncoderCount;
    1ac6:	d0 93 5e 02 	sts	0x025E, r29
    1aca:	c0 93 5d 02 	sts	0x025D, r28
	EncoderSpeedPrev = EncoderSpeed;
    1ace:	e0 92 65 02 	sts	0x0265, r14
    1ad2:	f0 92 66 02 	sts	0x0266, r15
    1ad6:	00 93 67 02 	sts	0x0267, r16
    1ada:	10 93 68 02 	sts	0x0268, r17
}
    1ade:	df 91       	pop	r29
    1ae0:	cf 91       	pop	r28
    1ae2:	1f 91       	pop	r17
    1ae4:	0f 91       	pop	r16
    1ae6:	ff 90       	pop	r15
    1ae8:	ef 90       	pop	r14
    1aea:	08 95       	ret

00001aec <_Z17get_encoder_anglev>:
long int  get_encoder_angle()
{
	// Need to fix!  Verify stops are at least word size.  
	//return convert_to_angle( EncoderCount );
	return 0;
}
    1aec:	60 e0       	ldi	r22, 0x00	; 0
    1aee:	70 e0       	ldi	r23, 0x00	; 0
    1af0:	cb 01       	movw	r24, r22
    1af2:	08 95       	ret

00001af4 <_Z11OS_Dispatchv>:
{	
	if ((OS_Event_TIC_Counter % 5) == 0)	// 5ms tasks
	{
		//FS_Timeslice();
	}
	if ((OS_Event_TIC_Counter % 10) == 0) 	// 10ms tasks
    1af4:	20 91 3a 03 	lds	r18, 0x033A
    1af8:	30 91 3b 03 	lds	r19, 0x033B
    1afc:	c9 01       	movw	r24, r18
    1afe:	6a e0       	ldi	r22, 0x0A	; 10
    1b00:	70 e0       	ldi	r23, 0x00	; 0
    1b02:	0e 94 b5 23 	call	0x476a	; 0x476a <__divmodhi4>
    1b06:	00 97       	sbiw	r24, 0x00	; 0
    1b08:	21 f1       	breq	.+72     	; 0x1b52 <_Z11OS_Dispatchv+0x5e>
	{		
		motor_timeslice_10ms();		
	}
	if ((OS_Event_TIC_Counter % 20) == 0)	// 20ms tasks
    1b0a:	c9 01       	movw	r24, r18
    1b0c:	64 e1       	ldi	r22, 0x14	; 20
    1b0e:	70 e0       	ldi	r23, 0x00	; 0
    1b10:	0e 94 b5 23 	call	0x476a	; 0x476a <__divmodhi4>
    1b14:	00 97       	sbiw	r24, 0x00	; 0
    1b16:	21 f4       	brne	.+8      	; 0x1b20 <_Z11OS_Dispatchv+0x2c>
    1b18:	80 91 40 03 	lds	r24, 0x0340
	{	
		if (isConfigured(MODE_USE_ENCODER))
    1b1c:	80 fd       	sbrc	r24, 0
    1b1e:	20 c0       	rjmp	.+64     	; 0x1b60 <_Z11OS_Dispatchv+0x6c>
			encoder_timeslice();
	}
	if ((OS_Event_TIC_Counter % 50) == 0)	// 50ms tasks
	{
	}
	if ((OS_Event_TIC_Counter % 100) == 0)	// 100ms tasks
    1b20:	c9 01       	movw	r24, r18
    1b22:	64 e6       	ldi	r22, 0x64	; 100
    1b24:	70 e0       	ldi	r23, 0x00	; 0
    1b26:	0e 94 b5 23 	call	0x476a	; 0x476a <__divmodhi4>
    1b2a:	00 97       	sbiw	r24, 0x00	; 0
    1b2c:	61 f4       	brne	.+24     	; 0x1b46 <_Z11OS_Dispatchv+0x52>
	{
		if (t) {
    1b2e:	80 91 70 02 	lds	r24, 0x0270
    1b32:	90 91 71 02 	lds	r25, 0x0271
    1b36:	00 97       	sbiw	r24, 0x00	; 0
    1b38:	39 f4       	brne	.+14     	; 0x1b48 <_Z11OS_Dispatchv+0x54>
			//led_on(3);
			//RESET_LED_4();
			t = 0;
		} else {
			//led_off(3);
			t = 1;
    1b3a:	81 e0       	ldi	r24, 0x01	; 1
    1b3c:	90 e0       	ldi	r25, 0x00	; 0
    1b3e:	90 93 71 02 	sts	0x0271, r25
    1b42:	80 93 70 02 	sts	0x0270, r24
    1b46:	08 95       	ret
	if ((OS_Event_TIC_Counter % 100) == 0)	// 100ms tasks
	{
		if (t) {
			//led_on(3);
			//RESET_LED_4();
			t = 0;
    1b48:	10 92 71 02 	sts	0x0271, r1
    1b4c:	10 92 70 02 	sts	0x0270, r1
    1b50:	08 95       	ret
	{
		//FS_Timeslice();
	}
	if ((OS_Event_TIC_Counter % 10) == 0) 	// 10ms tasks
	{		
		motor_timeslice_10ms();		
    1b52:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <_Z20motor_timeslice_10msv>
    1b56:	20 91 3a 03 	lds	r18, 0x033A
    1b5a:	30 91 3b 03 	lds	r19, 0x033B
    1b5e:	d5 cf       	rjmp	.-86     	; 0x1b0a <_Z11OS_Dispatchv+0x16>
	}
	if ((OS_Event_TIC_Counter % 20) == 0)	// 20ms tasks
	{	
		if (isConfigured(MODE_USE_ENCODER))
			encoder_timeslice();
    1b60:	0e 94 23 0d 	call	0x1a46	; 0x1a46 <_Z17encoder_timeslicev>
    1b64:	20 91 3a 03 	lds	r18, 0x033A
    1b68:	30 91 3b 03 	lds	r19, 0x033B
    1b6c:	d9 cf       	rjmp	.-78     	; 0x1b20 <_Z11OS_Dispatchv+0x2c>

00001b6e <__vector_27>:
byte next_channel = 0;
byte sample_counter = 0;
#define NUM_AVGS 10

ISR ( ADC_vect )
{
    1b6e:	1f 92       	push	r1
    1b70:	0f 92       	push	r0
    1b72:	0f b6       	in	r0, 0x3f	; 63
    1b74:	0f 92       	push	r0
    1b76:	11 24       	eor	r1, r1
    1b78:	ef 92       	push	r14
    1b7a:	ff 92       	push	r15
    1b7c:	0f 93       	push	r16
    1b7e:	1f 93       	push	r17
    1b80:	2f 93       	push	r18
    1b82:	3f 93       	push	r19
    1b84:	4f 93       	push	r20
    1b86:	5f 93       	push	r21
    1b88:	6f 93       	push	r22
    1b8a:	7f 93       	push	r23
    1b8c:	8f 93       	push	r24
    1b8e:	9f 93       	push	r25
    1b90:	af 93       	push	r26
    1b92:	bf 93       	push	r27
    1b94:	cf 93       	push	r28
    1b96:	df 93       	push	r29
    1b98:	ef 93       	push	r30
    1b9a:	ff 93       	push	r31
	if (sample_counter++ > NUM_AVGS) {
    1b9c:	80 91 83 02 	lds	r24, 0x0283
    1ba0:	98 2f       	mov	r25, r24
    1ba2:	9f 5f       	subi	r25, 0xFF	; 255
    1ba4:	90 93 83 02 	sts	0x0283, r25
    1ba8:	8b 30       	cpi	r24, 0x0B	; 11
    1baa:	10 f0       	brcs	.+4      	; 0x1bb0 <__vector_27+0x42>
		sample_counter=0;
    1bac:	10 92 83 02 	sts	0x0283, r1
	}
	word result = ADCL;
    1bb0:	80 91 78 00 	lds	r24, 0x0078
	result      += (ADCH<<8);
    1bb4:	90 91 79 00 	lds	r25, 0x0079
    1bb8:	d9 2f       	mov	r29, r25
    1bba:	90 e0       	ldi	r25, 0x00	; 0
    1bbc:	c9 2f       	mov	r28, r25
    1bbe:	c8 0f       	add	r28, r24
    1bc0:	d1 1d       	adc	r29, r1
	switch(next_channel)				// Round Robin style measurements
    1bc2:	80 91 82 02 	lds	r24, 0x0282
    1bc6:	81 30       	cpi	r24, 0x01	; 1
    1bc8:	09 f4       	brne	.+2      	; 0x1bcc <__vector_27+0x5e>
    1bca:	63 c0       	rjmp	.+198    	; 0x1c92 <__vector_27+0x124>
    1bcc:	81 30       	cpi	r24, 0x01	; 1
    1bce:	08 f4       	brcc	.+2      	; 0x1bd2 <__vector_27+0x64>
    1bd0:	50 c0       	rjmp	.+160    	; 0x1c72 <__vector_27+0x104>
    1bd2:	82 30       	cpi	r24, 0x02	; 2
    1bd4:	69 f5       	brne	.+90     	; 0x1c30 <__vector_27+0xc2>
			next_channel = 2;
			ADMUX = CURRSENSE_RIGHT_MUX;	// Select Right Current Read
			ADCSRA |= (1<<ADSC);			// Start conversion
			break;
			
	case 2:	RightCurrentSample = result;	
    1bd6:	d0 93 7d 02 	sts	0x027D, r29
    1bda:	c0 93 7c 02 	sts	0x027C, r28
			RightCurrentSampleAvg = (gamma*RightCurrentSampleAvg) + alpha*((float)RightCurrentSample);
    1bde:	60 91 76 02 	lds	r22, 0x0276
    1be2:	70 91 77 02 	lds	r23, 0x0277
    1be6:	80 91 78 02 	lds	r24, 0x0278
    1bea:	90 91 79 02 	lds	r25, 0x0279
    1bee:	2d ec       	ldi	r18, 0xCD	; 205
    1bf0:	3c ec       	ldi	r19, 0xCC	; 204
    1bf2:	4c e4       	ldi	r20, 0x4C	; 76
    1bf4:	5f e3       	ldi	r21, 0x3F	; 63
    1bf6:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    1bfa:	7b 01       	movw	r14, r22
    1bfc:	8c 01       	movw	r16, r24
    1bfe:	be 01       	movw	r22, r28
    1c00:	80 e0       	ldi	r24, 0x00	; 0
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    1c08:	2d ec       	ldi	r18, 0xCD	; 205
    1c0a:	3c ec       	ldi	r19, 0xCC	; 204
    1c0c:	4c e4       	ldi	r20, 0x4C	; 76
    1c0e:	5e e3       	ldi	r21, 0x3E	; 62
    1c10:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    1c14:	9b 01       	movw	r18, r22
    1c16:	ac 01       	movw	r20, r24
    1c18:	c8 01       	movw	r24, r16
    1c1a:	b7 01       	movw	r22, r14
    1c1c:	0e 94 f8 1d 	call	0x3bf0	; 0x3bf0 <__addsf3>
    1c20:	60 93 76 02 	sts	0x0276, r22
    1c24:	70 93 77 02 	sts	0x0277, r23
    1c28:	80 93 78 02 	sts	0x0278, r24
    1c2c:	90 93 79 02 	sts	0x0279, r25
			ADMUX = POT_MUX;		// Select POT	
			ADCSRA |= (1<<ADSC);	// Start conversion
			break;

	default: 			
			next_channel = 0;
    1c30:	10 92 82 02 	sts	0x0282, r1
			ADMUX = POT_MUX;		// Select POT	
    1c34:	82 e4       	ldi	r24, 0x42	; 66
    1c36:	80 93 7c 00 	sts	0x007C, r24
			ADCSRA |= (1<<ADSC);	// Start conversion
    1c3a:	80 91 7a 00 	lds	r24, 0x007A
    1c3e:	80 64       	ori	r24, 0x40	; 64
    1c40:	80 93 7a 00 	sts	0x007A, r24
			break;
	}
	// Clear IF automatically?	
}
    1c44:	ff 91       	pop	r31
    1c46:	ef 91       	pop	r30
    1c48:	df 91       	pop	r29
    1c4a:	cf 91       	pop	r28
    1c4c:	bf 91       	pop	r27
    1c4e:	af 91       	pop	r26
    1c50:	9f 91       	pop	r25
    1c52:	8f 91       	pop	r24
    1c54:	7f 91       	pop	r23
    1c56:	6f 91       	pop	r22
    1c58:	5f 91       	pop	r21
    1c5a:	4f 91       	pop	r20
    1c5c:	3f 91       	pop	r19
    1c5e:	2f 91       	pop	r18
    1c60:	1f 91       	pop	r17
    1c62:	0f 91       	pop	r16
    1c64:	ff 90       	pop	r15
    1c66:	ef 90       	pop	r14
    1c68:	0f 90       	pop	r0
    1c6a:	0f be       	out	0x3f, r0	; 63
    1c6c:	0f 90       	pop	r0
    1c6e:	1f 90       	pop	r1
    1c70:	18 95       	reti
	}
	word result = ADCL;
	result      += (ADCH<<8);
	switch(next_channel)				// Round Robin style measurements
	{
	case 0:	PotSample[1] = result;
    1c72:	d0 93 81 02 	sts	0x0281, r29
    1c76:	c0 93 80 02 	sts	0x0280, r28
			next_channel = 1;
    1c7a:	81 e0       	ldi	r24, 0x01	; 1
    1c7c:	80 93 82 02 	sts	0x0282, r24
			ADMUX = CURRSENSE_LEFT_MUX;		// Select Left Current Read
    1c80:	88 e4       	ldi	r24, 0x48	; 72
    1c82:	80 93 7c 00 	sts	0x007C, r24
			ADCSRA |= (1<<ADSC);			// Start conversion
    1c86:	80 91 7a 00 	lds	r24, 0x007A
    1c8a:	80 64       	ori	r24, 0x40	; 64
    1c8c:	80 93 7a 00 	sts	0x007A, r24
			break;
    1c90:	d9 cf       	rjmp	.-78     	; 0x1c44 <__vector_27+0xd6>
			
	case 1:	LeftCurrentSample = result;
    1c92:	d0 93 7b 02 	sts	0x027B, r29
    1c96:	c0 93 7a 02 	sts	0x027A, r28
			LeftCurrentSampleAvg = (gamma*LeftCurrentSampleAvg) + alpha*((float)LeftCurrentSample);
    1c9a:	60 91 72 02 	lds	r22, 0x0272
    1c9e:	70 91 73 02 	lds	r23, 0x0273
    1ca2:	80 91 74 02 	lds	r24, 0x0274
    1ca6:	90 91 75 02 	lds	r25, 0x0275
    1caa:	2d ec       	ldi	r18, 0xCD	; 205
    1cac:	3c ec       	ldi	r19, 0xCC	; 204
    1cae:	4c e4       	ldi	r20, 0x4C	; 76
    1cb0:	5f e3       	ldi	r21, 0x3F	; 63
    1cb2:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    1cb6:	7b 01       	movw	r14, r22
    1cb8:	8c 01       	movw	r16, r24
    1cba:	be 01       	movw	r22, r28
    1cbc:	80 e0       	ldi	r24, 0x00	; 0
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    1cc4:	2d ec       	ldi	r18, 0xCD	; 205
    1cc6:	3c ec       	ldi	r19, 0xCC	; 204
    1cc8:	4c e4       	ldi	r20, 0x4C	; 76
    1cca:	5e e3       	ldi	r21, 0x3E	; 62
    1ccc:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    1cd0:	9b 01       	movw	r18, r22
    1cd2:	ac 01       	movw	r20, r24
    1cd4:	c8 01       	movw	r24, r16
    1cd6:	b7 01       	movw	r22, r14
    1cd8:	0e 94 f8 1d 	call	0x3bf0	; 0x3bf0 <__addsf3>
    1cdc:	60 93 72 02 	sts	0x0272, r22
    1ce0:	70 93 73 02 	sts	0x0273, r23
    1ce4:	80 93 74 02 	sts	0x0274, r24
    1ce8:	90 93 75 02 	sts	0x0275, r25
			next_channel = 2;
    1cec:	82 e0       	ldi	r24, 0x02	; 2
    1cee:	80 93 82 02 	sts	0x0282, r24
			ADMUX = CURRSENSE_RIGHT_MUX;	// Select Right Current Read
    1cf2:	89 e4       	ldi	r24, 0x49	; 73
    1cf4:	80 93 7c 00 	sts	0x007C, r24
			ADCSRA |= (1<<ADSC);			// Start conversion
    1cf8:	80 91 7a 00 	lds	r24, 0x007A
    1cfc:	80 64       	ori	r24, 0x40	; 64
    1cfe:	80 93 7a 00 	sts	0x007A, r24
			break;
    1d02:	a0 cf       	rjmp	.-192    	; 0x1c44 <__vector_27+0xd6>

00001d04 <_Z9adc_sleepv>:
***********************************************/
/* To SAVE Power - Shut down the ADC block */
void adc_sleep()
{
	// Clear ADEN bit
	ADCSRA &= ~ADEN;
    1d04:	ea e7       	ldi	r30, 0x7A	; 122
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	88 7f       	andi	r24, 0xF8	; 248
    1d0c:	80 83       	st	Z, r24
}
    1d0e:	08 95       	ret

00001d10 <_Z8adc_initv>:
/* Set up the ADC.  Needed for the current sense and pot	*/
void adc_init()
{	
	// Enable the ADC  (ADEN in ADCSRA)
	byte reg = (1<<ADEN) | (1<<ADIE) | (1<<ADIF) | 0x03;
	ADCSRA = reg;  //0x83; 
    1d10:	8b e9       	ldi	r24, 0x9B	; 155
    1d12:	80 93 7a 00 	sts	0x007A, r24

	//	Digital Input Disable (reduce power consumption)
	//  We are using ADC2, ADC8, ADC9 :
	DIDR0  |= (1<<ADC2D);
    1d16:	ee e7       	ldi	r30, 0x7E	; 126
    1d18:	f0 e0       	ldi	r31, 0x00	; 0
    1d1a:	80 81       	ld	r24, Z
    1d1c:	84 60       	ori	r24, 0x04	; 4
    1d1e:	80 83       	st	Z, r24
	DIDR1  |= ((1<<ADC8D) | (1<<ADC9D));
    1d20:	ef e7       	ldi	r30, 0x7F	; 127
    1d22:	f0 e0       	ldi	r31, 0x00	; 0
    1d24:	80 81       	ld	r24, Z
    1d26:	83 60       	ori	r24, 0x03	; 3
    1d28:	80 83       	st	Z, r24

	// HighSpeed Mode & AREF Enable internal circuitry.
	ADCSRB = (1<<ADHSM) | (1<<AREFEN);
    1d2a:	80 ea       	ldi	r24, 0xA0	; 160
    1d2c:	80 93 7b 00 	sts	0x007B, r24

	// REFSn bits in ADMUX  (external AREF voltage not connected!)	
	// SELECT THE Channel
	ADMUX = POT_MUX;
    1d30:	82 e4       	ldi	r24, 0x42	; 66
    1d32:	80 93 7c 00 	sts	0x007C, r24
}
    1d36:	08 95       	ret

00001d38 <_Z14start_samplingv>:
Return	:	The motor position in degrees * 10
***********************************************/
void start_sampling()
{
	// START ADC CONVERSION:
	ADMUX = POT_MUX;		// Select POT	
    1d38:	82 e4       	ldi	r24, 0x42	; 66
    1d3a:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA |= (1<<ADSC);	// Start conversion
    1d3e:	ea e7       	ldi	r30, 0x7A	; 122
    1d40:	f0 e0       	ldi	r31, 0x00	; 0
    1d42:	80 81       	ld	r24, Z
    1d44:	80 64       	ori	r24, 0x40	; 64
    1d46:	80 83       	st	Z, r24

	// AUTO TRIGGERING MODE (not using)
	// ADCSRA |= ADATE;
}
    1d48:	08 95       	ret

00001d4a <_Z36calc_load_current_from_sense_currentt>:
float Ioffset = 0.0;

float calc_load_current_from_sense_current( word mIsense )
{
	// ILoad = dK_ilis(Isense - Ioffset)
	return dK * (mIsense - Ioffset);	
    1d4a:	bc 01       	movw	r22, r24
    1d4c:	80 e0       	ldi	r24, 0x00	; 0
    1d4e:	90 e0       	ldi	r25, 0x00	; 0
    1d50:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    1d54:	20 91 84 02 	lds	r18, 0x0284
    1d58:	30 91 85 02 	lds	r19, 0x0285
    1d5c:	40 91 86 02 	lds	r20, 0x0286
    1d60:	50 91 87 02 	lds	r21, 0x0287
    1d64:	0e 94 25 1e 	call	0x3c4a	; 0x3c4a <__subsf3>
    1d68:	20 91 07 01 	lds	r18, 0x0107
    1d6c:	30 91 08 01 	lds	r19, 0x0108
    1d70:	40 91 09 01 	lds	r20, 0x0109
    1d74:	50 91 0a 01 	lds	r21, 0x010A
    1d78:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
}
    1d7c:	08 95       	ret

00001d7e <_Z15convert_to_ampst>:
void convert_to_amps( word mAmps )
{
	
}
    1d7e:	08 95       	ret

00001d80 <_Z17read_current_leftv>:
	on to calculate load current.
***********************************************/
word read_current_left()
{	
	// SELECT AND START CONVERSION:
	ADMUX  = CURRSENSE_LEFT_MUX;
    1d80:	88 e4       	ldi	r24, 0x48	; 72
    1d82:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA |= (1<<ADSC);				// Start Conversion
    1d86:	80 91 7a 00 	lds	r24, 0x007A
    1d8a:	80 64       	ori	r24, 0x40	; 64
    1d8c:	80 93 7a 00 	sts	0x007A, r24

	// WAIT FOR RESULT:
	while ( (ADCSRA & (1<<ADSC)) > 0) {};
    1d90:	80 91 7a 00 	lds	r24, 0x007A
    1d94:	86 fd       	sbrc	r24, 6
    1d96:	fc cf       	rjmp	.-8      	; 0x1d90 <_Z17read_current_leftv+0x10>
	
	// PICK UP RESULT:
	word result = ADCL;
    1d98:	80 91 78 00 	lds	r24, 0x0078
	result += (ADCH<<8);
    1d9c:	90 91 79 00 	lds	r25, 0x0079
    1da0:	39 2f       	mov	r19, r25
    1da2:	20 e0       	ldi	r18, 0x00	; 0
    1da4:	28 0f       	add	r18, r24
    1da6:	31 1d       	adc	r19, r1
	LeftCurrentSample = result;
    1da8:	30 93 7b 02 	sts	0x027B, r19
    1dac:	20 93 7a 02 	sts	0x027A, r18
	return result;
}
    1db0:	c9 01       	movw	r24, r18
    1db2:	08 95       	ret

00001db4 <_Z18read_current_rightv>:
Return	:	The motor position in degrees * 10
***********************************************/
word read_current_right()
{
	// SELECT AND START CONVERSION:
	ADMUX = CURRSENSE_RIGHT_MUX;
    1db4:	89 e4       	ldi	r24, 0x49	; 73
    1db6:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA |= (1<<ADSC);				// Start Conversion
    1dba:	80 91 7a 00 	lds	r24, 0x007A
    1dbe:	80 64       	ori	r24, 0x40	; 64
    1dc0:	80 93 7a 00 	sts	0x007A, r24

	// WAIT FOR RESULT:
	while ( (ADCSRA & (1<<ADSC)) > 0) {};
    1dc4:	80 91 7a 00 	lds	r24, 0x007A
    1dc8:	86 fd       	sbrc	r24, 6
    1dca:	fc cf       	rjmp	.-8      	; 0x1dc4 <_Z18read_current_rightv+0x10>
	
	// PICK UP RESULT:
	word result = ADCL;
    1dcc:	80 91 78 00 	lds	r24, 0x0078
	result      += (ADCH<<8);
    1dd0:	90 91 79 00 	lds	r25, 0x0079
    1dd4:	39 2f       	mov	r19, r25
    1dd6:	20 e0       	ldi	r18, 0x00	; 0
    1dd8:	28 0f       	add	r18, r24
    1dda:	31 1d       	adc	r19, r1
	RightCurrentSample = result;		
    1ddc:	30 93 7d 02 	sts	0x027D, r19
    1de0:	20 93 7c 02 	sts	0x027C, r18
	return result;
}
    1de4:	c9 01       	movw	r24, r18
    1de6:	08 95       	ret

00001de8 <_Z15set_rx_callbackPFvP4sCANE>:
DESCRIPTION:  CAN ISR will call the function sent here on a Receive interrupt
			which is not handled by the can_board_msg.c system message handler
******************************************************************************/
void set_rx_callback( void (*mCallback)(struct sCAN*) )
{
	rx_call_back = mCallback;
    1de8:	90 93 c0 02 	sts	0x02C0, r25
    1dec:	80 93 bf 02 	sts	0x02BF, r24
}
    1df0:	08 95       	ret

00001df2 <_Z15set_tx_callbackPFvvE>:
DESCRIPTION:  CAN ISR will call the function sent here on a Transmit interrupt
			which is not handled by the can_board_msg.c system message handler
*****************************************************************************/
void set_tx_callback( void (*mCallback)() )
{
	tx_call_back = mCallback;
    1df2:	90 93 c2 02 	sts	0x02C2, r25
    1df6:	80 93 c1 02 	sts	0x02C1, r24
}
    1dfa:	08 95       	ret

00001dfc <_Z26can_add_instance_to_filterht>:
* This requires that the instance matches this module's MyInstance
   before the message is accepted.  After doing this, the software check 
   is not required for that MOb.
*****************************************************************************/
void can_add_instance_to_filter( byte mMOb_Number, word mInstance )
{
    1dfc:	cf 93       	push	r28
    1dfe:	df 93       	push	r29
	int8_t savecanpage;
	savecanpage = CANPAGE;         		// Save current MOB
    1e00:	ed ee       	ldi	r30, 0xED	; 237
    1e02:	f0 e0       	ldi	r31, 0x00	; 0
    1e04:	20 81       	ld	r18, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1e06:	82 95       	swap	r24
    1e08:	80 7f       	andi	r24, 0xF0	; 240
    1e0a:	80 83       	st	Z, r24

	byte idt3 = (CANIDT3 & 0xF8) | ((mInstance & 0xE0)>>5);
    1e0c:	c1 ef       	ldi	r28, 0xF1	; 241
    1e0e:	d0 e0       	ldi	r29, 0x00	; 0
    1e10:	38 81       	ld	r19, Y
    1e12:	cb 01       	movw	r24, r22
    1e14:	80 7e       	andi	r24, 0xE0	; 224
    1e16:	90 70       	andi	r25, 0x00	; 0
    1e18:	96 95       	lsr	r25
    1e1a:	87 95       	ror	r24
    1e1c:	92 95       	swap	r25
    1e1e:	82 95       	swap	r24
    1e20:	8f 70       	andi	r24, 0x0F	; 15
    1e22:	89 27       	eor	r24, r25
    1e24:	9f 70       	andi	r25, 0x0F	; 15
    1e26:	89 27       	eor	r24, r25
    1e28:	38 7f       	andi	r19, 0xF8	; 248
    1e2a:	38 2b       	or	r19, r24
	byte idt4 = ((mInstance<<3)  | (CANIDT4 & 0x07));
    1e2c:	a0 ef       	ldi	r26, 0xF0	; 240
    1e2e:	b0 e0       	ldi	r27, 0x00	; 0
    1e30:	8c 91       	ld	r24, X
    1e32:	66 0f       	add	r22, r22
    1e34:	66 0f       	add	r22, r22
    1e36:	66 0f       	add	r22, r22
    1e38:	87 70       	andi	r24, 0x07	; 7
    1e3a:	68 2b       	or	r22, r24

	CANIDT3 = idt3;
    1e3c:	38 83       	st	Y, r19
	CANIDT4 = idt4;	
    1e3e:	6c 93       	st	X, r22
	CANIDM3 |= 0x07;
    1e40:	a5 ef       	ldi	r26, 0xF5	; 245
    1e42:	b0 e0       	ldi	r27, 0x00	; 0
    1e44:	8c 91       	ld	r24, X
    1e46:	87 60       	ori	r24, 0x07	; 7
    1e48:	8c 93       	st	X, r24
	CANIDM4 |= 0xF8;	
    1e4a:	a4 ef       	ldi	r26, 0xF4	; 244
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	8c 91       	ld	r24, X
    1e50:	88 6f       	ori	r24, 0xF8	; 248
    1e52:	8c 93       	st	X, r24
	CANPAGE = savecanpage;
    1e54:	20 83       	st	Z, r18
}
    1e56:	df 91       	pop	r29
    1e58:	cf 91       	pop	r28
    1e5a:	08 95       	ret

00001e5c <_Z31can_remove_instance_from_filterh>:
  and all Instances. Use this for broadcast messages (intended for all receivers)
*****************************************************************************/
void can_remove_instance_from_filter( byte mMOb_Number )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;					// Save current MOB
    1e5c:	ed ee       	ldi	r30, 0xED	; 237
    1e5e:	f0 e0       	ldi	r31, 0x00	; 0
    1e60:	90 81       	ld	r25, Z
	CANPAGE  = ( mMOb_Number << MOBNB0 );	
    1e62:	82 95       	swap	r24
    1e64:	80 7f       	andi	r24, 0xF0	; 240
    1e66:	80 83       	st	Z, r24
	CANIDM3 &= 0xF8;
    1e68:	a5 ef       	ldi	r26, 0xF5	; 245
    1e6a:	b0 e0       	ldi	r27, 0x00	; 0
    1e6c:	8c 91       	ld	r24, X
    1e6e:	88 7f       	andi	r24, 0xF8	; 248
    1e70:	8c 93       	st	X, r24
	CANIDM4 &= 0x07;
    1e72:	a4 ef       	ldi	r26, 0xF4	; 244
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	8c 91       	ld	r24, X
    1e78:	87 70       	andi	r24, 0x07	; 7
    1e7a:	8c 93       	st	X, r24
	CANPAGE = savecanpage;
    1e7c:	90 83       	st	Z, r25
}
    1e7e:	08 95       	ret

00001e80 <_Z10can_set_idh6idType>:
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
void can_set_id( byte mMOb_Number, tID id )
{
    1e80:	25 2f       	mov	r18, r21
    1e82:	36 2f       	mov	r19, r22
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    1e84:	ed ee       	ldi	r30, 0xED	; 237
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	50 81       	ld	r21, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1e8a:	82 95       	swap	r24
    1e8c:	80 7f       	andi	r24, 0xF0	; 240
    1e8e:	80 83       	st	Z, r24
	
	// Set CAN id
	// Block (5 bits) & Upper 3 of ID
	byte idt1 = ((id.group.block & 0x1F)<<3) | ((id.group.id & 0xE000)>>13);
    1e90:	86 2f       	mov	r24, r22
    1e92:	82 95       	swap	r24
    1e94:	86 95       	lsr	r24
    1e96:	87 70       	andi	r24, 0x07	; 7
    1e98:	44 0f       	add	r20, r20
    1e9a:	44 0f       	add	r20, r20
    1e9c:	44 0f       	add	r20, r20
    1e9e:	48 2b       	or	r20, r24
	byte idt2 = ((id.group.id & 0x1FE0)>>5);
    1ea0:	c9 01       	movw	r24, r18
    1ea2:	80 7e       	andi	r24, 0xE0	; 224
    1ea4:	9f 71       	andi	r25, 0x1F	; 31
    1ea6:	96 95       	lsr	r25
    1ea8:	87 95       	ror	r24
    1eaa:	92 95       	swap	r25
    1eac:	82 95       	swap	r24
    1eae:	8f 70       	andi	r24, 0x0F	; 15
    1eb0:	89 27       	eor	r24, r25
    1eb2:	9f 70       	andi	r25, 0x0F	; 15
    1eb4:	89 27       	eor	r24, r25
	byte idt3 = ((id.group.id & 0x001F)<<3)  | ((id.group.instance & 0xE0)>>5);
    1eb6:	22 0f       	add	r18, r18
    1eb8:	22 0f       	add	r18, r18
    1eba:	22 0f       	add	r18, r18
    1ebc:	37 2f       	mov	r19, r23
    1ebe:	32 95       	swap	r19
    1ec0:	36 95       	lsr	r19
    1ec2:	37 70       	andi	r19, 0x07	; 7
    1ec4:	23 2b       	or	r18, r19
	byte idt4 =  (id.group.instance<<3) | 0x00;		// RTR bits
    1ec6:	77 0f       	add	r23, r23
    1ec8:	77 0f       	add	r23, r23
    1eca:	77 0f       	add	r23, r23
	CANIDT1 = idt1;
    1ecc:	40 93 f3 00 	sts	0x00F3, r20
	CANIDT2 = idt2;
    1ed0:	80 93 f2 00 	sts	0x00F2, r24
	CANIDT3 = idt3;
    1ed4:	20 93 f1 00 	sts	0x00F1, r18
	CANIDT4 = idt4;
    1ed8:	70 93 f0 00 	sts	0x00F0, r23
	CANPAGE = savecanpage;
    1edc:	50 83       	st	Z, r21
}
    1ede:	08 95       	ret

00001ee0 <_Z20can_add_id_to_filterhtt>:
		mID_mask	- Mask of which bits in the ID portion of the tID are important
		mID_tag		- Tag (value) of the ID bits which must be matched.
* This is done independent of the instance filtering.  
*****************************************************************************/
void can_add_id_to_filter( byte mMOb_Number, word mID_mask, word mID_tag )
{
    1ee0:	ff 92       	push	r15
    1ee2:	0f 93       	push	r16
    1ee4:	1f 93       	push	r17
    1ee6:	cf 93       	push	r28
    1ee8:	df 93       	push	r29
    1eea:	f8 2e       	mov	r15, r24
    1eec:	8b 01       	movw	r16, r22
    1eee:	ca 01       	movw	r24, r20
	tID id   = create_CAN_eid( mID_tag,  0 );
    1ef0:	60 e0       	ldi	r22, 0x00	; 0
    1ef2:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    1ef6:	c7 2f       	mov	r28, r23
    1ef8:	d8 2f       	mov	r29, r24
	tID mask = create_CAN_eid( mID_mask, 0 );
    1efa:	c8 01       	movw	r24, r16
    1efc:	60 e0       	ldi	r22, 0x00	; 0
    1efe:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    1f02:	27 2f       	mov	r18, r23
    1f04:	38 2f       	mov	r19, r24

	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    1f06:	ed ee       	ldi	r30, 0xED	; 237
    1f08:	f0 e0       	ldi	r31, 0x00	; 0
    1f0a:	00 81       	ld	r16, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1f0c:	f2 94       	swap	r15
    1f0e:	b0 ef       	ldi	r27, 0xF0	; 240
    1f10:	fb 22       	and	r15, r27
    1f12:	f0 82       	st	Z, r15
	
	// Ignore Block & Instance
	byte idt1 = (CANIDT1 & 0xF8) | ((id.group.id & 0xE000)>>13);
    1f14:	43 ef       	ldi	r20, 0xF3	; 243
    1f16:	50 e0       	ldi	r21, 0x00	; 0
    1f18:	da 01       	movw	r26, r20
    1f1a:	6c 91       	ld	r22, X
    1f1c:	8d 2f       	mov	r24, r29
    1f1e:	82 95       	swap	r24
    1f20:	86 95       	lsr	r24
    1f22:	87 70       	andi	r24, 0x07	; 7
    1f24:	68 7f       	andi	r22, 0xF8	; 248
    1f26:	68 2b       	or	r22, r24
	byte idt2 = ((id.group.id & 0x1FE0)>>5);
    1f28:	ce 01       	movw	r24, r28
    1f2a:	80 7e       	andi	r24, 0xE0	; 224
    1f2c:	9f 71       	andi	r25, 0x1F	; 31
    1f2e:	96 95       	lsr	r25
    1f30:	87 95       	ror	r24
    1f32:	92 95       	swap	r25
    1f34:	82 95       	swap	r24
    1f36:	8f 70       	andi	r24, 0x0F	; 15
    1f38:	89 27       	eor	r24, r25
    1f3a:	9f 70       	andi	r25, 0x0F	; 15
    1f3c:	89 27       	eor	r24, r25
	byte idt3 = ((id.group.id & 0x001F)<<3) | (CANIDT3 & 0x07);
    1f3e:	a1 ef       	ldi	r26, 0xF1	; 241
    1f40:	b0 e0       	ldi	r27, 0x00	; 0
    1f42:	7c 91       	ld	r23, X
    1f44:	fc 2e       	mov	r15, r28
    1f46:	ff 0c       	add	r15, r15
    1f48:	ff 0c       	add	r15, r15
    1f4a:	ff 0c       	add	r15, r15
    1f4c:	77 70       	andi	r23, 0x07	; 7
    1f4e:	f7 2a       	or	r15, r23
	CANIDT1 = idt1;
    1f50:	ea 01       	movw	r28, r20
    1f52:	68 83       	st	Y, r22
	CANIDT2 = idt2;
    1f54:	80 93 f2 00 	sts	0x00F2, r24
	CANIDT3 = idt3;
    1f58:	fc 92       	st	X, r15

	// Ignore Block & Instance
	byte idm1 = (CANIDM1 & 0xF8) | ((mask.group.id & 0xE000)>>13);
    1f5a:	c7 ef       	ldi	r28, 0xF7	; 247
    1f5c:	d0 e0       	ldi	r29, 0x00	; 0
    1f5e:	48 81       	ld	r20, Y
    1f60:	83 2f       	mov	r24, r19
    1f62:	82 95       	swap	r24
    1f64:	86 95       	lsr	r24
    1f66:	87 70       	andi	r24, 0x07	; 7
    1f68:	48 7f       	andi	r20, 0xF8	; 248
    1f6a:	48 2b       	or	r20, r24
	byte idm2 = ((mask.group.id & 0x1FE0)>>5);
    1f6c:	c9 01       	movw	r24, r18
    1f6e:	80 7e       	andi	r24, 0xE0	; 224
    1f70:	9f 71       	andi	r25, 0x1F	; 31
    1f72:	96 95       	lsr	r25
    1f74:	87 95       	ror	r24
    1f76:	92 95       	swap	r25
    1f78:	82 95       	swap	r24
    1f7a:	8f 70       	andi	r24, 0x0F	; 15
    1f7c:	89 27       	eor	r24, r25
    1f7e:	9f 70       	andi	r25, 0x0F	; 15
    1f80:	89 27       	eor	r24, r25
	byte idm3 = ((mask.group.id & 0x001F)<<3) | (CANIDM3 & 0x07);
    1f82:	a5 ef       	ldi	r26, 0xF5	; 245
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	5c 91       	ld	r21, X
    1f88:	22 0f       	add	r18, r18
    1f8a:	22 0f       	add	r18, r18
    1f8c:	22 0f       	add	r18, r18
    1f8e:	57 70       	andi	r21, 0x07	; 7
    1f90:	25 2b       	or	r18, r21
	CANIDM1 = idm1;
    1f92:	48 83       	st	Y, r20
	CANIDM2 = idm2;
    1f94:	80 93 f6 00 	sts	0x00F6, r24
	CANIDM3 = idm3;
    1f98:	2c 93       	st	X, r18
	CANPAGE = savecanpage;
    1f9a:	00 83       	st	Z, r16
}
    1f9c:	df 91       	pop	r29
    1f9e:	cf 91       	pop	r28
    1fa0:	1f 91       	pop	r17
    1fa2:	0f 91       	pop	r16
    1fa4:	ff 90       	pop	r15
    1fa6:	08 95       	ret

00001fa8 <_Z25can_remove_id_from_filterh>:
  and all Instances. Use this for broadcast messages (intended for all receivers)
*****************************************************************************/
void can_remove_id_from_filter( byte mMOb_Number )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB	
    1fa8:	ed ee       	ldi	r30, 0xED	; 237
    1faa:	f0 e0       	ldi	r31, 0x00	; 0
    1fac:	90 81       	ld	r25, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1fae:	82 95       	swap	r24
    1fb0:	80 7f       	andi	r24, 0xF0	; 240
    1fb2:	80 83       	st	Z, r24
	byte idm1 = 0xF8;
	byte idm2 = 0;
	byte idm3 = 0x07;
	CANIDM1 &= idm1;
    1fb4:	a7 ef       	ldi	r26, 0xF7	; 247
    1fb6:	b0 e0       	ldi	r27, 0x00	; 0
    1fb8:	8c 91       	ld	r24, X
    1fba:	88 7f       	andi	r24, 0xF8	; 248
    1fbc:	8c 93       	st	X, r24
	CANIDM2 &= idm2;
    1fbe:	a6 ef       	ldi	r26, 0xF6	; 246
    1fc0:	b0 e0       	ldi	r27, 0x00	; 0
    1fc2:	8c 91       	ld	r24, X
    1fc4:	1c 92       	st	X, r1
	CANIDM3 &= idm3;
    1fc6:	a5 ef       	ldi	r26, 0xF5	; 245
    1fc8:	b0 e0       	ldi	r27, 0x00	; 0
    1fca:	8c 91       	ld	r24, X
    1fcc:	87 70       	andi	r24, 0x07	; 7
    1fce:	8c 93       	st	X, r24
	CANPAGE = savecanpage;
    1fd0:	90 83       	st	Z, r25
}
    1fd2:	08 95       	ret

00001fd4 <_Z12can_set_maskhss>:
Description:    This function sets up a MOB for reception
*****************************************************************************/
void can_set_mask(byte mMOb_Number, short mMaskLow, short mMaskHigh )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    1fd4:	ed ee       	ldi	r30, 0xED	; 237
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	90 81       	ld	r25, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1fda:	82 95       	swap	r24
    1fdc:	80 7f       	andi	r24, 0xF0	; 240
    1fde:	80 83       	st	Z, r24
	
	CANIDM1 = ((mMaskLow & 0x00FF)>>0);    	
    1fe0:	60 93 f7 00 	sts	0x00F7, r22
	CANIDM2 = ((mMaskLow & 0xFF00)>>8);    	
    1fe4:	70 93 f6 00 	sts	0x00F6, r23
	CANIDM3 = ((mMaskHigh & 0x00FF)>>0);    	
    1fe8:	40 93 f5 00 	sts	0x00F5, r20
	CANIDM4 = ((mMaskHigh & 0xFF00)>>8);
    1fec:	50 93 f4 00 	sts	0x00F4, r21
	
	CANPAGE = savecanpage;
    1ff0:	90 83       	st	Z, r25
}
    1ff2:	08 95       	ret

00001ff4 <_Z11can_set_taghss>:
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
void can_set_tag(byte mMOb_Number, short mTagLow, short mTagHigh )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    1ff4:	ed ee       	ldi	r30, 0xED	; 237
    1ff6:	f0 e0       	ldi	r31, 0x00	; 0
    1ff8:	90 81       	ld	r25, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1ffa:	82 95       	swap	r24
    1ffc:	80 7f       	andi	r24, 0xF0	; 240
    1ffe:	80 83       	st	Z, r24
	
	CANIDM1 = ((mTagLow & 0x00FF)>>0);    	// 
    2000:	60 93 f7 00 	sts	0x00F7, r22
	CANIDM2 = ((mTagLow & 0xFF00)>>8);    	// 
    2004:	70 93 f6 00 	sts	0x00F6, r23
	CANIDM3 = ((mTagHigh & 0x00FF)>>0);    	// 
    2008:	40 93 f5 00 	sts	0x00F5, r20
	CANIDM4 = ((mTagHigh & 0xFF00)>>8);    	// 	
    200c:	50 93 f4 00 	sts	0x00F4, r21
	CANPAGE = savecanpage;
    2010:	90 83       	st	Z, r25
}
    2012:	08 95       	ret

00002014 <_Z21can_setup_receive_mobhssh>:
	mDLC		: Data Length Check (0..8)
Returns:        none
Description:    This function sets up a MOB for reception
*****************************************************************************/
void can_setup_receive_mob( byte mMobNumber, short mMaskLow, short mMaskHigh, byte mDLC )
{
    2014:	1f 93       	push	r17
    2016:	cf 93       	push	r28
    2018:	df 93       	push	r29
	int8_t savecanpage;
	savecanpage = CANPAGE;         			// Save current MOB
    201a:	ed ee       	ldi	r30, 0xED	; 237
    201c:	f0 e0       	ldi	r31, 0x00	; 0
    201e:	10 81       	ld	r17, Z

	CANPAGE= ( mMobNumber << MOBNB0 );    	// Select MOB n
    2020:	38 2f       	mov	r19, r24
    2022:	32 95       	swap	r19
    2024:	30 7f       	andi	r19, 0xF0	; 240
    2026:	30 83       	st	Z, r19
	// SETUP MOBn for RECEPTION : 
	CANIE2 |= ( 1 << mMobNumber );     		// Enable interrupts on mob1 for reception and transmission		
    2028:	ce ed       	ldi	r28, 0xDE	; 222
    202a:	d0 e0       	ldi	r29, 0x00	; 0
    202c:	98 81       	ld	r25, Y
    202e:	a1 e0       	ldi	r26, 0x01	; 1
    2030:	b0 e0       	ldi	r27, 0x00	; 0
    2032:	02 c0       	rjmp	.+4      	; 0x2038 <_Z21can_setup_receive_mobhssh+0x24>
    2034:	aa 0f       	add	r26, r26
    2036:	bb 1f       	adc	r27, r27
    2038:	8a 95       	dec	r24
    203a:	e2 f7       	brpl	.-8      	; 0x2034 <_Z21can_setup_receive_mobhssh+0x20>
    203c:	9a 2b       	or	r25, r26
    203e:	98 83       	st	Y, r25
Description:    This function sets up a MOB for reception
*****************************************************************************/
void can_set_mask(byte mMOb_Number, short mMaskLow, short mMaskHigh )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    2040:	80 81       	ld	r24, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    2042:	30 83       	st	Z, r19
	
	CANIDM1 = ((mMaskLow & 0x00FF)>>0);    	
    2044:	60 93 f7 00 	sts	0x00F7, r22
	CANIDM2 = ((mMaskLow & 0xFF00)>>8);    	
    2048:	70 93 f6 00 	sts	0x00F6, r23
	CANIDM3 = ((mMaskHigh & 0x00FF)>>0);    	
    204c:	40 93 f5 00 	sts	0x00F5, r20
	CANIDM4 = ((mMaskHigh & 0xFF00)>>8);
    2050:	50 93 f4 00 	sts	0x00F4, r21
	
	CANPAGE = savecanpage;
    2054:	80 83       	st	Z, r24

	CANPAGE= ( mMobNumber << MOBNB0 );    	// Select MOB n
	// SETUP MOBn for RECEPTION : 
	CANIE2 |= ( 1 << mMobNumber );     		// Enable interrupts on mob1 for reception and transmission		
	can_set_mask( mMobNumber, mMaskLow, mMaskHigh );	
	CANCDMOB = ( 1 << CONMOB1) | ( 1 << IDE ) | ( mDLC << DLC0);  // Enable Reception 29 bit IDE DLC8
    2056:	20 69       	ori	r18, 0x90	; 144
    2058:	20 93 ef 00 	sts	0x00EF, r18
	CANGCON |= ( 1 << ENASTB );         // Enable mode. CAN channel enters in enable mode once 11 recessive bits have been read
    205c:	a8 ed       	ldi	r26, 0xD8	; 216
    205e:	b0 e0       	ldi	r27, 0x00	; 0
    2060:	8c 91       	ld	r24, X
    2062:	82 60       	ori	r24, 0x02	; 2
    2064:	8c 93       	st	X, r24
	
	CANPAGE = savecanpage;   
    2066:	10 83       	st	Z, r17
}
    2068:	df 91       	pop	r29
    206a:	cf 91       	pop	r28
    206c:	1f 91       	pop	r17
    206e:	08 95       	ret

00002070 <_Z13can_init_mobsv>:
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
void can_init_mobs()
{
    2070:	ef 92       	push	r14
    2072:	ff 92       	push	r15
    2074:	0f 93       	push	r16
    2076:	1f 93       	push	r17
    2078:	cf 93       	push	r28
    207a:	df 93       	push	r29
   // SETUP MOB0 for Module Specific Transmit (MyInstance tagged)
   
   // SETUP MOB1 for Module Specific Reception (MyInstance filtered)
   can_setup_receive_mob	 ( 1, 0x0000, 0x0000, 8 );
    207c:	81 e0       	ldi	r24, 0x01	; 1
    207e:	60 e0       	ldi	r22, 0x00	; 0
    2080:	70 e0       	ldi	r23, 0x00	; 0
    2082:	40 e0       	ldi	r20, 0x00	; 0
    2084:	50 e0       	ldi	r21, 0x00	; 0
    2086:	28 e0       	ldi	r18, 0x08	; 8
    2088:	0e 94 0a 10 	call	0x2014	; 0x2014 <_Z21can_setup_receive_mobhssh>
   can_add_instance_to_filter( 1, MyInstance 		);
    208c:	60 91 c3 02 	lds	r22, 0x02C3
    2090:	81 e0       	ldi	r24, 0x01	; 1
    2092:	70 e0       	ldi	r23, 0x00	; 0
    2094:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <_Z26can_add_instance_to_filterht>

   // SETUP MOB2 Unused
   

   // SETUP MOB3 for ID_INSTANCE_CLAIM (no Instance - checks done in software):
   can_setup_receive_mob		  ( 3, 0x0000, 0x0000, 8 );
    2098:	83 e0       	ldi	r24, 0x03	; 3
    209a:	60 e0       	ldi	r22, 0x00	; 0
    209c:	70 e0       	ldi	r23, 0x00	; 0
    209e:	40 e0       	ldi	r20, 0x00	; 0
    20a0:	50 e0       	ldi	r21, 0x00	; 0
    20a2:	28 e0       	ldi	r18, 0x08	; 8
    20a4:	0e 94 0a 10 	call	0x2014	; 0x2014 <_Z21can_setup_receive_mobhssh>
  and all Instances. Use this for broadcast messages (intended for all receivers)
*****************************************************************************/
void can_remove_instance_from_filter( byte mMOb_Number )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;					// Save current MOB
    20a8:	cd ee       	ldi	r28, 0xED	; 237
    20aa:	d0 e0       	ldi	r29, 0x00	; 0
    20ac:	98 81       	ld	r25, Y
	CANPAGE  = ( mMOb_Number << MOBNB0 );	
    20ae:	80 e3       	ldi	r24, 0x30	; 48
    20b0:	88 83       	st	Y, r24
	CANIDM3 &= 0xF8;
    20b2:	05 ef       	ldi	r16, 0xF5	; 245
    20b4:	10 e0       	ldi	r17, 0x00	; 0
    20b6:	f8 01       	movw	r30, r16
    20b8:	80 81       	ld	r24, Z
    20ba:	88 7f       	andi	r24, 0xF8	; 248
    20bc:	80 83       	st	Z, r24
	CANIDM4 &= 0x07;
    20be:	84 ef       	ldi	r24, 0xF4	; 244
    20c0:	e8 2e       	mov	r14, r24
    20c2:	f1 2c       	mov	r15, r1
    20c4:	f7 01       	movw	r30, r14
    20c6:	80 81       	ld	r24, Z
    20c8:	87 70       	andi	r24, 0x07	; 7
    20ca:	80 83       	st	Z, r24
	CANPAGE = savecanpage;
    20cc:	98 83       	st	Y, r25
   

   // SETUP MOB3 for ID_INSTANCE_CLAIM (no Instance - checks done in software):
   can_setup_receive_mob		  ( 3, 0x0000, 0x0000, 8 );
   can_remove_instance_from_filter( 3 					 );
   can_add_id_to_filter			  ( 3, ID_INSTANCE_CLAIM, ID_INSTANCE_CLAIM );
    20ce:	83 e0       	ldi	r24, 0x03	; 3
    20d0:	63 e2       	ldi	r22, 0x23	; 35
    20d2:	7c ef       	ldi	r23, 0xFC	; 252
    20d4:	43 e2       	ldi	r20, 0x23	; 35
    20d6:	5c ef       	ldi	r21, 0xFC	; 252
    20d8:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <_Z20can_add_id_to_filterhtt>
/* can_setup_receive_mob		  ( 4, 0x0000, 0x0000, 8 );
   can_remove_instance_from_filter( 4 					 );
   can_add_id_to_filter			  ( 4, ID_INSTANCE_QUERY, ID_INSTANCE_QUERY ); */

   // SETUP MOB5 for BROADCAST RECEIVE (no Instance):
   can_setup_receive_mob		  ( 5, 0x0000, 0x0000, 8 );
    20dc:	85 e0       	ldi	r24, 0x05	; 5
    20de:	60 e0       	ldi	r22, 0x00	; 0
    20e0:	70 e0       	ldi	r23, 0x00	; 0
    20e2:	40 e0       	ldi	r20, 0x00	; 0
    20e4:	50 e0       	ldi	r21, 0x00	; 0
    20e6:	28 e0       	ldi	r18, 0x08	; 8
    20e8:	0e 94 0a 10 	call	0x2014	; 0x2014 <_Z21can_setup_receive_mobhssh>
  and all Instances. Use this for broadcast messages (intended for all receivers)
*****************************************************************************/
void can_remove_instance_from_filter( byte mMOb_Number )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;					// Save current MOB
    20ec:	98 81       	ld	r25, Y
	CANPAGE  = ( mMOb_Number << MOBNB0 );	
    20ee:	80 e5       	ldi	r24, 0x50	; 80
    20f0:	88 83       	st	Y, r24
	CANIDM3 &= 0xF8;
    20f2:	f8 01       	movw	r30, r16
    20f4:	80 81       	ld	r24, Z
    20f6:	88 7f       	andi	r24, 0xF8	; 248
    20f8:	80 83       	st	Z, r24
	CANIDM4 &= 0x07;
    20fa:	f7 01       	movw	r30, r14
    20fc:	80 81       	ld	r24, Z
    20fe:	87 70       	andi	r24, 0x07	; 7
    2100:	80 83       	st	Z, r24
	CANPAGE = savecanpage;
    2102:	98 83       	st	Y, r25
   can_add_id_to_filter			  ( 4, ID_INSTANCE_QUERY, ID_INSTANCE_QUERY ); */

   // SETUP MOB5 for BROADCAST RECEIVE (no Instance):
   can_setup_receive_mob		  ( 5, 0x0000, 0x0000, 8 );
   can_remove_instance_from_filter( 5 					 );
   can_add_id_to_filter			  ( 5, ID_SYSTEM_REQUEST_MASK, ID_SYSTEM_REQUEST_MASK );
    2104:	85 e0       	ldi	r24, 0x05	; 5
    2106:	60 e0       	ldi	r22, 0x00	; 0
    2108:	7c ef       	ldi	r23, 0xFC	; 252
    210a:	40 e0       	ldi	r20, 0x00	; 0
    210c:	5c ef       	ldi	r21, 0xFC	; 252
    210e:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <_Z20can_add_id_to_filterhtt>
}
    2112:	df 91       	pop	r29
    2114:	cf 91       	pop	r28
    2116:	1f 91       	pop	r17
    2118:	0f 91       	pop	r16
    211a:	ff 90       	pop	r15
    211c:	ef 90       	pop	r14
    211e:	08 95       	ret

00002120 <_Z15can_disable_mobh>:
			ID_INSTANCE_RESERVE_REQUEST 
******************************************************************************/

void can_disable_mob( byte mob )
{
	  byte restore = CANPAGE;
    2120:	ed ee       	ldi	r30, 0xED	; 237
    2122:	f0 e0       	ldi	r31, 0x00	; 0
    2124:	90 81       	ld	r25, Z
      CANPAGE  = ( mob << 4 );    // Selects Message Object 0-5
    2126:	82 95       	swap	r24
    2128:	80 7f       	andi	r24, 0xF0	; 240
    212a:	80 83       	st	Z, r24
      CANCDMOB = 0x00;           // Disable mob
    212c:	10 92 ef 00 	sts	0x00EF, r1
      CANSTMOB = 0x00;           // Clear mob status register
    2130:	10 92 ee 00 	sts	0x00EE, r1
      CANPAGE  = restore;
    2134:	90 83       	st	Z, r25
}
    2136:	08 95       	ret

00002138 <_Z15can_retrieve_idP4sCAN>:
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
void can_retrieve_id( struct sCAN* mMsg )
{
    2138:	fc 01       	movw	r30, r24
	// Retrieve CAN id
	word idt1 = CANIDT1;
    213a:	40 91 f3 00 	lds	r20, 0x00F3
    213e:	50 e0       	ldi	r21, 0x00	; 0
	word idt2 = CANIDT2;
    2140:	20 91 f2 00 	lds	r18, 0x00F2
	word idt3 = CANIDT3;
    2144:	80 91 f1 00 	lds	r24, 0x00F1
    2148:	90 e0       	ldi	r25, 0x00	; 0
	word idt4 = CANIDT4;
    214a:	a0 91 f0 00 	lds	r26, 0x00F0
	mMsg->id.group.block = (idt1 >> 3);		// BLOCK = UPPER NIBBLE+1 (5 BITS)
    214e:	ba 01       	movw	r22, r20
    2150:	76 95       	lsr	r23
    2152:	67 95       	ror	r22
    2154:	76 95       	lsr	r23
    2156:	67 95       	ror	r22
    2158:	76 95       	lsr	r23
    215a:	67 95       	ror	r22
    215c:	60 83       	st	Z, r22
*****************************************************************************/
void can_retrieve_id( struct sCAN* mMsg )
{
	// Retrieve CAN id
	word idt1 = CANIDT1;
	word idt2 = CANIDT2;
    215e:	30 e0       	ldi	r19, 0x00	; 0
	word idt3 = CANIDT3;
	word idt4 = CANIDT4;
	mMsg->id.group.block = (idt1 >> 3);		// BLOCK = UPPER NIBBLE+1 (5 BITS)

	word tmpW1 = ((idt1 & 0x07)<<(5+8));	// Lowest 3 make the highest 3 of id
	word tmpW2 = (idt2<<5);					// all 8 bits shifted up snug.
    2160:	22 0f       	add	r18, r18
    2162:	33 1f       	adc	r19, r19
    2164:	22 95       	swap	r18
    2166:	32 95       	swap	r19
    2168:	30 7f       	andi	r19, 0xF0	; 240
    216a:	32 27       	eor	r19, r18
    216c:	20 7f       	andi	r18, 0xF0	; 240
    216e:	32 27       	eor	r19, r18
	word idt2 = CANIDT2;
	word idt3 = CANIDT3;
	word idt4 = CANIDT4;
	mMsg->id.group.block = (idt1 >> 3);		// BLOCK = UPPER NIBBLE+1 (5 BITS)

	word tmpW1 = ((idt1 & 0x07)<<(5+8));	// Lowest 3 make the highest 3 of id
    2170:	54 2f       	mov	r21, r20
    2172:	44 27       	eor	r20, r20
    2174:	52 95       	swap	r21
    2176:	55 0f       	add	r21, r21
    2178:	50 7e       	andi	r21, 0xE0	; 224
	word tmpW2 = (idt2<<5);					// all 8 bits shifted up snug.
	word tmpW3 = (idt3 & 0xF8)>>3;		// 5 more form the least significant bits.
	mMsg->id.group.id = tmpW1 | tmpW2 | tmpW3;
    217a:	24 2b       	or	r18, r20
    217c:	35 2b       	or	r19, r21
	word idt4 = CANIDT4;
	mMsg->id.group.block = (idt1 >> 3);		// BLOCK = UPPER NIBBLE+1 (5 BITS)

	word tmpW1 = ((idt1 & 0x07)<<(5+8));	// Lowest 3 make the highest 3 of id
	word tmpW2 = (idt2<<5);					// all 8 bits shifted up snug.
	word tmpW3 = (idt3 & 0xF8)>>3;		// 5 more form the least significant bits.
    217e:	ac 01       	movw	r20, r24
    2180:	56 95       	lsr	r21
    2182:	47 95       	ror	r20
    2184:	56 95       	lsr	r21
    2186:	47 95       	ror	r20
    2188:	56 95       	lsr	r21
    218a:	47 95       	ror	r20
	mMsg->id.group.id = tmpW1 | tmpW2 | tmpW3;
    218c:	24 2b       	or	r18, r20
    218e:	35 2b       	or	r19, r21
    2190:	32 83       	std	Z+2, r19	; 0x02
    2192:	21 83       	std	Z+1, r18	; 0x01

	tmpW1 = ((idt3 & 0x07)<<5);
    2194:	82 95       	swap	r24
    2196:	88 0f       	add	r24, r24
    2198:	80 7e       	andi	r24, 0xE0	; 224
	mMsg->id.group.instance = ( tmpW1 | (idt4>>3));		// INSTANCE
    219a:	a6 95       	lsr	r26
    219c:	a6 95       	lsr	r26
    219e:	a6 95       	lsr	r26
    21a0:	a8 2b       	or	r26, r24
    21a2:	a3 83       	std	Z+3, r26	; 0x03
}
    21a4:	08 95       	ret

000021a6 <_Z17can_retrieve_dataP4sCAN>:
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
byte can_retrieve_data( struct sCAN* mMsg )
{
    21a6:	cf 93       	push	r28
    21a8:	df 93       	push	r29
    21aa:	ec 01       	movw	r28, r24
	// Retrieve CAN id
	can_retrieve_id( mMsg );
    21ac:	0e 94 9c 10 	call	0x2138	; 0x2138 <_Z15can_retrieve_idP4sCAN>

	// Read DLC out of reg
	mMsg->header.DLC = ( CANCDMOB & 0x0F );   // DLC, number of bytes to be received
    21b0:	80 91 ef 00 	lds	r24, 0x00EF
    21b4:	8f 70       	andi	r24, 0x0F	; 15
    21b6:	28 2f       	mov	r18, r24
    21b8:	22 0f       	add	r18, r18
    21ba:	9c 81       	ldd	r25, Y+4	; 0x04
    21bc:	91 7e       	andi	r25, 0xE1	; 225
    21be:	92 2b       	or	r25, r18
    21c0:	9c 83       	std	Y+4, r25	; 0x04
	for (int i=0; i<mMsg->header.DLC; i++)
    21c2:	48 2f       	mov	r20, r24
    21c4:	50 e0       	ldi	r21, 0x00	; 0
    21c6:	41 15       	cp	r20, r1
    21c8:	51 05       	cpc	r21, r1
    21ca:	59 f0       	breq	.+22     	; 0x21e2 <_Z17can_retrieve_dataP4sCAN+0x3c>
INPUT 		: mMsg - a sCAN structure must have memory already allocated.
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
byte can_retrieve_data( struct sCAN* mMsg )
    21cc:	25 96       	adiw	r28, 0x05	; 5
	// Retrieve CAN id
	can_retrieve_id( mMsg );

	// Read DLC out of reg
	mMsg->header.DLC = ( CANCDMOB & 0x0F );   // DLC, number of bytes to be received
	for (int i=0; i<mMsg->header.DLC; i++)
    21ce:	20 e0       	ldi	r18, 0x00	; 0
    21d0:	30 e0       	ldi	r19, 0x00	; 0
	{
		mMsg->data[i] = CANMSG;
    21d2:	90 91 fa 00 	lds	r25, 0x00FA
    21d6:	99 93       	st	Y+, r25
	// Retrieve CAN id
	can_retrieve_id( mMsg );

	// Read DLC out of reg
	mMsg->header.DLC = ( CANCDMOB & 0x0F );   // DLC, number of bytes to be received
	for (int i=0; i<mMsg->header.DLC; i++)
    21d8:	2f 5f       	subi	r18, 0xFF	; 255
    21da:	3f 4f       	sbci	r19, 0xFF	; 255
    21dc:	24 17       	cp	r18, r20
    21de:	35 07       	cpc	r19, r21
    21e0:	c4 f3       	brlt	.-16     	; 0x21d2 <_Z17can_retrieve_dataP4sCAN+0x2c>
	{
		mMsg->data[i] = CANMSG;
	}
	return mMsg->header.DLC;
}
    21e2:	df 91       	pop	r29
    21e4:	cf 91       	pop	r28
    21e6:	08 95       	ret

000021e8 <__vector_18>:
extern void protected_led_on(byte mindex);
extern void protected_led_off(byte mindex);

//***** Reception ISR **********************************
ISR ( CAN_INT_vect )
{
    21e8:	1f 92       	push	r1
    21ea:	0f 92       	push	r0
    21ec:	0f b6       	in	r0, 0x3f	; 63
    21ee:	0f 92       	push	r0
    21f0:	11 24       	eor	r1, r1
    21f2:	2f 93       	push	r18
    21f4:	3f 93       	push	r19
    21f6:	4f 93       	push	r20
    21f8:	5f 93       	push	r21
    21fa:	6f 93       	push	r22
    21fc:	7f 93       	push	r23
    21fe:	8f 93       	push	r24
    2200:	9f 93       	push	r25
    2202:	af 93       	push	r26
    2204:	bf 93       	push	r27
    2206:	cf 93       	push	r28
    2208:	ef 93       	push	r30
    220a:	ff 93       	push	r31
   int8_t savecanpage;
   savecanpage = CANPAGE;         // Save current MOB
    220c:	c0 91 ed 00 	lds	r28, 0x00ED
   int8_t mob = (CANHPMOB & 0xF0) >> 4;
    2210:	40 91 ec 00 	lds	r20, 0x00EC
    2214:	42 95       	swap	r20
    2216:	4f 70       	andi	r20, 0x0F	; 15
   if (mob == 0x0F)  { CANGIT |= 0; return; }	   
    2218:	4f 30       	cpi	r20, 0x0F	; 15
    221a:	09 f4       	brne	.+2      	; 0x221e <__vector_18+0x36>
    221c:	87 c0       	rjmp	.+270    	; 0x232c <__vector_18+0x144>
   CANPAGE = CANHPMOB & 0xF0;     // Selects MOB with highest priority interrupt
    221e:	80 91 ec 00 	lds	r24, 0x00EC
    2222:	80 7f       	andi	r24, 0xF0	; 240
    2224:	80 93 ed 00 	sts	0x00ED, r24

   if ( ANY_ERROR_FLAG ) {  
    2228:	80 91 ee 00 	lds	r24, 0x00EE
    222c:	90 e0       	ldi	r25, 0x00	; 0
    222e:	8f 71       	andi	r24, 0x1F	; 31
    2230:	90 70       	andi	r25, 0x00	; 0
    2232:	00 97       	sbiw	r24, 0x00	; 0
    2234:	09 f4       	brne	.+2      	; 0x2238 <__vector_18+0x50>
    2236:	40 c0       	rjmp	.+128    	; 0x22b8 <__vector_18+0xd0>
		 byte st = CANSTMOB;
    2238:	80 91 ee 00 	lds	r24, 0x00EE
		 if (st & BERR)	{ CANSTMOB &= ~(1<<BERR);  /* Bit Error (transmission only) */	};
    223c:	90 e0       	ldi	r25, 0x00	; 0
    223e:	82 ff       	sbrs	r24, 2
    2240:	05 c0       	rjmp	.+10     	; 0x224c <__vector_18+0x64>
    2242:	20 91 ee 00 	lds	r18, 0x00EE
    2246:	2f 7e       	andi	r18, 0xEF	; 239
    2248:	20 93 ee 00 	sts	0x00EE, r18
		 if (st & SERR)	{ CANSTMOB &= ~(1<<SERR);  /* Stuff Error */		 			};
    224c:	9c 01       	movw	r18, r24
    224e:	23 70       	andi	r18, 0x03	; 3
    2250:	30 70       	andi	r19, 0x00	; 0
    2252:	21 15       	cp	r18, r1
    2254:	31 05       	cpc	r19, r1
    2256:	29 f0       	breq	.+10     	; 0x2262 <__vector_18+0x7a>
    2258:	20 91 ee 00 	lds	r18, 0x00EE
    225c:	27 7f       	andi	r18, 0xF7	; 247
    225e:	20 93 ee 00 	sts	0x00EE, r18
		 if (st & CERR)	{ CANSTMOB &= ~(1<<CERR);  /* CRC Error - pos bad CAN connection(s), bad transmitter, faulty hardware receiver. */ };
    2262:	81 ff       	sbrs	r24, 1
    2264:	05 c0       	rjmp	.+10     	; 0x2270 <__vector_18+0x88>
    2266:	20 91 ee 00 	lds	r18, 0x00EE
    226a:	2b 7f       	andi	r18, 0xFB	; 251
    226c:	20 93 ee 00 	sts	0x00EE, r18
		 if (st & FERR)	{ CANSTMOB &= ~(1<<FERR);  /* Form Error */		 				};
    2270:	80 ff       	sbrs	r24, 0
    2272:	05 c0       	rjmp	.+10     	; 0x227e <__vector_18+0x96>
    2274:	80 91 ee 00 	lds	r24, 0x00EE
    2278:	8d 7f       	andi	r24, 0xFD	; 253
    227a:	80 93 ee 00 	sts	0x00EE, r24
		 if (st & AERR)	{ CANSTMOB &= ~(1<<AERR);  /* Acknowledge Error */		 		};

		//protected_led_on( 3 );
		if ((mob==5) || (mob==1)|| (mob==3))		// receives
    227e:	45 30       	cpi	r20, 0x05	; 5
    2280:	09 f4       	brne	.+2      	; 0x2284 <__vector_18+0x9c>
    2282:	4b c0       	rjmp	.+150    	; 0x231a <__vector_18+0x132>
    2284:	41 30       	cpi	r20, 0x01	; 1
    2286:	09 f4       	brne	.+2      	; 0x228a <__vector_18+0xa2>
    2288:	48 c0       	rjmp	.+144    	; 0x231a <__vector_18+0x132>
    228a:	43 30       	cpi	r20, 0x03	; 3
    228c:	09 f4       	brne	.+2      	; 0x2290 <__vector_18+0xa8>
    228e:	45 c0       	rjmp	.+138    	; 0x231a <__vector_18+0x132>
   		// We wont get these (as is observed)
   		// 		even though ENTX is enabled.  IE2 for MOB0 needs to be enabled
   		CANCDMOB = 0x00;	   	  // Disable Transmission
   		CANSTMOB = 0x00; //~(1<<TXOK);   // Clear TXOK flag
   }		
   CANPAGE = savecanpage;      // Restore original MOB
    2290:	c0 93 ed 00 	sts	0x00ED, r28
}
    2294:	ff 91       	pop	r31
    2296:	ef 91       	pop	r30
    2298:	cf 91       	pop	r28
    229a:	bf 91       	pop	r27
    229c:	af 91       	pop	r26
    229e:	9f 91       	pop	r25
    22a0:	8f 91       	pop	r24
    22a2:	7f 91       	pop	r23
    22a4:	6f 91       	pop	r22
    22a6:	5f 91       	pop	r21
    22a8:	4f 91       	pop	r20
    22aa:	3f 91       	pop	r19
    22ac:	2f 91       	pop	r18
    22ae:	0f 90       	pop	r0
    22b0:	0f be       	out	0x3f, r0	; 63
    22b2:	0f 90       	pop	r0
    22b4:	1f 90       	pop	r1
    22b6:	18 95       	reti
		{
			CANCDMOB = (( 1 << CONMOB1 ) | ( 1 << IDE ) | ( 8 << DLC0));
			CANSTMOB &= ~(1<<RXOK);      // Reset reason on selected channel
		}
   }
   else if ( RXOK_FLAG ) {   		
    22b8:	80 91 ee 00 	lds	r24, 0x00EE
    22bc:	85 fd       	sbrc	r24, 5
    22be:	13 c0       	rjmp	.+38     	; 0x22e6 <__vector_18+0xfe>
      	CANCDMOB = (( 1 << CONMOB1 ) | ( 1 << IDE ) | ( 8 << DLC0));
      	// Note - the DLC field of the CANCDMO register is updated by the received MOb. 
      	// If the value differs from expected DLC, an error is set
	  	CANSTMOB &= ~(1<<RXOK);      // Reset reason on selected channel
   }
   else if (TXOK_FLAG)
    22c0:	80 91 ee 00 	lds	r24, 0x00EE
    22c4:	86 ff       	sbrs	r24, 6
    22c6:	e4 cf       	rjmp	.-56     	; 0x2290 <__vector_18+0xa8>
   {  
       	if (tx_call_back != NULL)
    22c8:	e0 91 c1 02 	lds	r30, 0x02C1
    22cc:	f0 91 c2 02 	lds	r31, 0x02C2
    22d0:	30 97       	sbiw	r30, 0x00	; 0
    22d2:	09 f0       	breq	.+2      	; 0x22d6 <__vector_18+0xee>
       		tx_call_back( );			// possibly send next message.
    22d4:	09 95       	icall

		TransmittedSuccesfully = TRUE;
    22d6:	81 e0       	ldi	r24, 0x01	; 1
    22d8:	80 93 b6 02 	sts	0x02B6, r24
   		// We wont get these (as is observed)
   		// 		even though ENTX is enabled.  IE2 for MOB0 needs to be enabled
   		CANCDMOB = 0x00;	   	  // Disable Transmission
    22dc:	10 92 ef 00 	sts	0x00EF, r1
   		CANSTMOB = 0x00; //~(1<<TXOK);   // Clear TXOK flag
    22e0:	10 92 ee 00 	sts	0x00EE, r1
    22e4:	d5 cf       	rjmp	.-86     	; 0x2290 <__vector_18+0xa8>
			CANCDMOB = (( 1 << CONMOB1 ) | ( 1 << IDE ) | ( 8 << DLC0));
			CANSTMOB &= ~(1<<RXOK);      // Reset reason on selected channel
		}
   }
   else if ( RXOK_FLAG ) {   		
       	NewMessageReceivedFlag = TRUE;
    22e6:	81 e0       	ldi	r24, 0x01	; 1
    22e8:	80 93 b5 02 	sts	0x02B5, r24
       	can_retrieve_data( &LastReceivedMsg );
    22ec:	86 ea       	ldi	r24, 0xA6	; 166
    22ee:	92 e0       	ldi	r25, 0x02	; 2
    22f0:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <_Z17can_retrieve_dataP4sCAN>
		BOOL handled = can_board_msg_responder( &LastReceivedMsg );
    22f4:	86 ea       	ldi	r24, 0xA6	; 166
    22f6:	92 e0       	ldi	r25, 0x02	; 2
    22f8:	0e 94 80 15 	call	0x2b00	; 0x2b00 <_Z23can_board_msg_responderP4sCAN>
		if (!handled) {
    22fc:	88 23       	and	r24, r24
    22fe:	69 f4       	brne	.+26     	; 0x231a <__vector_18+0x132>
	       	QueueMessage( &LastReceivedMsg );
    2300:	86 ea       	ldi	r24, 0xA6	; 166
    2302:	92 e0       	ldi	r25, 0x02	; 2
    2304:	0e 94 4e 17 	call	0x2e9c	; 0x2e9c <_Z12QueueMessageP4sCAN>
	       	if (rx_call_back != NULL)
    2308:	e0 91 bf 02 	lds	r30, 0x02BF
    230c:	f0 91 c0 02 	lds	r31, 0x02C0
    2310:	30 97       	sbiw	r30, 0x00	; 0
    2312:	19 f0       	breq	.+6      	; 0x231a <__vector_18+0x132>
    	   		rx_call_back( &LastReceivedMsg );
    2314:	86 ea       	ldi	r24, 0xA6	; 166
    2316:	92 e0       	ldi	r25, 0x02	; 2
    2318:	09 95       	icall
		}
		
		// (Re)Enable Reception 29 bit IDE DLC8:
      	CANCDMOB = (( 1 << CONMOB1 ) | ( 1 << IDE ) | ( 8 << DLC0));
    231a:	88 e9       	ldi	r24, 0x98	; 152
    231c:	80 93 ef 00 	sts	0x00EF, r24
      	// Note - the DLC field of the CANCDMO register is updated by the received MOb. 
      	// If the value differs from expected DLC, an error is set
	  	CANSTMOB &= ~(1<<RXOK);      // Reset reason on selected channel
    2320:	80 91 ee 00 	lds	r24, 0x00EE
    2324:	8f 7d       	andi	r24, 0xDF	; 223
    2326:	80 93 ee 00 	sts	0x00EE, r24
    232a:	b2 cf       	rjmp	.-156    	; 0x2290 <__vector_18+0xa8>
ISR ( CAN_INT_vect )
{
   int8_t savecanpage;
   savecanpage = CANPAGE;         // Save current MOB
   int8_t mob = (CANHPMOB & 0xF0) >> 4;
   if (mob == 0x0F)  { CANGIT |= 0; return; }	   
    232c:	80 91 da 00 	lds	r24, 0x00DA
    2330:	80 93 da 00 	sts	0x00DA, r24
    2334:	af cf       	rjmp	.-162    	; 0x2294 <__vector_18+0xac>

00002336 <_Z20can_send_msg_no_waithP4sCAN>:
   {   	/* if ANY_ERROR break */   };
#endif
}

void can_send_msg_no_wait( byte mMOb_Number, struct sCAN* mMsg )
{  
    2336:	cf 93       	push	r28
    2338:	df 93       	push	r29
    233a:	eb 01       	movw	r28, r22
   byte page = 0;
   page		|= (mMOb_Number << 4);
    233c:	98 2f       	mov	r25, r24
    233e:	92 95       	swap	r25
    2340:	90 7f       	andi	r25, 0xF0	; 240
   cli();
    2342:	f8 94       	cli
   CANPAGE = page;
    2344:	90 93 ed 00 	sts	0x00ED, r25

   // while ((CANEN2 & (_BV(mMOb_Number))) >0) {};  // Wait for MOb 0 to be free
   CANSTMOB = 0x00;     	// Clear mob status register
    2348:	10 92 ee 00 	sts	0x00EE, r1
   can_set_id( mMOb_Number, mMsg->id );
    234c:	48 81       	ld	r20, Y
    234e:	59 81       	ldd	r21, Y+1	; 0x01
    2350:	6a 81       	ldd	r22, Y+2	; 0x02
    2352:	7b 81       	ldd	r23, Y+3	; 0x03
    2354:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <_Z10can_set_idh6idType>

   for (int i=0; i<mMsg->header.DLC; i++)
    2358:	8c 81       	ldd	r24, Y+4	; 0x04
    235a:	86 95       	lsr	r24
    235c:	8f 70       	andi	r24, 0x0F	; 15
    235e:	79 f0       	breq	.+30     	; 0x237e <_Z20can_send_msg_no_waithP4sCAN+0x48>
   while ( (CANSTMOB & (1<<TXOK))==0 )	// wait for TXOK flag set
   {   	/* if ANY_ERROR break */   };
#endif
}

void can_send_msg_no_wait( byte mMOb_Number, struct sCAN* mMsg )
    2360:	fe 01       	movw	r30, r28
    2362:	35 96       	adiw	r30, 0x05	; 5

   // while ((CANEN2 & (_BV(mMOb_Number))) >0) {};  // Wait for MOb 0 to be free
   CANSTMOB = 0x00;     	// Clear mob status register
   can_set_id( mMOb_Number, mMsg->id );

   for (int i=0; i<mMsg->header.DLC; i++)
    2364:	80 e0       	ldi	r24, 0x00	; 0
    2366:	90 e0       	ldi	r25, 0x00	; 0
   {
      CANMSG = mMsg->data[i];
    2368:	21 91       	ld	r18, Z+
    236a:	20 93 fa 00 	sts	0x00FA, r18

   // while ((CANEN2 & (_BV(mMOb_Number))) >0) {};  // Wait for MOb 0 to be free
   CANSTMOB = 0x00;     	// Clear mob status register
   can_set_id( mMOb_Number, mMsg->id );

   for (int i=0; i<mMsg->header.DLC; i++)
    236e:	01 96       	adiw	r24, 0x01	; 1
    2370:	2c 81       	ldd	r18, Y+4	; 0x04
    2372:	26 95       	lsr	r18
    2374:	2f 70       	andi	r18, 0x0F	; 15
    2376:	30 e0       	ldi	r19, 0x00	; 0
    2378:	82 17       	cp	r24, r18
    237a:	93 07       	cpc	r25, r19
    237c:	ac f3       	brlt	.-22     	; 0x2368 <_Z20can_send_msg_no_waithP4sCAN+0x32>
   {
      CANMSG = mMsg->data[i];
   }
   Can_clear_rtr();
    237e:	80 91 f0 00 	lds	r24, 0x00F0
    2382:	8b 7f       	andi	r24, 0xFB	; 251
    2384:	80 93 f0 00 	sts	0x00F0, r24
   CANCDMOB = TRANSMIT | ( 1 << IDE ) | ( mMsg->header.DLC );    // Enable transmission, data length=1 (CAN Standard rev 2.0B(29 bit identifiers))
    2388:	8c 81       	ldd	r24, Y+4	; 0x04
    238a:	86 95       	lsr	r24
    238c:	8f 70       	andi	r24, 0x0F	; 15
    238e:	80 65       	ori	r24, 0x50	; 80
    2390:	80 93 ef 00 	sts	0x00EF, r24
   sei();
    2394:	78 94       	sei
}
    2396:	df 91       	pop	r29
    2398:	cf 91       	pop	r28
    239a:	08 95       	ret

0000239c <_Z12can_send_msghP4sCAN>:
	can_send_msg()
    Stuff the parameters into the CAN registers 
************************************************************/
void can_send_msg( byte mMOb_Number, struct sCAN* mMsg )
{  
	can_send_msg_no_wait( mMOb_Number, mMsg );
    239c:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
/* TX INTERRUPTS DO NOT WORK.  GETS STUCK IN ABOVE LOOP.  THOUGH THE TXOK GOES HIGH.
//	while ( (CANSTMOB & (1<<TXOK))==0 )		// wait for TXOK flag set
//	{   	 if ANY_ERROR break    }; */
#else
   //CANCDMOB = TRANSMIT | ( 1 << IDE ) | ( mMsg->header.DLC );    // Enable transmission, data length=1 (CAN Standard rev 2.0B(29 bit identifiers))
   while ( (CANSTMOB & (1<<TXOK))==0 )	// wait for TXOK flag set
    23a0:	80 91 ee 00 	lds	r24, 0x00EE
    23a4:	86 ff       	sbrs	r24, 6
    23a6:	fc cf       	rjmp	.-8      	; 0x23a0 <_Z12can_send_msghP4sCAN+0x4>
   {   	/* if ANY_ERROR break */   };
#endif
}
    23a8:	08 95       	ret

000023aa <_Z17can_get_timestampv>:
  Gets timestamp out of the CAN timer registers 
************************************************************/
word can_get_timestamp()
{
  word retval = 0;
  retval = CANSTML;
    23aa:	20 91 f8 00 	lds	r18, 0x00F8
    23ae:	30 e0       	ldi	r19, 0x00	; 0
  retval |= (CANSTMH<<8);
    23b0:	40 91 f9 00 	lds	r20, 0x00F9
    23b4:	94 2f       	mov	r25, r20
    23b6:	80 e0       	ldi	r24, 0x00	; 0
    23b8:	28 2b       	or	r18, r24
    23ba:	39 2b       	or	r19, r25
  return retval;
}
    23bc:	c9 01       	movw	r24, r18
    23be:	08 95       	ret

000023c0 <_Z11can_get_msgP4sCAN>:
can_get_msg()
  Operates on the currently selected CANPAGE MOB.
  Adds a timestamp in addition to can_retrieve_data();	
************************************************************/
void can_get_msg( struct sCAN* mMsg )
{
    23c0:	cf 93       	push	r28
    23c2:	df 93       	push	r29
    23c4:	ec 01       	movw	r28, r24
  mMsg->header.DLC = can_retrieve_data( mMsg );
    23c6:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <_Z17can_retrieve_dataP4sCAN>
    23ca:	8f 70       	andi	r24, 0x0F	; 15
    23cc:	88 0f       	add	r24, r24
    23ce:	9c 81       	ldd	r25, Y+4	; 0x04
    23d0:	91 7e       	andi	r25, 0xE1	; 225
    23d2:	98 2b       	or	r25, r24
    23d4:	9c 83       	std	Y+4, r25	; 0x04
  Gets timestamp out of the CAN timer registers 
************************************************************/
word can_get_timestamp()
{
  word retval = 0;
  retval = CANSTML;
    23d6:	80 91 f8 00 	lds	r24, 0x00F8
    23da:	90 e0       	ldi	r25, 0x00	; 0
  retval |= (CANSTMH<<8);
    23dc:	40 91 f9 00 	lds	r20, 0x00F9
    23e0:	34 2f       	mov	r19, r20
    23e2:	20 e0       	ldi	r18, 0x00	; 0
    23e4:	82 2b       	or	r24, r18
    23e6:	93 2b       	or	r25, r19
  Adds a timestamp in addition to can_retrieve_data();	
************************************************************/
void can_get_msg( struct sCAN* mMsg )
{
  mMsg->header.DLC = can_retrieve_data( mMsg );
  mMsg->time_stamp = can_get_timestamp();
    23e8:	9e 87       	std	Y+14, r25	; 0x0e
    23ea:	8d 87       	std	Y+13, r24	; 0x0d
}
    23ec:	df 91       	pop	r29
    23ee:	cf 91       	pop	r28
    23f0:	08 95       	ret

000023f2 <_Z8set_baudh>:
Returns:        none
Description:    This function: sets baudrate, enables Mob0 for Reception
*****************************************************************************/
void set_baud(byte mSpeed)
{
	switch (mSpeed)
    23f2:	83 30       	cpi	r24, 0x03	; 3
    23f4:	61 f0       	breq	.+24     	; 0x240e <_Z8set_baudh+0x1c>
    23f6:	84 30       	cpi	r24, 0x04	; 4
    23f8:	30 f0       	brcs	.+12     	; 0x2406 <_Z8set_baudh+0x14>
    23fa:	85 30       	cpi	r24, 0x05	; 5
    23fc:	d1 f0       	breq	.+52     	; 0x2432 <_Z8set_baudh+0x40>
    23fe:	85 30       	cpi	r24, 0x05	; 5
    2400:	80 f4       	brcc	.+32     	; 0x2422 <_Z8set_baudh+0x30>
	if (mHighTQ) {
	   CANBT1 = BT1_200Kbps;
	   CANBT2 = BT2_200Kbps;
	   CANBT3 = BT3_200Kbps;
	} else {   
	   CANBT1 = BT1_200Kbps_A;
    2402:	82 e1       	ldi	r24, 0x12	; 18
    2404:	05 c0       	rjmp	.+10     	; 0x2410 <_Z8set_baudh+0x1e>
Returns:        none
Description:    This function: sets baudrate, enables Mob0 for Reception
*****************************************************************************/
void set_baud(byte mSpeed)
{
	switch (mSpeed)
    2406:	81 30       	cpi	r24, 0x01	; 1
    2408:	91 f0       	breq	.+36     	; 0x242e <_Z8set_baudh+0x3c>
    240a:	82 30       	cpi	r24, 0x02	; 2
    240c:	71 f0       	breq	.+28     	; 0x242a <_Z8set_baudh+0x38>
	if (mHighTQ) {
	   CANBT1 = BT1_250Kbps;
	   CANBT2 = BT2_250Kbps;
	   CANBT3 = BT3_250Kbps;
	} else {   
	   CANBT1 = BT1_250Kbps_A;
    240e:	8e e0       	ldi	r24, 0x0E	; 14
    2410:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_250Kbps_A;
    2414:	84 e0       	ldi	r24, 0x04	; 4
    2416:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_250Kbps_A;
    241a:	83 e1       	ldi	r24, 0x13	; 19
    241c:	80 93 e4 00 	sts	0x00E4, r24
    2420:	08 95       	ret
Returns:        none
Description:    This function: sets baudrate, enables Mob0 for Reception
*****************************************************************************/
void set_baud(byte mSpeed)
{
	switch (mSpeed)
    2422:	86 30       	cpi	r24, 0x06	; 6
    2424:	a1 f7       	brne	.-24     	; 0x240e <_Z8set_baudh+0x1c>
	if (mHighTQ) {
	   CANBT1 = BT1_100Kbps;
	   CANBT2 = BT2_100Kbps;
	   CANBT3 = BT3_100Kbps;
	} else {
	   CANBT1 = BT1_100Kbps_A;
    2426:	86 e2       	ldi	r24, 0x26	; 38
    2428:	f3 cf       	rjmp	.-26     	; 0x2410 <_Z8set_baudh+0x1e>
	if (mHighTQ) {
	   CANBT1 = BT1_500Kbps;
	   CANBT2 = BT2_500Kbps;
	   CANBT3 = BT3_500Kbps;
	} else {   
	   CANBT1 = BT1_500Kbps_A;
    242a:	86 e0       	ldi	r24, 0x06	; 6
    242c:	f1 cf       	rjmp	.-30     	; 0x2410 <_Z8set_baudh+0x1e>
	if (mHighTQ) {
	   CANBT1 = BT1_1Mbps;
	   CANBT2 = BT2_1Mbps;
	   CANBT3 = BT3_1Mbps;	
	} else {
	   CANBT1 = BT1_1Mbps_A;
    242e:	82 e0       	ldi	r24, 0x02	; 2
    2430:	ef cf       	rjmp	.-34     	; 0x2410 <_Z8set_baudh+0x1e>
	if (mHighTQ) {
	   CANBT1 = BT1_125Kbps;
	   CANBT2 = BT2_125Kbps;
	   CANBT3 = BT3_125Kbps;
	} else {
	   CANBT1 = BT1_125Kbps_A;
    2432:	8e e1       	ldi	r24, 0x1E	; 30
    2434:	ed cf       	rjmp	.-38     	; 0x2410 <_Z8set_baudh+0x1e>

00002436 <_Z8can_inith>:
4	MyInstance Requests			(random instance)
5	Broadcast Receive			( 				)
*****************************************************************************/
void can_init( byte mSpeed )
{
   CANGCON = ( 1 << SWRES );	// Software reset
    2436:	91 e0       	ldi	r25, 0x01	; 1
    2438:	90 93 d8 00 	sts	0x00D8, r25
   CANTCON = 0x00;        		// CAN timing prescaler set to 0
    243c:	10 92 e5 00 	sts	0x00E5, r1

   // DISABLE ALL MOBs
   for ( int8_t mob=0; mob<6; mob++ ) { 
    2440:	90 e0       	ldi	r25, 0x00	; 0
      CANPAGE = ( mob << 4 );    // Selects Message Object 0-5
    2442:	29 2f       	mov	r18, r25
    2444:	22 95       	swap	r18
    2446:	20 7f       	andi	r18, 0xF0	; 240
    2448:	20 93 ed 00 	sts	0x00ED, r18
      CANCDMOB = 0x00;           // Disable mob
    244c:	10 92 ef 00 	sts	0x00EF, r1
      CANSTMOB = 0x00;           // Clear mob status register
    2450:	10 92 ee 00 	sts	0x00EE, r1
{
   CANGCON = ( 1 << SWRES );	// Software reset
   CANTCON = 0x00;        		// CAN timing prescaler set to 0

   // DISABLE ALL MOBs
   for ( int8_t mob=0; mob<6; mob++ ) { 
    2454:	9f 5f       	subi	r25, 0xFF	; 255
    2456:	96 30       	cpi	r25, 0x06	; 6
    2458:	a1 f7       	brne	.-24     	; 0x2442 <_Z8can_inith+0xc>
      CANPAGE = ( mob << 4 );    // Selects Message Object 0-5
      CANCDMOB = 0x00;           // Disable mob
      CANSTMOB = 0x00;           // Clear mob status register
   }
   CANGIE = ( 1 << ENIT ) | ( 1 << ENRX );   // Enable interrupts on receive
    245a:	90 ea       	ldi	r25, 0xA0	; 160
    245c:	90 93 db 00 	sts	0x00DB, r25

#ifdef USE_TX_INTERRUPTS
   CANGIE |= ( 1<<ENTX );
#endif

   set_baud(mSpeed);
    2460:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <_Z8set_baudh>
   can_init_mobs();
    2464:	0e 94 38 10 	call	0x2070	; 0x2070 <_Z13can_init_mobsv>
   while (1) {
     if ((CANGSTA & (1<<ENFG)))  break;  // 1 - CAN controller enable
    2468:	80 91 d9 00 	lds	r24, 0x00D9
    246c:	82 ff       	sbrs	r24, 2
    246e:	fc cf       	rjmp	.-8      	; 0x2468 <_Z8can_inith+0x32>
   }
   //sei();
}
    2470:	08 95       	ret

00002472 <_Z15can_set_baud_1Mh>:
/*********************************************************************/
/** These adjust the BAUD RATE and SAMPLING settings		        **/
/*********************************************************************/
void can_set_baud_1M( BOOL mHighTQ )
{
	if (mHighTQ) {
    2472:	88 23       	and	r24, r24
    2474:	51 f4       	brne	.+20     	; 0x248a <_Z15can_set_baud_1Mh+0x18>
	   CANBT1 = BT1_1Mbps;
	   CANBT2 = BT2_1Mbps;
	   CANBT3 = BT3_1Mbps;	
	} else {
	   CANBT1 = BT1_1Mbps_A;
    2476:	82 e0       	ldi	r24, 0x02	; 2
    2478:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_1Mbps_A;
    247c:	84 e0       	ldi	r24, 0x04	; 4
    247e:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_1Mbps_A;
    2482:	83 e1       	ldi	r24, 0x13	; 19
    2484:	80 93 e4 00 	sts	0x00E4, r24
    2488:	08 95       	ret
/** These adjust the BAUD RATE and SAMPLING settings		        **/
/*********************************************************************/
void can_set_baud_1M( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_1Mbps;
    248a:	10 92 e2 00 	sts	0x00E2, r1
	   CANBT2 = BT2_1Mbps;
    248e:	8c e0       	ldi	r24, 0x0C	; 12
    2490:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_1Mbps;	
    2494:	86 e3       	ldi	r24, 0x36	; 54
    2496:	80 93 e4 00 	sts	0x00E4, r24
    249a:	08 95       	ret

0000249c <_Z17can_set_baud_500Kh>:
	   CANBT3 = BT3_1Mbps_A;
	}
}
void can_set_baud_500K( BOOL mHighTQ )
{
	if (mHighTQ) {
    249c:	88 23       	and	r24, r24
    249e:	51 f4       	brne	.+20     	; 0x24b4 <_Z17can_set_baud_500Kh+0x18>
	   CANBT1 = BT1_500Kbps;
	   CANBT2 = BT2_500Kbps;
	   CANBT3 = BT3_500Kbps;
	} else {   
	   CANBT1 = BT1_500Kbps_A;
    24a0:	86 e0       	ldi	r24, 0x06	; 6
    24a2:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_500Kbps_A;
    24a6:	84 e0       	ldi	r24, 0x04	; 4
    24a8:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_500Kbps_A;
    24ac:	83 e1       	ldi	r24, 0x13	; 19
    24ae:	80 93 e4 00 	sts	0x00E4, r24
    24b2:	08 95       	ret
	}
}
void can_set_baud_500K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_500Kbps;
    24b4:	82 e0       	ldi	r24, 0x02	; 2
    24b6:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_500Kbps;
    24ba:	8c e0       	ldi	r24, 0x0C	; 12
    24bc:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_500Kbps;
    24c0:	87 e3       	ldi	r24, 0x37	; 55
    24c2:	80 93 e4 00 	sts	0x00E4, r24
    24c6:	08 95       	ret

000024c8 <_Z17can_set_baud_250Kh>:
	   CANBT3 = BT3_500Kbps_A;
	}
}
void can_set_baud_250K( BOOL mHighTQ )
{
	if (mHighTQ) {
    24c8:	88 23       	and	r24, r24
    24ca:	51 f4       	brne	.+20     	; 0x24e0 <_Z17can_set_baud_250Kh+0x18>
	   CANBT1 = BT1_250Kbps;
	   CANBT2 = BT2_250Kbps;
	   CANBT3 = BT3_250Kbps;
	} else {   
	   CANBT1 = BT1_250Kbps_A;
    24cc:	8e e0       	ldi	r24, 0x0E	; 14
    24ce:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_250Kbps_A;
    24d2:	84 e0       	ldi	r24, 0x04	; 4
    24d4:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_250Kbps_A;
    24d8:	83 e1       	ldi	r24, 0x13	; 19
    24da:	80 93 e4 00 	sts	0x00E4, r24
    24de:	08 95       	ret
	}
}
void can_set_baud_250K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_250Kbps;
    24e0:	86 e0       	ldi	r24, 0x06	; 6
    24e2:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_250Kbps;
    24e6:	8c e0       	ldi	r24, 0x0C	; 12
    24e8:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_250Kbps;
    24ec:	87 e3       	ldi	r24, 0x37	; 55
    24ee:	80 93 e4 00 	sts	0x00E4, r24
    24f2:	08 95       	ret

000024f4 <_Z17can_set_baud_200Kh>:
	   CANBT3 = BT3_250Kbps_A;
	}
}
void can_set_baud_200K( BOOL mHighTQ )
{
	if (mHighTQ) {
    24f4:	88 23       	and	r24, r24
    24f6:	51 f4       	brne	.+20     	; 0x250c <_Z17can_set_baud_200Kh+0x18>
	   CANBT1 = BT1_200Kbps;
	   CANBT2 = BT2_200Kbps;
	   CANBT3 = BT3_200Kbps;
	} else {   
	   CANBT1 = BT1_200Kbps_A;
    24f8:	82 e1       	ldi	r24, 0x12	; 18
    24fa:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_200Kbps_A;
    24fe:	84 e0       	ldi	r24, 0x04	; 4
    2500:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_200Kbps_A;
    2504:	83 e1       	ldi	r24, 0x13	; 19
    2506:	80 93 e4 00 	sts	0x00E4, r24
    250a:	08 95       	ret
	}
}
void can_set_baud_200K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_200Kbps;
    250c:	88 e0       	ldi	r24, 0x08	; 8
    250e:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_200Kbps;
    2512:	8c e0       	ldi	r24, 0x0C	; 12
    2514:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_200Kbps;
    2518:	87 e3       	ldi	r24, 0x37	; 55
    251a:	80 93 e4 00 	sts	0x00E4, r24
    251e:	08 95       	ret

00002520 <_Z17can_set_baud_125Kh>:
	   CANBT3 = BT3_200Kbps_A;
	}
}
void can_set_baud_125K( BOOL mHighTQ )
{
	if (mHighTQ) {
    2520:	88 23       	and	r24, r24
    2522:	51 f4       	brne	.+20     	; 0x2538 <_Z17can_set_baud_125Kh+0x18>
	   CANBT1 = BT1_125Kbps;
	   CANBT2 = BT2_125Kbps;
	   CANBT3 = BT3_125Kbps;
	} else {
	   CANBT1 = BT1_125Kbps_A;
    2524:	8e e1       	ldi	r24, 0x1E	; 30
    2526:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_125Kbps_A;
    252a:	84 e0       	ldi	r24, 0x04	; 4
    252c:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_125Kbps_A;
    2530:	83 e1       	ldi	r24, 0x13	; 19
    2532:	80 93 e4 00 	sts	0x00E4, r24
    2536:	08 95       	ret
	}
}
void can_set_baud_125K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_125Kbps;
    2538:	8e e0       	ldi	r24, 0x0E	; 14
    253a:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_125Kbps;
    253e:	8c e0       	ldi	r24, 0x0C	; 12
    2540:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_125Kbps;
    2544:	87 e3       	ldi	r24, 0x37	; 55
    2546:	80 93 e4 00 	sts	0x00E4, r24
    254a:	08 95       	ret

0000254c <_Z17can_set_baud_100Kh>:
	   CANBT3 = BT3_125Kbps_A;
	}
}
void can_set_baud_100K( BOOL mHighTQ )
{
	if (mHighTQ) {
    254c:	88 23       	and	r24, r24
    254e:	51 f4       	brne	.+20     	; 0x2564 <_Z17can_set_baud_100Kh+0x18>
	   CANBT1 = BT1_100Kbps;
	   CANBT2 = BT2_100Kbps;
	   CANBT3 = BT3_100Kbps;
	} else {
	   CANBT1 = BT1_100Kbps_A;
    2550:	86 e2       	ldi	r24, 0x26	; 38
    2552:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_100Kbps_A;
    2556:	84 e0       	ldi	r24, 0x04	; 4
    2558:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_100Kbps_A;
    255c:	83 e1       	ldi	r24, 0x13	; 19
    255e:	80 93 e4 00 	sts	0x00E4, r24
    2562:	08 95       	ret
	}
}
void can_set_baud_100K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_100Kbps;
    2564:	82 e1       	ldi	r24, 0x12	; 18
    2566:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_100Kbps;
    256a:	8c e0       	ldi	r24, 0x0C	; 12
    256c:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_100Kbps;
    2570:	87 e3       	ldi	r24, 0x37	; 55
    2572:	80 93 e4 00 	sts	0x00E4, r24
    2576:	08 95       	ret

00002578 <_Z22random_number_adc_initv>:

void random_number_adc_init()
{
	// AD Control & Status Register A:
	byte reg = (1<<ADEN) | (1<<ADIF) | 0x03;   // prescaler = 0b011
	ADCSRA = reg;
    2578:	83 e9       	ldi	r24, 0x93	; 147
    257a:	80 93 7a 00 	sts	0x007A, r24
	//	Digital Input Disable (reduce power consumption)
	//  We are using ADC2, ADC8, ADC9:
	DIDR0  |=  (1<<ADC3D);
    257e:	ee e7       	ldi	r30, 0x7E	; 126
    2580:	f0 e0       	ldi	r31, 0x00	; 0
    2582:	80 81       	ld	r24, Z
    2584:	88 60       	ori	r24, 0x08	; 8
    2586:	80 83       	st	Z, r24
	// HighSpeed Mode & AREF Enable internal circuitry.
	ADCSRB = (1<<ADHSM);
    2588:	80 e8       	ldi	r24, 0x80	; 128
    258a:	80 93 7b 00 	sts	0x007B, r24
}
    258e:	08 95       	ret

00002590 <_Z18pick_random_numberv>:

word pick_random_number()
{
	DDRD &= ~(0x40);		// Make ADC3-PORTD_6-LED4 an input temporarily
    2590:	56 98       	cbi	0x0a, 6	; 10
	// and therefore the lowest bits of ADC should certainly be random.	
	word result = 0;
	word tmp    = 0;

	// SELECT AND START CONVERSION:
	for (int i=0; i<16; i++)
    2592:	40 e0       	ldi	r20, 0x00	; 0
    2594:	50 e0       	ldi	r21, 0x00	; 0
{
	DDRD &= ~(0x40);		// Make ADC3-PORTD_6-LED4 an input temporarily
	// Sample PD6 (ADC3 - LED3).  Ie. Since this is used during power up, 
	// the LED pin can be turned into an input, the LED should be high impediance 
	// and therefore the lowest bits of ADC should certainly be random.	
	word result = 0;
    2596:	20 e0       	ldi	r18, 0x00	; 0
    2598:	30 e0       	ldi	r19, 0x00	; 0
	word tmp    = 0;

	// SELECT AND START CONVERSION:
	for (int i=0; i<16; i++)
	{
		ADMUX  =  RANDOM_NUMBER_ADC_MUX;
    259a:	e3 e4       	ldi	r30, 0x43	; 67
    259c:	e0 93 7c 00 	sts	0x007C, r30
		ADCSRA |= (1<<ADSC);
    25a0:	80 91 7a 00 	lds	r24, 0x007A
    25a4:	80 64       	ori	r24, 0x40	; 64
    25a6:	80 93 7a 00 	sts	0x007A, r24
		while ( (ADCSRA & (1<<ADSC)) > 0) {};
    25aa:	80 91 7a 00 	lds	r24, 0x007A
    25ae:	86 fd       	sbrc	r24, 6
    25b0:	fc cf       	rjmp	.-8      	; 0x25aa <_Z18pick_random_numberv+0x1a>
		// PICK UP RESULT: (use lowest 2 bits)
		tmp  = (ADCL & 0x01) << (i % 16);
    25b2:	80 91 78 00 	lds	r24, 0x0078
    25b6:	90 e0       	ldi	r25, 0x00	; 0
    25b8:	81 70       	andi	r24, 0x01	; 1
    25ba:	90 70       	andi	r25, 0x00	; 0
    25bc:	ba 01       	movw	r22, r20
    25be:	6f 70       	andi	r22, 0x0F	; 15
    25c0:	70 70       	andi	r23, 0x00	; 0
    25c2:	02 c0       	rjmp	.+4      	; 0x25c8 <_Z18pick_random_numberv+0x38>
    25c4:	88 0f       	add	r24, r24
    25c6:	99 1f       	adc	r25, r25
    25c8:	6a 95       	dec	r22
    25ca:	e2 f7       	brpl	.-8      	; 0x25c4 <_Z18pick_random_numberv+0x34>
		result |= (tmp);
    25cc:	28 2b       	or	r18, r24
    25ce:	39 2b       	or	r19, r25
		tmp = ADCH;  
    25d0:	80 91 79 00 	lds	r24, 0x0079
	// and therefore the lowest bits of ADC should certainly be random.	
	word result = 0;
	word tmp    = 0;

	// SELECT AND START CONVERSION:
	for (int i=0; i<16; i++)
    25d4:	4f 5f       	subi	r20, 0xFF	; 255
    25d6:	5f 4f       	sbci	r21, 0xFF	; 255
    25d8:	40 31       	cpi	r20, 0x10	; 16
    25da:	51 05       	cpc	r21, r1
    25dc:	f9 f6       	brne	.-66     	; 0x259c <_Z18pick_random_numberv+0xc>
		// PICK UP RESULT: (use lowest 2 bits)
		tmp  = (ADCL & 0x01) << (i % 16);
		result |= (tmp);
		tmp = ADCH;  
	}
	DDRD |= 0x40;		// Set ADC3-PORTD_6-LED4 back to being an output
    25de:	56 9a       	sbi	0x0a, 6	; 10
	return result;
}
    25e0:	c9 01       	movw	r24, r18
    25e2:	08 95       	ret

000025e4 <_Z24setup_instance_claim_mobv>:

void setup_instance_claim_mob()
{
	// To obtain an instance, we need a receive mob:
	// SETUP MOB3 for ID_INSTANCE_CLAIM (no Instance filter - checks done in software)
	can_setup_receive_mob		   ( INSTANCE_TX_MOB, 0x0000, 0x0000, 8 );
    25e4:	83 e0       	ldi	r24, 0x03	; 3
    25e6:	60 e0       	ldi	r22, 0x00	; 0
    25e8:	70 e0       	ldi	r23, 0x00	; 0
    25ea:	40 e0       	ldi	r20, 0x00	; 0
    25ec:	50 e0       	ldi	r21, 0x00	; 0
    25ee:	28 e0       	ldi	r18, 0x08	; 8
    25f0:	0e 94 0a 10 	call	0x2014	; 0x2014 <_Z21can_setup_receive_mobhssh>
	can_remove_instance_from_filter( INSTANCE_TX_MOB 					);
    25f4:	83 e0       	ldi	r24, 0x03	; 3
    25f6:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <_Z31can_remove_instance_from_filterh>
	can_add_id_to_filter		   ( INSTANCE_TX_MOB, ID_INSTANCE_CLAIM, ID_INSTANCE_CLAIM );
    25fa:	83 e0       	ldi	r24, 0x03	; 3
    25fc:	63 e2       	ldi	r22, 0x23	; 35
    25fe:	7c ef       	ldi	r23, 0xFC	; 252
    2600:	43 e2       	ldi	r20, 0x23	; 35
    2602:	5c ef       	ldi	r21, 0xFC	; 252
    2604:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <_Z20can_add_id_to_filterhtt>
}
    2608:	08 95       	ret

0000260a <_Z17can_instance_initv>:

void random_number_adc_init()
{
	// AD Control & Status Register A:
	byte reg = (1<<ADEN) | (1<<ADIF) | 0x03;   // prescaler = 0b011
	ADCSRA = reg;
    260a:	83 e9       	ldi	r24, 0x93	; 147
    260c:	80 93 7a 00 	sts	0x007A, r24
	//	Digital Input Disable (reduce power consumption)
	//  We are using ADC2, ADC8, ADC9:
	DIDR0  |=  (1<<ADC3D);
    2610:	80 91 7e 00 	lds	r24, 0x007E
    2614:	88 60       	ori	r24, 0x08	; 8
    2616:	80 93 7e 00 	sts	0x007E, r24
	// HighSpeed Mode & AREF Enable internal circuitry.
	ADCSRB = (1<<ADHSM);
    261a:	80 e8       	ldi	r24, 0x80	; 128
    261c:	80 93 7b 00 	sts	0x007B, r24
byte init_path = 0;

void can_instance_init()
{
	random_number_adc_init();
	word tmp = pick_random_number();		// random time delay
    2620:	0e 94 c8 12 	call	0x2590	; 0x2590 <_Z18pick_random_numberv>
	rand_instance = rand_delay = (tmp & 0xFF);	
    2624:	90 e0       	ldi	r25, 0x00	; 0
    2626:	90 93 c7 02 	sts	0x02C7, r25
    262a:	80 93 c6 02 	sts	0x02C6, r24
    262e:	80 93 c8 02 	sts	0x02C8, r24

	// put adc back into mode for POT
	adc_init();
    2632:	0e 94 88 0e 	call	0x1d10	; 0x1d10 <_Z8adc_initv>

	if (Confirmed==NOT_CLAIMED)
    2636:	80 91 c4 02 	lds	r24, 0x02C4
    263a:	88 23       	and	r24, r24
    263c:	51 f0       	breq	.+20     	; 0x2652 <_Z17can_instance_initv+0x48>
		MyInstance= 0;				// start at 0!
	} else {
		// PICK a DELAY TIME
		//MyInstance=0x99;
		init_path  = 2;
		Confirmed = REPORT;
    263e:	82 e0       	ldi	r24, 0x02	; 2
    2640:	80 93 c4 02 	sts	0x02C4, r24
    2644:	82 e8       	ldi	r24, 0x82	; 130
		/* We cannot send a CAN message in this function because it is called from 
		  inside the can_board_msg handler (part of isr() no transmits allowed! b/c they'll
		  generating an infinit loop of interrupts as soon as the transmit is done!)
		  */
	}
	init_path |= 0x80;	
    2646:	80 93 cb 02 	sts	0x02CB, r24
	init_complete = TRUE;
    264a:	81 e0       	ldi	r24, 0x01	; 1
    264c:	80 93 c5 02 	sts	0x02C5, r24
}
    2650:	08 95       	ret
	adc_init();

	if (Confirmed==NOT_CLAIMED)
	{	
		// START AT 0; PICK a DELAY TIME
		init_path = 1;
    2652:	81 e0       	ldi	r24, 0x01	; 1
    2654:	80 93 cb 02 	sts	0x02CB, r24
		setup_instance_claim_mob();
    2658:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <_Z24setup_instance_claim_mobv>
		MyInstance= 0;				// start at 0!
    265c:	10 92 c3 02 	sts	0x02C3, r1
    2660:	80 91 cb 02 	lds	r24, 0x02CB
    2664:	80 68       	ori	r24, 0x80	; 128
		/* We cannot send a CAN message in this function because it is called from 
		  inside the can_board_msg handler (part of isr() no transmits allowed! b/c they'll
		  generating an infinit loop of interrupts as soon as the transmit is done!)
		  */
	}
	init_path |= 0x80;	
    2666:	80 93 cb 02 	sts	0x02CB, r24
	init_complete = TRUE;
    266a:	81 e0       	ldi	r24, 0x01	; 1
    266c:	80 93 c5 02 	sts	0x02C5, r24
}
    2670:	08 95       	ret

00002672 <_Z25can_prep_instance_requestP4sCANh>:
The first data member of the msg contains the id we wish to reserve.

***************************************************************/
//extern byte ResetReason;
void can_prep_instance_request( sCAN* mMsg, byte mRandomInstance )
{
    2672:	cf 93       	push	r28
    2674:	df 93       	push	r29
    2676:	ec 01       	movw	r28, r24
	// instance used to avoid conflicts on the ID_INSTANCE_RESERVE_REQUEST
    mMsg->id 	  	 = create_CAN_eid( ID_INSTANCE_CLAIM, mRandomInstance );
    2678:	83 e2       	ldi	r24, 0x23	; 35
    267a:	9c ef       	ldi	r25, 0xFC	; 252
    267c:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2680:	68 83       	st	Y, r22
    2682:	79 83       	std	Y+1, r23	; 0x01
    2684:	8a 83       	std	Y+2, r24	; 0x02
    2686:	9b 83       	std	Y+3, r25	; 0x03
	mMsg->data[0] 	 = MyInstance;		// Requested value
    2688:	80 91 c3 02 	lds	r24, 0x02C3
    268c:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] 	 = Confirmed;
    268e:	80 91 c4 02 	lds	r24, 0x02C4
    2692:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] 	 = rand_instance;
    2694:	80 91 c8 02 	lds	r24, 0x02C8
    2698:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] 	 = init_path;
    269a:	80 91 cb 02 	lds	r24, 0x02CB
    269e:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] 	 = ts_state;
    26a0:	80 91 cc 02 	lds	r24, 0x02CC
    26a4:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] 	 = sys_config_byte; 
    26a6:	80 91 44 03 	lds	r24, 0x0344
    26aa:	8a 87       	std	Y+10, r24	; 0x0a
	//mMsg->data[6] 	 = ResetReason;	
    mMsg->header.DLC = 7;
    26ac:	8c 81       	ldd	r24, Y+4	; 0x04
    26ae:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
    26b0:	8e 60       	ori	r24, 0x0E	; 14
    26b2:	8c 83       	std	Y+4, r24	; 0x04
}
    26b4:	df 91       	pop	r29
    26b6:	cf 91       	pop	r28
    26b8:	08 95       	ret

000026ba <_Z22can_instance_timeslicev>:

byte ts_state = 0;

void can_instance_timeslice()
{
	ts_state = 1;
    26ba:	81 e0       	ldi	r24, 0x01	; 1
    26bc:	80 93 cc 02 	sts	0x02CC, r24
	if (Confirmed==CLAIMED)	  return;		// nothing to do
    26c0:	40 91 c4 02 	lds	r20, 0x02C4
    26c4:	41 30       	cpi	r20, 0x01	; 1
    26c6:	59 f1       	breq	.+86     	; 0x271e <_Z22can_instance_timeslicev+0x64>
	if (init_complete==FALSE) return;		//
    26c8:	80 91 c5 02 	lds	r24, 0x02C5
    26cc:	88 23       	and	r24, r24
    26ce:	39 f1       	breq	.+78     	; 0x271e <_Z22can_instance_timeslicev+0x64>
	if (rand_delay-- > 0)	  return;		// wait until our appointed time to claim
    26d0:	80 91 c6 02 	lds	r24, 0x02C6
    26d4:	90 91 c7 02 	lds	r25, 0x02C7
    26d8:	9c 01       	movw	r18, r24
    26da:	21 50       	subi	r18, 0x01	; 1
    26dc:	30 40       	sbci	r19, 0x00	; 0
    26de:	30 93 c7 02 	sts	0x02C7, r19
    26e2:	20 93 c6 02 	sts	0x02C6, r18
    26e6:	00 97       	sbiw	r24, 0x00	; 0
    26e8:	d1 f4       	brne	.+52     	; 0x271e <_Z22can_instance_timeslicev+0x64>
	rand_delay = 1;							// so that it comes back in here next timeslice
    26ea:	81 e0       	ldi	r24, 0x01	; 1
    26ec:	90 e0       	ldi	r25, 0x00	; 0
    26ee:	90 93 c7 02 	sts	0x02C7, r25
    26f2:	80 93 c6 02 	sts	0x02C6, r24
	ts_state = 2;
    26f6:	82 e0       	ldi	r24, 0x02	; 2
    26f8:	80 93 cc 02 	sts	0x02CC, r24
	
	if (Confirmed==NOT_CLAIMED)
    26fc:	44 23       	and	r20, r20
    26fe:	91 f0       	breq	.+36     	; 0x2724 <_Z22can_instance_timeslicev+0x6a>
		Confirmed = CLAIM_PENDING;
		can_prep_instance_request( &msg2, rand_instance );
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
		timeout_10ms_mult = 300;				// 3 seconds
	}
	if (Confirmed==REPORT)
    2700:	42 30       	cpi	r20, 0x02	; 2
    2702:	09 f4       	brne	.+2      	; 0x2706 <_Z22can_instance_timeslicev+0x4c>
    2704:	5a c0       	rjmp	.+180    	; 0x27ba <_Z22can_instance_timeslicev+0x100>
		ts_state = 7;
		Confirmed = CLAIMED;
		can_prep_instance_request( &msg2, MyInstance );
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
	}
	if (Confirmed==CLAIM_PENDING)
    2706:	40 32       	cpi	r20, 0x20	; 32
    2708:	39 f1       	breq	.+78     	; 0x2758 <_Z22can_instance_timeslicev+0x9e>
			Confirmed = NOT_USING_INSTANCES;
		}
		CANPAGE = restore;
		sei();		
	}
	if (Confirmed == DIRTY)			// Dirty bit set?
    270a:	40 38       	cpi	r20, 0x80	; 128
    270c:	09 f4       	brne	.+2      	; 0x2710 <_Z22can_instance_timeslicev+0x56>
    270e:	47 c0       	rjmp	.+142    	; 0x279e <_Z22can_instance_timeslicev+0xe4>
		
		// SEND 1 MORE FOR DEBUG PURPOSES:
		//can_prep_instance_request( &msg2, MyInstance );
		//can_send_msg_no_wait( 0, &msg2    );
	}
	else if (Confirmed == CLEAR_REQUEST)	
    2710:	40 34       	cpi	r20, 0x40	; 64
    2712:	31 f0       	breq	.+12     	; 0x2720 <_Z22can_instance_timeslicev+0x66>
    2714:	80 91 cc 02 	lds	r24, 0x02CC
    2718:	80 68       	ori	r24, 0x80	; 128
		//cli(); save_configuration(); sei();
		// SEND 1 MORE FOR DEBUG PURPOSES:
		//can_prep_instance_request( &msg2, MyInstance );
		//can_send_msg_no_wait			 ( 0, &msg2    );
	}
	ts_state |= 0x80;
    271a:	80 93 cc 02 	sts	0x02CC, r24
    271e:	08 95       	ret
		
		// SEND 1 MORE FOR DEBUG PURPOSES:
		//can_prep_instance_request( &msg2, MyInstance );
		//can_send_msg_no_wait( 0, &msg2    );
	}
	else if (Confirmed == CLEAR_REQUEST)	
    2720:	86 e8       	ldi	r24, 0x86	; 134
    2722:	fb cf       	rjmp	.-10     	; 0x271a <_Z22can_instance_timeslicev+0x60>
	rand_delay = 1;							// so that it comes back in here next timeslice
	ts_state = 2;
	
	if (Confirmed==NOT_CLAIMED)
	{
		ts_state = 3;
    2724:	83 e0       	ldi	r24, 0x03	; 3
    2726:	80 93 cc 02 	sts	0x02CC, r24
		Confirmed = CLAIM_PENDING;
    272a:	80 e2       	ldi	r24, 0x20	; 32
    272c:	80 93 c4 02 	sts	0x02C4, r24
		can_prep_instance_request( &msg2, rand_instance );
    2730:	87 e9       	ldi	r24, 0x97	; 151
    2732:	92 e0       	ldi	r25, 0x02	; 2
    2734:	60 91 c8 02 	lds	r22, 0x02C8
    2738:	0e 94 39 13 	call	0x2672	; 0x2672 <_Z25can_prep_instance_requestP4sCANh>
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
    273c:	80 e0       	ldi	r24, 0x00	; 0
    273e:	67 e9       	ldi	r22, 0x97	; 151
    2740:	72 e0       	ldi	r23, 0x02	; 2
    2742:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
		timeout_10ms_mult = 300;				// 3 seconds
    2746:	8c e2       	ldi	r24, 0x2C	; 44
    2748:	91 e0       	ldi	r25, 0x01	; 1
    274a:	90 93 ca 02 	sts	0x02CA, r25
    274e:	80 93 c9 02 	sts	0x02C9, r24
    2752:	40 91 c4 02 	lds	r20, 0x02C4
    2756:	d4 cf       	rjmp	.-88     	; 0x2700 <_Z22can_instance_timeslicev+0x46>
		can_prep_instance_request( &msg2, MyInstance );
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
	}
	if (Confirmed==CLAIM_PENDING)
	{
		ts_state = 4;	
    2758:	84 e0       	ldi	r24, 0x04	; 4
    275a:	80 93 cc 02 	sts	0x02CC, r24
		// Wait for either TXOK or RX ID_INSTANCE_CLAIM (aborts the TX)
		// OR a TIMEOUT
		cli();
    275e:	f8 94       	cli
		byte restore = CANPAGE;
    2760:	20 91 ed 00 	lds	r18, 0x00ED
		CANPAGE 	 = 0x00;
    2764:	10 92 ed 00 	sts	0x00ED, r1

		if (TXOK_FLAG)
    2768:	80 91 ee 00 	lds	r24, 0x00EE
    276c:	86 ff       	sbrs	r24, 6
    276e:	03 c0       	rjmp	.+6      	; 0x2776 <_Z22can_instance_timeslicev+0xbc>
			// We finished sending, so we claimed it.
			Confirmed = DIRTY;		// save on next timeslice
    2770:	80 e8       	ldi	r24, 0x80	; 128
    2772:	80 93 c4 02 	sts	0x02C4, r24
			//   if an incoming ID_INSTANCE_CLAIM comes in, it will
			//   abort transmission & update Confirmed.
			// It was aborted and MyInstance was bumped.
			// do nothing just wait for next timeslice.
			// Confirmed=NOT_CLAIMED;
		timeout_10ms_mult--;
    2776:	80 91 c9 02 	lds	r24, 0x02C9
    277a:	90 91 ca 02 	lds	r25, 0x02CA
    277e:	01 97       	sbiw	r24, 0x01	; 1
    2780:	90 93 ca 02 	sts	0x02CA, r25
    2784:	80 93 c9 02 	sts	0x02C9, r24
		if (timeout_10ms_mult == 0)
    2788:	00 97       	sbiw	r24, 0x00	; 0
    278a:	19 f4       	brne	.+6      	; 0x2792 <_Z22can_instance_timeslicev+0xd8>
		{
			//SET_LED_3();
			Confirmed = NOT_USING_INSTANCES;
    278c:	84 e0       	ldi	r24, 0x04	; 4
    278e:	80 93 c4 02 	sts	0x02C4, r24
		}
		CANPAGE = restore;
    2792:	20 93 ed 00 	sts	0x00ED, r18
		sei();		
    2796:	78 94       	sei
    2798:	40 91 c4 02 	lds	r20, 0x02C4
    279c:	b6 cf       	rjmp	.-148    	; 0x270a <_Z22can_instance_timeslicev+0x50>
	}
	if (Confirmed == DIRTY)			// Dirty bit set?
	{
		ts_state = 5;
    279e:	85 e0       	ldi	r24, 0x05	; 5
    27a0:	80 93 cc 02 	sts	0x02CC, r24
		Confirmed = CLAIMED;		// don't save next time, just skip the claiming
    27a4:	81 e0       	ldi	r24, 0x01	; 1
    27a6:	80 93 c4 02 	sts	0x02C4, r24
		cli();  save_configuration();  sei();
    27aa:	f8 94       	cli
    27ac:	0e 94 1f 1c 	call	0x383e	; 0x383e <_Z18save_configurationv>
    27b0:	78 94       	sei
    27b2:	80 91 cc 02 	lds	r24, 0x02CC
    27b6:	80 68       	ori	r24, 0x80	; 128
    27b8:	b0 cf       	rjmp	.-160    	; 0x271a <_Z22can_instance_timeslicev+0x60>
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
		timeout_10ms_mult = 300;				// 3 seconds
	}
	if (Confirmed==REPORT)
	{
		ts_state = 7;
    27ba:	87 e0       	ldi	r24, 0x07	; 7
    27bc:	80 93 cc 02 	sts	0x02CC, r24
		Confirmed = CLAIMED;
    27c0:	81 e0       	ldi	r24, 0x01	; 1
    27c2:	80 93 c4 02 	sts	0x02C4, r24
		can_prep_instance_request( &msg2, MyInstance );
    27c6:	87 e9       	ldi	r24, 0x97	; 151
    27c8:	92 e0       	ldi	r25, 0x02	; 2
    27ca:	60 91 c3 02 	lds	r22, 0x02C3
    27ce:	0e 94 39 13 	call	0x2672	; 0x2672 <_Z25can_prep_instance_requestP4sCANh>
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
    27d2:	80 e0       	ldi	r24, 0x00	; 0
    27d4:	67 e9       	ldi	r22, 0x97	; 151
    27d6:	72 e0       	ldi	r23, 0x02	; 2
    27d8:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
    27dc:	40 91 c4 02 	lds	r20, 0x02C4
    27e0:	92 cf       	rjmp	.-220    	; 0x2706 <_Z22can_instance_timeslicev+0x4c>

000027e2 <_Z23can_prep_instance_queryP4sCAN>:

/* We believe we have an instance claimed.
	Make sure it's unique on the network 
	No-reply  */
void can_prep_instance_query( sCAN* mMsg )
{
    27e2:	cf 93       	push	r28
    27e4:	df 93       	push	r29
    27e6:	ec 01       	movw	r28, r24
	// instance used to avoid conflicts on the ID_INSTANCE_RESERVE_REQUEST 
    mMsg->id 	  = create_CAN_eid( ID_INSTANCE_QUERY, MyInstance );
    27e8:	84 e2       	ldi	r24, 0x24	; 36
    27ea:	9c ef       	ldi	r25, 0xFC	; 252
    27ec:	60 91 c3 02 	lds	r22, 0x02C3
    27f0:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    27f4:	68 83       	st	Y, r22
    27f6:	79 83       	std	Y+1, r23	; 0x01
    27f8:	8a 83       	std	Y+2, r24	; 0x02
    27fa:	9b 83       	std	Y+3, r25	; 0x03
	mMsg->data[0] = MyInstance;		// Requested value
    27fc:	80 91 c3 02 	lds	r24, 0x02C3
    2800:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->header.DLC    = 1;
    2802:	8c 81       	ldd	r24, Y+4	; 0x04
    2804:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
    2806:	82 60       	ori	r24, 0x02	; 2
    2808:	8c 83       	std	Y+4, r24	; 0x04
}
    280a:	df 91       	pop	r29
    280c:	cf 91       	pop	r28
    280e:	08 95       	ret

00002810 <_Z28can_process_instance_requestP4sCAN>:
/************************************************************
 We received a request.
 ***********************************************************/
void can_process_instance_request( sCAN* mMsg )
{
	byte instance = mMsg->data[0];
    2810:	fc 01       	movw	r30, r24
    2812:	85 81       	ldd	r24, Z+5	; 0x05
	if (MyInstance > instance)	return;  // ignore since someone else is behind the game.
    2814:	90 91 c3 02 	lds	r25, 0x02C3
    2818:	89 17       	cp	r24, r25
    281a:	18 f0       	brcs	.+6      	; 0x2822 <_Z28can_process_instance_requestP4sCAN+0x12>

	MyInstance = instance+1;
    281c:	8f 5f       	subi	r24, 0xFF	; 255
    281e:	80 93 c3 02 	sts	0x02C3, r24
    2822:	08 95       	ret

00002824 <_Z14create_CAN_eidth>:
	Instance_ID
OUTPUT:
	return - a complete CAN 2.0B id (4 bytes)
**************************************************/
tID		create_CAN_eid( word mIdentifier, byte mInstance )
{
    2824:	26 2f       	mov	r18, r22
	tID id;
	id.group.block 	   = (0x00);
	id.group.id 	   = (mIdentifier);
	id.group.instance  = (mInstance);
	return id;
}
    2826:	60 e0       	ldi	r22, 0x00	; 0
    2828:	78 2f       	mov	r23, r24
    282a:	89 2f       	mov	r24, r25
    282c:	92 2f       	mov	r25, r18
    282e:	08 95       	ret

00002830 <_Z14create_CAN_eidhth>:

tID		create_CAN_eid( byte mBlock, word mIdentifier, byte mInstance	)
{
    2830:	38 2f       	mov	r19, r24
    2832:	26 2f       	mov	r18, r22
    2834:	87 2f       	mov	r24, r23
    2836:	94 2f       	mov	r25, r20
	tID id;
	id.group.block		= (mBlock);
	id.group.id			= (mIdentifier);
	id.group.instance	= (mInstance);
	return id;
}
    2838:	63 2f       	mov	r22, r19
    283a:	72 2f       	mov	r23, r18
    283c:	08 95       	ret

0000283e <_Z9get_block6idType>:
bool  id_match   	( tID m1, tID m2 );
bool  instance_match( tID m1, tID m2 ); */

//===================== ACCESSOR FUNCTIONS: ==============================
byte   get_block(  tID mID  )				
{
    283e:	86 2f       	mov	r24, r22
	return (mID.group.block);
//	return (mID & 0xFF000000) >> 24;
}
    2840:	08 95       	ret

00002842 <_Z12get_instance6idType>:
byte   get_instance(  tID mID  )				
{
    2842:	87 2f       	mov	r24, r23
	return (mID.group.id);
//	return (mID & 0x000000FF);
}
    2844:	08 95       	ret

00002846 <_Z6get_id6idType>:
word   get_id(  tID mID  )	
{
	return (mID.group.instance);
//	return (mID & 0x00FFFF00) >> 8;
}
    2846:	89 2f       	mov	r24, r25
    2848:	90 e0       	ldi	r25, 0x00	; 0
    284a:	08 95       	ret

0000284c <_Z5match6idTypeS_>:

//=================== MATCHING FUNCTIONS: =======================
bool   match( tID m1, tID m2 )
{
	return (m1.full_id == m2.full_id);
    284c:	e1 e0       	ldi	r30, 0x01	; 1
    284e:	62 17       	cp	r22, r18
    2850:	73 07       	cpc	r23, r19
    2852:	84 07       	cpc	r24, r20
    2854:	95 07       	cpc	r25, r21
    2856:	09 f0       	breq	.+2      	; 0x285a <_Z5match6idTypeS_+0xe>
    2858:	e0 e0       	ldi	r30, 0x00	; 0
}
    285a:	8e 2f       	mov	r24, r30
    285c:	08 95       	ret

0000285e <_Z11block_match6idTypeS_>:

bool   block_match( tID m1, tID m2 )
{
	return (m1.group.block == m2.group.block);
    285e:	81 e0       	ldi	r24, 0x01	; 1
    2860:	62 13       	cpse	r22, r18
    2862:	80 e0       	ldi	r24, 0x00	; 0
//	return (get_block(m1) == get_block(m2));
}
    2864:	08 95       	ret

00002866 <_Z8id_match6idTypeS_>:
bool   id_match( tID m1, tID m2 )
{
    2866:	93 2f       	mov	r25, r19
	return (m1.group.id == m2.group.id);
    2868:	27 2f       	mov	r18, r23
    286a:	38 2f       	mov	r19, r24
    286c:	69 2f       	mov	r22, r25
    286e:	74 2f       	mov	r23, r20
    2870:	81 e0       	ldi	r24, 0x01	; 1
    2872:	26 17       	cp	r18, r22
    2874:	37 07       	cpc	r19, r23
    2876:	09 f0       	breq	.+2      	; 0x287a <_Z8id_match6idTypeS_+0x14>
    2878:	80 e0       	ldi	r24, 0x00	; 0
}
    287a:	08 95       	ret

0000287c <_Z14instance_match6idTypeh>:
bool   instance_match( tID m1, byte m2 )
{
	return (m1.group.instance == m2);
    287c:	81 e0       	ldi	r24, 0x01	; 1
    287e:	49 13       	cpse	r20, r25
    2880:	80 e0       	ldi	r24, 0x00	; 0
//	return (get_instance(m1) == get_instance(m2));
}
    2882:	08 95       	ret

00002884 <_Z22set_configure_callbackPFvhE>:
//////////////////////////////////////////////////////////////////////////////
void (*config_call_back)(byte mByteChanged) = NULL;		// Call back function
void set_configure_callback( void (*mCallback)(byte mByteChanged) )
{
	// ByteChanged [1..4] is the config byte which changed.
	config_call_back = mCallback;
    2884:	90 93 d3 02 	sts	0x02D3, r25
    2888:	80 93 d2 02 	sts	0x02D2, r24
}
    288c:	08 95       	ret

0000288e <_Z27can_prep_board_presence_msgP4sCAN>:
 arrangement" scheme will be worked out later.

The Model should be #defined in the "pin_definitions.h"
****************************************************************************/
void can_prep_board_presence_msg( sCAN* mMsg )
{
    288e:	cf 93       	push	r28
    2890:	df 93       	push	r29
    2892:	ec 01       	movw	r28, r24
	mMsg->id  = create_CAN_eid( ID_BOARD_PRESENCE_BROADCAST, MyInstance );
    2894:	81 e1       	ldi	r24, 0x11	; 17
    2896:	9c ef       	ldi	r25, 0xFC	; 252
    2898:	60 91 c3 02 	lds	r22, 0x02C3
    289c:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    28a0:	68 83       	st	Y, r22
    28a2:	79 83       	std	Y+1, r23	; 0x01
    28a4:	8a 83       	std	Y+2, r24	; 0x02
    28a6:	9b 83       	std	Y+3, r25	; 0x03
    mMsg->data[0] = BOARD_MODEL;
    28a8:	84 e0       	ldi	r24, 0x04	; 4
    28aa:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = MyInstance;
    28ac:	80 91 c3 02 	lds	r24, 0x02C3
    28b0:	8e 83       	std	Y+6, r24	; 0x06
    mMsg->data[2] = BoardStatus;
    28b2:	80 91 cd 02 	lds	r24, 0x02CD
    28b6:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = MappedBlock;
    28b8:	80 91 ce 02 	lds	r24, 0x02CE
    28bc:	88 87       	std	Y+8, r24	; 0x08
    mMsg->header.DLC	= 4;
    28be:	8c 81       	ldd	r24, Y+4	; 0x04
    28c0:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
    28c2:	88 60       	ori	r24, 0x08	; 8
    28c4:	8c 83       	std	Y+4, r24	; 0x04
}
    28c6:	df 91       	pop	r29
    28c8:	cf 91       	pop	r28
    28ca:	08 95       	ret

000028cc <_Z27can_prep_board_revision_msgP4sCAN>:

void can_prep_board_revision_msg( sCAN* mMsg )
{
    28cc:	cf 93       	push	r28
    28ce:	df 93       	push	r29
    28d0:	ec 01       	movw	r28, r24
	mMsg->id  = create_CAN_eid( ID_BOARD_REVISION, MyInstance );
    28d2:	82 e1       	ldi	r24, 0x12	; 18
    28d4:	9c ef       	ldi	r25, 0xFC	; 252
    28d6:	60 91 c3 02 	lds	r22, 0x02C3
    28da:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    28de:	68 83       	st	Y, r22
    28e0:	79 83       	std	Y+1, r23	; 0x01
    28e2:	8a 83       	std	Y+2, r24	; 0x02
    28e4:	9b 83       	std	Y+3, r25	; 0x03
	mMsg->data[0] = BOARD_MODEL;
    28e6:	84 e0       	ldi	r24, 0x04	; 4
    28e8:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = HARDWARE_REVISION;
    28ea:	81 e4       	ldi	r24, 0x41	; 65
    28ec:	8e 83       	std	Y+6, r24	; 0x06
    mMsg->data[2] = SOFTWARE_MAJOR;
    28ee:	81 e0       	ldi	r24, 0x01	; 1
    28f0:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = SOFTWARE_MINOR;
    28f2:	9f e0       	ldi	r25, 0x0F	; 15
    28f4:	98 87       	std	Y+8, r25	; 0x08
    mMsg->data[4] = lo(MANUFACTURER);
    28f6:	89 87       	std	Y+9, r24	; 0x09
    mMsg->data[5] = hi(MANUFACTURER);
    28f8:	1a 86       	std	Y+10, r1	; 0x0a
    mMsg->header.DLC 	= 6;
    28fa:	8c 81       	ldd	r24, Y+4	; 0x04
    28fc:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
    28fe:	8c 60       	ori	r24, 0x0C	; 12
    2900:	8c 83       	std	Y+4, r24	; 0x04
}
    2902:	df 91       	pop	r29
    2904:	cf 91       	pop	r28
    2906:	08 95       	ret

00002908 <_Z26can_prep_serial_number_msgP4sCAN>:

void can_prep_serial_number_msg( sCAN* mMsg )
{
    2908:	cf 93       	push	r28
    290a:	df 93       	push	r29
    290c:	ec 01       	movw	r28, r24
	mMsg->id      = create_CAN_eid( ID_BOARD_SERIAL_NUMBER, MyInstance );
    290e:	83 e1       	ldi	r24, 0x13	; 19
    2910:	9c ef       	ldi	r25, 0xFC	; 252
    2912:	60 91 c3 02 	lds	r22, 0x02C3
    2916:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    291a:	68 83       	st	Y, r22
    291c:	79 83       	std	Y+1, r23	; 0x01
    291e:	8a 83       	std	Y+2, r24	; 0x02
    2920:	9b 83       	std	Y+3, r25	; 0x03
	mMsg->data[0] = BOARD_MODEL;
    2922:	84 e0       	ldi	r24, 0x04	; 4
    2924:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = (SerialNumber & 0xFF000000) >> 24;	// MSB first
    2926:	86 e5       	ldi	r24, 0x56	; 86
    2928:	8e 83       	std	Y+6, r24	; 0x06
    mMsg->data[2] = (SerialNumber & 0x00FF0000) >> 16; 
    292a:	88 e7       	ldi	r24, 0x78	; 120
    292c:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = (SerialNumber & 0x0000FF00) >>  8; 
    292e:	8c e9       	ldi	r24, 0x9C	; 156
    2930:	88 87       	std	Y+8, r24	; 0x08
    mMsg->data[4] = (SerialNumber & 0x000000FF) >>  0;	// LSB 
    2932:	8e ed       	ldi	r24, 0xDE	; 222
    2934:	89 87       	std	Y+9, r24	; 0x09
    mMsg->header.DLC = 5;
    2936:	8c 81       	ldd	r24, Y+4	; 0x04
    2938:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
    293a:	8a 60       	ori	r24, 0x0A	; 10
    293c:	8c 83       	std	Y+4, r24	; 0x04
}
    293e:	df 91       	pop	r29
    2940:	cf 91       	pop	r28
    2942:	08 95       	ret

00002944 <_Z30can_prep_board_description_msgP4sCAN>:

void can_prep_board_description_msg( sCAN* mMsg )
{
    2944:	cf 93       	push	r28
    2946:	df 93       	push	r29
    2948:	ec 01       	movw	r28, r24
	byte chars_sent = 0;
	mMsg->id  = create_CAN_eid( ID_BOARD_DESCRIPTION, MyInstance );
    294a:	84 e1       	ldi	r24, 0x14	; 20
    294c:	9c ef       	ldi	r25, 0xFC	; 252
    294e:	60 91 c3 02 	lds	r22, 0x02C3
    2952:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2956:	68 83       	st	Y, r22
    2958:	79 83       	std	Y+1, r23	; 0x01
    295a:	8a 83       	std	Y+2, r24	; 0x02
    295c:	9b 83       	std	Y+3, r25	; 0x03
    mMsg->data[0] = Starting_Index;
    295e:	80 91 cf 02 	lds	r24, 0x02CF
    2962:	8d 83       	std	Y+5, r24	; 0x05
    2964:	90 e0       	ldi	r25, 0x00	; 0
    mMsg->data[4] = (SerialNumber & 0x000000FF) >>  0;	// LSB 
    mMsg->header.DLC = 5;
    mMsg->header.rtr = 0;
}

void can_prep_board_description_msg( sCAN* mMsg )
    2966:	de 01       	movw	r26, r28
    2968:	16 96       	adiw	r26, 0x06	; 6
    296a:	9c 01       	movw	r18, r24
    296c:	28 5f       	subi	r18, 0xF8	; 248
    296e:	3f 4f       	sbci	r19, 0xFF	; 255
	mMsg->id  = create_CAN_eid( ID_BOARD_DESCRIPTION, MyInstance );
    mMsg->data[0] = Starting_Index;
    byte length = min(8, strlen(BoardDescription));
    
   	for (int i=0; i<length; i++, chars_sent++)
	    mMsg->data[i+1] = pgm_read_byte(BoardDescription+Starting_Index+i);
    2970:	fc 01       	movw	r30, r24
    2972:	e4 58       	subi	r30, 0x84	; 132
    2974:	ff 4f       	sbci	r31, 0xFF	; 255
    2976:	e4 91       	lpm	r30, Z+
    2978:	ed 93       	st	X+, r30
    297a:	01 96       	adiw	r24, 0x01	; 1
	byte chars_sent = 0;
	mMsg->id  = create_CAN_eid( ID_BOARD_DESCRIPTION, MyInstance );
    mMsg->data[0] = Starting_Index;
    byte length = min(8, strlen(BoardDescription));
    
   	for (int i=0; i<length; i++, chars_sent++)
    297c:	82 17       	cp	r24, r18
    297e:	93 07       	cpc	r25, r19
    2980:	b9 f7       	brne	.-18     	; 0x2970 <_Z30can_prep_board_description_msgP4sCAN+0x2c>
	    mMsg->data[i+1] = pgm_read_byte(BoardDescription+Starting_Index+i);

    mMsg->header.DLC = chars_sent+1;
    2982:	8c 81       	ldd	r24, Y+4	; 0x04
    2984:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
    2986:	82 61       	ori	r24, 0x12	; 18
    2988:	8c 83       	std	Y+4, r24	; 0x04
}
    298a:	df 91       	pop	r29
    298c:	cf 91       	pop	r28
    298e:	08 95       	ret

00002990 <_Z24can_board_presence_replyv>:
			contains the 4 bit pattern.  If the board only has 3 leds, then they 
			will use the lowest 3 bits of this nibble.
**************************************************************/
void can_board_presence_reply(  )
{
 	switch(Board_presence_response_type)
    2990:	80 91 d4 02 	lds	r24, 0x02D4
    2994:	81 30       	cpi	r24, 0x01	; 1
    2996:	d9 f0       	breq	.+54     	; 0x29ce <_Z24can_board_presence_replyv+0x3e>
    2998:	81 30       	cpi	r24, 0x01	; 1
    299a:	28 f0       	brcs	.+10     	; 0x29a6 <_Z24can_board_presence_replyv+0x16>
    299c:	82 30       	cpi	r24, 0x02	; 2
    299e:	09 f1       	breq	.+66     	; 0x29e2 <_Z24can_board_presence_replyv+0x52>
    29a0:	83 30       	cpi	r24, 0x03	; 3
    29a2:	59 f0       	breq	.+22     	; 0x29ba <_Z24can_board_presence_replyv+0x2a>
    29a4:	08 95       	ret
	{
	case 0 :can_prep_board_presence_msg	( &msg2    );
    29a6:	87 e9       	ldi	r24, 0x97	; 151
    29a8:	92 e0       	ldi	r25, 0x02	; 2
    29aa:	0e 94 47 14 	call	0x288e	; 0x288e <_Z27can_prep_board_presence_msgP4sCAN>
			can_send_msg_no_wait		( 2, &msg2 );
    29ae:	82 e0       	ldi	r24, 0x02	; 2
    29b0:	67 e9       	ldi	r22, 0x97	; 151
    29b2:	72 e0       	ldi	r23, 0x02	; 2
    29b4:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
			break;
    29b8:	08 95       	ret
			can_send_msg_no_wait		( 2, &msg2 );
			break;
	case 2 :can_prep_serial_number_msg 	( &msg2    );		
			can_send_msg_no_wait		( 2, &msg2 );
			break;
	case 3 :can_prep_board_description_msg	( &msg2    );
    29ba:	87 e9       	ldi	r24, 0x97	; 151
    29bc:	92 e0       	ldi	r25, 0x02	; 2
    29be:	0e 94 a2 14 	call	0x2944	; 0x2944 <_Z30can_prep_board_description_msgP4sCAN>
			can_send_msg_no_wait			( 2, &msg2 );
    29c2:	82 e0       	ldi	r24, 0x02	; 2
    29c4:	67 e9       	ldi	r22, 0x97	; 151
    29c6:	72 e0       	ldi	r23, 0x02	; 2
    29c8:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
    29cc:	08 95       	ret
 	switch(Board_presence_response_type)
	{
	case 0 :can_prep_board_presence_msg	( &msg2    );
			can_send_msg_no_wait		( 2, &msg2 );
			break;
	case 1 :can_prep_board_revision_msg	( &msg2    );
    29ce:	87 e9       	ldi	r24, 0x97	; 151
    29d0:	92 e0       	ldi	r25, 0x02	; 2
    29d2:	0e 94 66 14 	call	0x28cc	; 0x28cc <_Z27can_prep_board_revision_msgP4sCAN>
			can_send_msg_no_wait		( 2, &msg2 );
    29d6:	82 e0       	ldi	r24, 0x02	; 2
    29d8:	67 e9       	ldi	r22, 0x97	; 151
    29da:	72 e0       	ldi	r23, 0x02	; 2
    29dc:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
			break;
    29e0:	08 95       	ret
	case 2 :can_prep_serial_number_msg 	( &msg2    );		
    29e2:	87 e9       	ldi	r24, 0x97	; 151
    29e4:	92 e0       	ldi	r25, 0x02	; 2
    29e6:	0e 94 84 14 	call	0x2908	; 0x2908 <_Z26can_prep_serial_number_msgP4sCAN>
			can_send_msg_no_wait		( 2, &msg2 );
    29ea:	82 e0       	ldi	r24, 0x02	; 2
    29ec:	67 e9       	ldi	r22, 0x97	; 151
    29ee:	72 e0       	ldi	r23, 0x02	; 2
    29f0:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
			break;
    29f4:	08 95       	ret

000029f6 <_Z19can_board_timeslicev>:
{	
/* PROB:  
		Could do 1 at a time, but if requested too quickly, then 
		the first request gets overwritten by the 2nd.
*/
	if ((System_Send_Status&0x01)==1) {			// Send channel 1 msg !
    29f6:	80 91 d0 02 	lds	r24, 0x02D0
    29fa:	80 fd       	sbrc	r24, 0
    29fc:	56 c0       	rjmp	.+172    	; 0x2aaa <_Z19can_board_timeslicev+0xb4>
		can_send_msg_no_wait( 0, &msg1 );
		System_Send_Status &= (~0x01);
	}
	if ((System_Send_Status&0x02)==2) {			// Send channel 2 msg !
    29fe:	81 fd       	sbrc	r24, 1
    2a00:	49 c0       	rjmp	.+146    	; 0x2a94 <_Z19can_board_timeslicev+0x9e>
		can_send_msg_no_wait( 2, &msg2 );
		System_Send_Status &= (~0x02);
	}
	if ((System_Send_Status&0x04)==4) {			// Reread Configuration & send
    2a02:	82 fd       	sbrc	r24, 2
    2a04:	32 c0       	rjmp	.+100    	; 0x2a6a <_Z19can_board_timeslicev+0x74>
		can_prep_instance_request( &msg2, MyInstance );
		can_send_msg_no_wait( 0, &msg2 );
		System_Send_Status &= (~0x04);		
		sei();
	}
	if ((System_Send_Status&0x08)==0x08) {		// Save Configuration & send
    2a06:	83 fd       	sbrc	r24, 3
    2a08:	26 c0       	rjmp	.+76     	; 0x2a56 <_Z19can_board_timeslicev+0x60>
		cli();
		save_configuration();
		System_Send_Status &= (~0x08);
		sei();
	}
	if ((System_Send_Status&0x10)==0x10) {		// Save all calibration & send
    2a0a:	84 fd       	sbrc	r24, 4
    2a0c:	1a c0       	rjmp	.+52     	; 0x2a42 <_Z19can_board_timeslicev+0x4c>
		cli(); 
		save_cal();
		System_Send_Status &= (~0x10);
		sei();
	}
	if ((System_Send_Status & 0x20)==0x20) {	// Board presence:
    2a0e:	85 ff       	sbrs	r24, 5
    2a10:	0d c0       	rjmp	.+26     	; 0x2a2c <_Z19can_board_timeslicev+0x36>
		// To prevent collisions between boards, delay by the instance id
		// assigned to this board.  (Should be unique on the network).		
		if ((Board_presence_delay--)==0)
    2a12:	80 91 0c 01 	lds	r24, 0x010C
    2a16:	90 91 0d 01 	lds	r25, 0x010D
    2a1a:	9c 01       	movw	r18, r24
    2a1c:	21 50       	subi	r18, 0x01	; 1
    2a1e:	30 40       	sbci	r19, 0x00	; 0
    2a20:	30 93 0d 01 	sts	0x010D, r19
    2a24:	20 93 0c 01 	sts	0x010C, r18
    2a28:	00 97       	sbiw	r24, 0x00	; 0
    2a2a:	09 f0       	breq	.+2      	; 0x2a2e <_Z19can_board_timeslicev+0x38>
    2a2c:	08 95       	ret
		{
			cli();
    2a2e:	f8 94       	cli
			can_board_presence_reply( );
    2a30:	0e 94 c8 14 	call	0x2990	; 0x2990 <_Z24can_board_presence_replyv>
			System_Send_Status &= (~0x20);
    2a34:	80 91 d0 02 	lds	r24, 0x02D0
    2a38:	8f 7d       	andi	r24, 0xDF	; 223
    2a3a:	80 93 d0 02 	sts	0x02D0, r24
			sei();
    2a3e:	78 94       	sei
    2a40:	08 95       	ret
		save_configuration();
		System_Send_Status &= (~0x08);
		sei();
	}
	if ((System_Send_Status&0x10)==0x10) {		// Save all calibration & send
		cli(); 
    2a42:	f8 94       	cli
		save_cal();
    2a44:	0e 94 3c 07 	call	0xe78	; 0xe78 <_Z8save_calv>
		System_Send_Status &= (~0x10);
    2a48:	80 91 d0 02 	lds	r24, 0x02D0
    2a4c:	8f 7e       	andi	r24, 0xEF	; 239
    2a4e:	80 93 d0 02 	sts	0x02D0, r24
		sei();
    2a52:	78 94       	sei
    2a54:	dc cf       	rjmp	.-72     	; 0x2a0e <_Z19can_board_timeslicev+0x18>
		can_send_msg_no_wait( 0, &msg2 );
		System_Send_Status &= (~0x04);		
		sei();
	}
	if ((System_Send_Status&0x08)==0x08) {		// Save Configuration & send
		cli();
    2a56:	f8 94       	cli
		save_configuration();
    2a58:	0e 94 1f 1c 	call	0x383e	; 0x383e <_Z18save_configurationv>
		System_Send_Status &= (~0x08);
    2a5c:	80 91 d0 02 	lds	r24, 0x02D0
    2a60:	87 7f       	andi	r24, 0xF7	; 247
    2a62:	80 93 d0 02 	sts	0x02D0, r24
		sei();
    2a66:	78 94       	sei
    2a68:	d0 cf       	rjmp	.-96     	; 0x2a0a <_Z19can_board_timeslicev+0x14>
	if ((System_Send_Status&0x02)==2) {			// Send channel 2 msg !
		can_send_msg_no_wait( 2, &msg2 );
		System_Send_Status &= (~0x02);
	}
	if ((System_Send_Status&0x04)==4) {			// Reread Configuration & send
		cli();
    2a6a:	f8 94       	cli
		// RUIN VALUES TO PROVE THE READ WORKS! no, it works.
		//MyInstance=0xAA;  Confirmed=0xAA;  sys_config_byte=0xAA;		
		read_configuration();
    2a6c:	0e 94 79 1c 	call	0x38f2	; 0x38f2 <_Z18read_configurationv>
		can_prep_instance_request( &msg2, MyInstance );
    2a70:	87 e9       	ldi	r24, 0x97	; 151
    2a72:	92 e0       	ldi	r25, 0x02	; 2
    2a74:	60 91 c3 02 	lds	r22, 0x02C3
    2a78:	0e 94 39 13 	call	0x2672	; 0x2672 <_Z25can_prep_instance_requestP4sCANh>
		can_send_msg_no_wait( 0, &msg2 );
    2a7c:	80 e0       	ldi	r24, 0x00	; 0
    2a7e:	67 e9       	ldi	r22, 0x97	; 151
    2a80:	72 e0       	ldi	r23, 0x02	; 2
    2a82:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
		System_Send_Status &= (~0x04);		
    2a86:	80 91 d0 02 	lds	r24, 0x02D0
    2a8a:	8b 7f       	andi	r24, 0xFB	; 251
    2a8c:	80 93 d0 02 	sts	0x02D0, r24
		sei();
    2a90:	78 94       	sei
    2a92:	b9 cf       	rjmp	.-142    	; 0x2a06 <_Z19can_board_timeslicev+0x10>
	if ((System_Send_Status&0x01)==1) {			// Send channel 1 msg !
		can_send_msg_no_wait( 0, &msg1 );
		System_Send_Status &= (~0x01);
	}
	if ((System_Send_Status&0x02)==2) {			// Send channel 2 msg !
		can_send_msg_no_wait( 2, &msg2 );
    2a94:	82 e0       	ldi	r24, 0x02	; 2
    2a96:	67 e9       	ldi	r22, 0x97	; 151
    2a98:	72 e0       	ldi	r23, 0x02	; 2
    2a9a:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
		System_Send_Status &= (~0x02);
    2a9e:	80 91 d0 02 	lds	r24, 0x02D0
    2aa2:	8d 7f       	andi	r24, 0xFD	; 253
    2aa4:	80 93 d0 02 	sts	0x02D0, r24
    2aa8:	ac cf       	rjmp	.-168    	; 0x2a02 <_Z19can_board_timeslicev+0xc>
/* PROB:  
		Could do 1 at a time, but if requested too quickly, then 
		the first request gets overwritten by the 2nd.
*/
	if ((System_Send_Status&0x01)==1) {			// Send channel 1 msg !
		can_send_msg_no_wait( 0, &msg1 );
    2aaa:	80 e0       	ldi	r24, 0x00	; 0
    2aac:	68 e8       	ldi	r22, 0x88	; 136
    2aae:	72 e0       	ldi	r23, 0x02	; 2
    2ab0:	0e 94 9b 11 	call	0x2336	; 0x2336 <_Z20can_send_msg_no_waithP4sCAN>
		System_Send_Status &= (~0x01);
    2ab4:	80 91 d0 02 	lds	r24, 0x02D0
    2ab8:	8e 7f       	andi	r24, 0xFE	; 254
    2aba:	80 93 d0 02 	sts	0x02D0, r24
    2abe:	9f cf       	rjmp	.-194    	; 0x29fe <_Z19can_board_timeslicev+0x8>

00002ac0 <_Z18can_prep_configureP4sCAN>:
    mMsg->header.DLC = chars_sent+1;
    mMsg->header.rtr = 0;
}

void can_prep_configure( sCAN* mMsg )
{
    2ac0:	cf 93       	push	r28
    2ac2:	df 93       	push	r29
    2ac4:	ec 01       	movw	r28, r24
	mMsg->id  = create_CAN_eid( ID_SYSTEM_CONFIGURE_REPORT, MyInstance );
    2ac6:	87 e2       	ldi	r24, 0x27	; 39
    2ac8:	9c ef       	ldi	r25, 0xFC	; 252
    2aca:	60 91 c3 02 	lds	r22, 0x02C3
    2ace:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2ad2:	68 83       	st	Y, r22
    2ad4:	79 83       	std	Y+1, r23	; 0x01
    2ad6:	8a 83       	std	Y+2, r24	; 0x02
    2ad8:	9b 83       	std	Y+3, r25	; 0x03
    mMsg->data[0] = config_byte_1;
    2ada:	80 91 40 03 	lds	r24, 0x0340
    2ade:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = config_byte_2;
    2ae0:	80 91 41 03 	lds	r24, 0x0341
    2ae4:	8e 83       	std	Y+6, r24	; 0x06
    mMsg->data[2] = config_byte_3;
    2ae6:	80 91 42 03 	lds	r24, 0x0342
    2aea:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = config_byte_4;
    2aec:	80 91 43 03 	lds	r24, 0x0343
    2af0:	88 87       	std	Y+8, r24	; 0x08
    mMsg->header.DLC	= 4;
    2af2:	8c 81       	ldd	r24, Y+4	; 0x04
    2af4:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
    2af6:	88 60       	ori	r24, 0x08	; 8
    2af8:	8c 83       	std	Y+4, r24	; 0x04
}
    2afa:	df 91       	pop	r29
    2afc:	cf 91       	pop	r28
    2afe:	08 95       	ret

00002b00 <_Z23can_board_msg_responderP4sCAN>:
   specify the board which board the LED is intended for.  Since this
   filtering will likely be in hardware, we don't need to check this
   in the CAN software callback function.
**********************************************************************/
BOOL can_board_msg_responder( sCAN* mMsg )
{
    2b00:	cf 93       	push	r28
    2b02:	df 93       	push	r29
    2b04:	ec 01       	movw	r28, r24
	if ( match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, MyInstance)) ||
    2b06:	85 e1       	ldi	r24, 0x15	; 21
    2b08:	90 e0       	ldi	r25, 0x00	; 0
    2b0a:	60 91 c3 02 	lds	r22, 0x02C3
    2b0e:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2b12:	9b 01       	movw	r18, r22
    2b14:	ac 01       	movw	r20, r24
    2b16:	68 81       	ld	r22, Y
    2b18:	79 81       	ldd	r23, Y+1	; 0x01
    2b1a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b1c:	9b 81       	ldd	r25, Y+3	; 0x03
    2b1e:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
    2b22:	88 23       	and	r24, r24
    2b24:	39 f0       	breq	.+14     	; 0x2b34 <_Z23can_board_msg_responderP4sCAN+0x34>
	     match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, 0xFF)) )
	{
		can_parse_led_request( mMsg );				// in leds.c
    2b26:	ce 01       	movw	r24, r28
    2b28:	0e 94 3e 18 	call	0x307c	; 0x307c <_Z21can_parse_led_requestP4sCAN>
		return TRUE;
    2b2c:	81 e0       	ldi	r24, 0x01	; 1
		}
		return TRUE;
	}
	//MotorState = MOTOR_REQUEST_PENDING;
	return FALSE;
}
    2b2e:	df 91       	pop	r29
    2b30:	cf 91       	pop	r28
    2b32:	08 95       	ret
   in the CAN software callback function.
**********************************************************************/
BOOL can_board_msg_responder( sCAN* mMsg )
{
	if ( match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, MyInstance)) ||
	     match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, 0xFF)) )
    2b34:	85 e1       	ldi	r24, 0x15	; 21
    2b36:	90 e0       	ldi	r25, 0x00	; 0
    2b38:	6f ef       	ldi	r22, 0xFF	; 255
    2b3a:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2b3e:	9b 01       	movw	r18, r22
    2b40:	ac 01       	movw	r20, r24
    2b42:	68 81       	ld	r22, Y
    2b44:	79 81       	ldd	r23, Y+1	; 0x01
    2b46:	8a 81       	ldd	r24, Y+2	; 0x02
    2b48:	9b 81       	ldd	r25, Y+3	; 0x03
    2b4a:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
   filtering will likely be in hardware, we don't need to check this
   in the CAN software callback function.
**********************************************************************/
BOOL can_board_msg_responder( sCAN* mMsg )
{
	if ( match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, MyInstance)) ||
    2b4e:	88 23       	and	r24, r24
    2b50:	51 f7       	brne	.-44     	; 0x2b26 <_Z23can_board_msg_responderP4sCAN+0x26>
	     match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, 0xFF)) )
	{
		can_parse_led_request( mMsg );				// in leds.c
		return TRUE;
	} else if ( id_match( mMsg->id, create_CAN_eid	(ID_BOARD_PRESENCE_REQUEST, 0)) )
    2b52:	80 e1       	ldi	r24, 0x10	; 16
    2b54:	9c ef       	ldi	r25, 0xFC	; 252
    2b56:	60 e0       	ldi	r22, 0x00	; 0
    2b58:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2b5c:	9b 01       	movw	r18, r22
    2b5e:	ac 01       	movw	r20, r24
    2b60:	68 81       	ld	r22, Y
    2b62:	79 81       	ldd	r23, Y+1	; 0x01
    2b64:	8a 81       	ldd	r24, Y+2	; 0x02
    2b66:	9b 81       	ldd	r25, Y+3	; 0x03
    2b68:	0e 94 33 14 	call	0x2866	; 0x2866 <_Z8id_match6idTypeS_>
    2b6c:	88 23       	and	r24, r24
    2b6e:	91 f0       	breq	.+36     	; 0x2b94 <_Z23can_board_msg_responderP4sCAN+0x94>
			There's contention.
			Need to delay by the instance number of timeslices.
			See can_board_timeslice_100ms() below.
		*/
		//protected_led_on( 3 );      
		System_Send_Status			 |=0x20;
    2b70:	80 91 d0 02 	lds	r24, 0x02D0
    2b74:	80 62       	ori	r24, 0x20	; 32
    2b76:	80 93 d0 02 	sts	0x02D0, r24
		Board_presence_response_type = mMsg->data[0];
    2b7a:	8d 81       	ldd	r24, Y+5	; 0x05
    2b7c:	80 93 d4 02 	sts	0x02D4, r24
		Board_presence_delay 		 = MyInstance;
    2b80:	80 91 c3 02 	lds	r24, 0x02C3
    2b84:	80 93 0c 01 	sts	0x010C, r24
    2b88:	10 92 0d 01 	sts	0x010D, r1
		return TRUE;
    2b8c:	81 e0       	ldi	r24, 0x01	; 1
		}
		return TRUE;
	}
	//MotorState = MOTOR_REQUEST_PENDING;
	return FALSE;
}
    2b8e:	df 91       	pop	r29
    2b90:	cf 91       	pop	r28
    2b92:	08 95       	ret
		System_Send_Status			 |=0x20;
		Board_presence_response_type = mMsg->data[0];
		Board_presence_delay 		 = MyInstance;
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid		(ID_SYSTEM_CONFIGURE, MyInstance)) )
    2b94:	82 e2       	ldi	r24, 0x22	; 34
    2b96:	9c ef       	ldi	r25, 0xFC	; 252
    2b98:	60 91 c3 02 	lds	r22, 0x02C3
    2b9c:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2ba0:	9b 01       	movw	r18, r22
    2ba2:	ac 01       	movw	r20, r24
    2ba4:	68 81       	ld	r22, Y
    2ba6:	79 81       	ldd	r23, Y+1	; 0x01
    2ba8:	8a 81       	ldd	r24, Y+2	; 0x02
    2baa:	9b 81       	ldd	r25, Y+3	; 0x03
    2bac:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
    2bb0:	88 23       	and	r24, r24
    2bb2:	f1 f0       	breq	.+60     	; 0x2bf0 <_Z23can_board_msg_responderP4sCAN+0xf0>
	{
		if ( (mMsg->data[0] & 0x10) == 0x10)		// Read Config command
    2bb4:	8d 81       	ldd	r24, Y+5	; 0x05
    2bb6:	84 ff       	sbrs	r24, 4
    2bb8:	14 c0       	rjmp	.+40     	; 0x2be2 <_Z23can_board_msg_responderP4sCAN+0xe2>
		{
			can_prep_configure( &msg1 ); 
    2bba:	88 e8       	ldi	r24, 0x88	; 136
    2bbc:	92 e0       	ldi	r25, 0x02	; 2
    2bbe:	0e 94 60 15 	call	0x2ac0	; 0x2ac0 <_Z18can_prep_configureP4sCAN>
			System_Send_Status = 1;
    2bc2:	81 e0       	ldi	r24, 0x01	; 1
    2bc4:	80 93 d0 02 	sts	0x02D0, r24
			can_parse_configure_request( mMsg );	// in configuration.c
			System_Send_Status = 8;					// Save configuration!
		}
		// May want a callback here as well.  Some modules need to do things
		// as a consequence - ie accelerometers needs to send a special code
		if (config_call_back != NULL)
    2bc8:	e0 91 d2 02 	lds	r30, 0x02D2
    2bcc:	f0 91 d3 02 	lds	r31, 0x02D3
    2bd0:	30 97       	sbiw	r30, 0x00	; 0
    2bd2:	19 f1       	breq	.+70     	; 0x2c1a <_Z23can_board_msg_responderP4sCAN+0x11a>
			config_call_back( mMsg->data[0] & 0x0F );
    2bd4:	8d 81       	ldd	r24, Y+5	; 0x05
    2bd6:	8f 70       	andi	r24, 0x0F	; 15
    2bd8:	09 95       	icall
		return TRUE;
    2bda:	81 e0       	ldi	r24, 0x01	; 1
		}
		return TRUE;
	}
	//MotorState = MOTOR_REQUEST_PENDING;
	return FALSE;
}
    2bdc:	df 91       	pop	r29
    2bde:	cf 91       	pop	r28
    2be0:	08 95       	ret
		if ( (mMsg->data[0] & 0x10) == 0x10)		// Read Config command
		{
			can_prep_configure( &msg1 ); 
			System_Send_Status = 1;
		} else {
			can_parse_configure_request( mMsg );	// in configuration.c
    2be2:	ce 01       	movw	r24, r28
    2be4:	0e 94 41 1b 	call	0x3682	; 0x3682 <_Z27can_parse_configure_requestP4sCAN>
			System_Send_Status = 8;					// Save configuration!
    2be8:	88 e0       	ldi	r24, 0x08	; 8
    2bea:	80 93 d0 02 	sts	0x02D0, r24
    2bee:	ec cf       	rjmp	.-40     	; 0x2bc8 <_Z23can_board_msg_responderP4sCAN+0xc8>
		// as a consequence - ie accelerometers needs to send a special code
		if (config_call_back != NULL)
			config_call_back( mMsg->data[0] & 0x0F );
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, MyInstance)) ||
    2bf0:	81 e2       	ldi	r24, 0x21	; 33
    2bf2:	9c ef       	ldi	r25, 0xFC	; 252
    2bf4:	60 91 c3 02 	lds	r22, 0x02C3
    2bf8:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2bfc:	9b 01       	movw	r18, r22
    2bfe:	ac 01       	movw	r20, r24
    2c00:	68 81       	ld	r22, Y
    2c02:	79 81       	ldd	r23, Y+1	; 0x01
    2c04:	8a 81       	ldd	r24, Y+2	; 0x02
    2c06:	9b 81       	ldd	r25, Y+3	; 0x03
    2c08:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
    2c0c:	88 23       	and	r24, r24
    2c0e:	39 f0       	breq	.+14     	; 0x2c1e <_Z23can_board_msg_responderP4sCAN+0x11e>
		      match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, 0xFF)) )
	{
		System_Send_Status=8;
    2c10:	88 e0       	ldi	r24, 0x08	; 8
    2c12:	80 93 d0 02 	sts	0x02D0, r24
		//ShutDownState = SHUTDOWN_PENDING;
		return TRUE;
    2c16:	81 e0       	ldi	r24, 0x01	; 1
    2c18:	8a cf       	rjmp	.-236    	; 0x2b2e <_Z23can_board_msg_responderP4sCAN+0x2e>
					
					// MyInstance updated in process function below.
			} else if (Confirmed == NOT_CLAIMED)
				can_process_instance_request( mMsg );	// bumps the MyInstance
		}
		return TRUE;
    2c1a:	81 e0       	ldi	r24, 0x01	; 1
    2c1c:	88 cf       	rjmp	.-240    	; 0x2b2e <_Z23can_board_msg_responderP4sCAN+0x2e>
		if (config_call_back != NULL)
			config_call_back( mMsg->data[0] & 0x0F );
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, MyInstance)) ||
		      match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, 0xFF)) )
    2c1e:	81 e2       	ldi	r24, 0x21	; 33
    2c20:	9c ef       	ldi	r25, 0xFC	; 252
    2c22:	6f ef       	ldi	r22, 0xFF	; 255
    2c24:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2c28:	9b 01       	movw	r18, r22
    2c2a:	ac 01       	movw	r20, r24
    2c2c:	68 81       	ld	r22, Y
    2c2e:	79 81       	ldd	r23, Y+1	; 0x01
    2c30:	8a 81       	ldd	r24, Y+2	; 0x02
    2c32:	9b 81       	ldd	r25, Y+3	; 0x03
    2c34:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
		// as a consequence - ie accelerometers needs to send a special code
		if (config_call_back != NULL)
			config_call_back( mMsg->data[0] & 0x0F );
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, MyInstance)) ||
    2c38:	88 23       	and	r24, r24
    2c3a:	51 f7       	brne	.-44     	; 0x2c10 <_Z23can_board_msg_responderP4sCAN+0x110>
	{
		System_Send_Status=8;
		//ShutDownState = SHUTDOWN_PENDING;
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_INSTANCE_ASSIGN, MyInstance)) )
    2c3c:	85 e2       	ldi	r24, 0x25	; 37
    2c3e:	9c ef       	ldi	r25, 0xFC	; 252
    2c40:	60 91 c3 02 	lds	r22, 0x02C3
    2c44:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2c48:	9b 01       	movw	r18, r22
    2c4a:	ac 01       	movw	r20, r24
    2c4c:	68 81       	ld	r22, Y
    2c4e:	79 81       	ldd	r23, Y+1	; 0x01
    2c50:	8a 81       	ldd	r24, Y+2	; 0x02
    2c52:	9b 81       	ldd	r25, Y+3	; 0x03
    2c54:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
    2c58:	88 23       	and	r24, r24
    2c5a:	49 f5       	brne	.+82     	; 0x2cae <_Z23can_board_msg_responderP4sCAN+0x1ae>
		save_configuration();
   		can_remove_instance_from_filter( 1 );
		can_add_instance_to_filter     ( 1, MyInstance );
		return TRUE;
	}
	else if (match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, MyInstance)) || 
    2c5c:	86 e2       	ldi	r24, 0x26	; 38
    2c5e:	9c ef       	ldi	r25, 0xFC	; 252
    2c60:	60 91 c3 02 	lds	r22, 0x02C3
    2c64:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2c68:	9b 01       	movw	r18, r22
    2c6a:	ac 01       	movw	r20, r24
    2c6c:	68 81       	ld	r22, Y
    2c6e:	79 81       	ldd	r23, Y+1	; 0x01
    2c70:	8a 81       	ldd	r24, Y+2	; 0x02
    2c72:	9b 81       	ldd	r25, Y+3	; 0x03
    2c74:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
    2c78:	88 23       	and	r24, r24
    2c7a:	61 f1       	breq	.+88     	; 0x2cd4 <_Z23can_board_msg_responderP4sCAN+0x1d4>
	         match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, 0xFF)) )
	{
		if (mMsg->header.DLC == 2)
    2c7c:	8c 81       	ldd	r24, Y+4	; 0x04
    2c7e:	8e 71       	andi	r24, 0x1E	; 30
    2c80:	84 30       	cpi	r24, 0x04	; 4
    2c82:	59 f6       	brne	.-106    	; 0x2c1a <_Z23can_board_msg_responderP4sCAN+0x11a>
		{
			word passcode = (mMsg->data[0]<<8) | (mMsg->data[1]);		
    2c84:	3d 81       	ldd	r19, Y+5	; 0x05
    2c86:	20 e0       	ldi	r18, 0x00	; 0
    2c88:	8e 81       	ldd	r24, Y+6	; 0x06
    2c8a:	90 e0       	ldi	r25, 0x00	; 0
    2c8c:	82 2b       	or	r24, r18
    2c8e:	93 2b       	or	r25, r19
			byte match  = (passcode == 0x1234);
			/* DONT CALL THIS: make_system_new_board( passcode );  We do the sequencing immediately
			   and therefore the NewBoard never has to (and should not) ever get changed. 
			   As it's name implies, it is only once per board - after the manufacturer. */
			if (match)
    2c90:	22 e1       	ldi	r18, 0x12	; 18
    2c92:	84 33       	cpi	r24, 0x34	; 52
    2c94:	92 07       	cpc	r25, r18
    2c96:	09 f6       	brne	.-126    	; 0x2c1a <_Z23can_board_msg_responderP4sCAN+0x11a>
			{			
				init_path 	  = 0x55;
    2c98:	85 e5       	ldi	r24, 0x55	; 85
    2c9a:	80 93 cb 02 	sts	0x02CB, r24
				init_complete = FALSE;
    2c9e:	10 92 c5 02 	sts	0x02C5, r1
				Confirmed     = NOT_CLAIMED;
    2ca2:	10 92 c4 02 	sts	0x02C4, r1
				can_instance_init();		// This fires off the sequencing right away.
    2ca6:	0e 94 05 13 	call	0x260a	; 0x260a <_Z17can_instance_initv>
											// no wait till next boot.  This works well!
			}
		}
		return TRUE;
    2caa:	81 e0       	ldi	r24, 0x01	; 1
    2cac:	40 cf       	rjmp	.-384    	; 0x2b2e <_Z23can_board_msg_responderP4sCAN+0x2e>
		//ShutDownState = SHUTDOWN_PENDING;
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_INSTANCE_ASSIGN, MyInstance)) )
	{
		Confirmed  = CLAIMED;
    2cae:	81 e0       	ldi	r24, 0x01	; 1
    2cb0:	80 93 c4 02 	sts	0x02C4, r24
		MyInstance = mMsg->data[0];
    2cb4:	8d 81       	ldd	r24, Y+5	; 0x05
    2cb6:	80 93 c3 02 	sts	0x02C3, r24
		save_configuration();
    2cba:	0e 94 1f 1c 	call	0x383e	; 0x383e <_Z18save_configurationv>
   		can_remove_instance_from_filter( 1 );
    2cbe:	81 e0       	ldi	r24, 0x01	; 1
    2cc0:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <_Z31can_remove_instance_from_filterh>
		can_add_instance_to_filter     ( 1, MyInstance );
    2cc4:	60 91 c3 02 	lds	r22, 0x02C3
    2cc8:	81 e0       	ldi	r24, 0x01	; 1
    2cca:	70 e0       	ldi	r23, 0x00	; 0
    2ccc:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <_Z26can_add_instance_to_filterht>
		return TRUE;
    2cd0:	81 e0       	ldi	r24, 0x01	; 1
    2cd2:	2d cf       	rjmp	.-422    	; 0x2b2e <_Z23can_board_msg_responderP4sCAN+0x2e>
	}
	else if (match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, MyInstance)) || 
	         match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, 0xFF)) )
    2cd4:	86 e2       	ldi	r24, 0x26	; 38
    2cd6:	9c ef       	ldi	r25, 0xFC	; 252
    2cd8:	6f ef       	ldi	r22, 0xFF	; 255
    2cda:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2cde:	9b 01       	movw	r18, r22
    2ce0:	ac 01       	movw	r20, r24
    2ce2:	68 81       	ld	r22, Y
    2ce4:	79 81       	ldd	r23, Y+1	; 0x01
    2ce6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ce8:	9b 81       	ldd	r25, Y+3	; 0x03
    2cea:	0e 94 26 14 	call	0x284c	; 0x284c <_Z5match6idTypeS_>
		save_configuration();
   		can_remove_instance_from_filter( 1 );
		can_add_instance_to_filter     ( 1, MyInstance );
		return TRUE;
	}
	else if (match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, MyInstance)) || 
    2cee:	88 23       	and	r24, r24
    2cf0:	29 f6       	brne	.-118    	; 0x2c7c <_Z23can_board_msg_responderP4sCAN+0x17c>
											// no wait till next boot.  This works well!
			}
		}
		return TRUE;
	}	
	else if ( id_match( mMsg->id, create_CAN_eid	(ID_INSTANCE_CLAIM, 0)) )
    2cf2:	83 e2       	ldi	r24, 0x23	; 35
    2cf4:	9c ef       	ldi	r25, 0xFC	; 252
    2cf6:	60 e0       	ldi	r22, 0x00	; 0
    2cf8:	0e 94 12 14 	call	0x2824	; 0x2824 <_Z14create_CAN_eidth>
    2cfc:	9b 01       	movw	r18, r22
    2cfe:	ac 01       	movw	r20, r24
    2d00:	68 81       	ld	r22, Y
    2d02:	79 81       	ldd	r23, Y+1	; 0x01
    2d04:	8a 81       	ldd	r24, Y+2	; 0x02
    2d06:	9b 81       	ldd	r25, Y+3	; 0x03
    2d08:	0e 94 33 14 	call	0x2866	; 0x2866 <_Z8id_match6idTypeS_>
    2d0c:	88 23       	and	r24, r24
    2d0e:	09 f4       	brne	.+2      	; 0x2d12 <_Z23can_board_msg_responderP4sCAN+0x212>
    2d10:	0e cf       	rjmp	.-484    	; 0x2b2e <_Z23can_board_msg_responderP4sCAN+0x2e>
		// Abort any ID_INSTANCE_CLAIM, TX pending.
		// unless it already was sucessfully transmitted.
		//  Do not use : get_instance(mMsg->id) because during the sequence, the 
		//  id is the random delay number.  The actual id is in the message!
		byte instance = mMsg->data[0];
		if (instance == MyInstance) 
    2d12:	9d 81       	ldd	r25, Y+5	; 0x05
    2d14:	80 91 c3 02 	lds	r24, 0x02C3
    2d18:	98 17       	cp	r25, r24
    2d1a:	09 f0       	breq	.+2      	; 0x2d1e <_Z23can_board_msg_responderP4sCAN+0x21e>
    2d1c:	7e cf       	rjmp	.-260    	; 0x2c1a <_Z23can_board_msg_responderP4sCAN+0x11a>
		{
			if (Confirmed == CLAIM_PENDING)
    2d1e:	80 91 c4 02 	lds	r24, 0x02C4
    2d22:	80 32       	cpi	r24, 0x20	; 32
    2d24:	41 f0       	breq	.+16     	; 0x2d36 <_Z23can_board_msg_responderP4sCAN+0x236>
	
					Confirmed = NOT_CLAIMED; 			// 
					can_process_instance_request( mMsg );	// bumps the MyInstance	
					
					// MyInstance updated in process function below.
			} else if (Confirmed == NOT_CLAIMED)
    2d26:	88 23       	and	r24, r24
    2d28:	09 f0       	breq	.+2      	; 0x2d2c <_Z23can_board_msg_responderP4sCAN+0x22c>
    2d2a:	77 cf       	rjmp	.-274    	; 0x2c1a <_Z23can_board_msg_responderP4sCAN+0x11a>
				can_process_instance_request( mMsg );	// bumps the MyInstance
    2d2c:	ce 01       	movw	r24, r28
    2d2e:	0e 94 08 14 	call	0x2810	; 0x2810 <_Z28can_process_instance_requestP4sCAN>
		}
		return TRUE;
    2d32:	81 e0       	ldi	r24, 0x01	; 1
    2d34:	fc ce       	rjmp	.-520    	; 0x2b2e <_Z23can_board_msg_responderP4sCAN+0x2e>
					// This code is part of the CAN ISR().  So the CANPAGE is already
					// directed at the Receive buffer.  We want to terminate the Transmit
					// which is on a different MOB.
					// ABORT TRANSMIT MOB FOR ID_INSTANCE_CLAIM :
					int8_t savecanpage;
					savecanpage = CANPAGE;         		// Save current MOB
    2d36:	90 91 ed 00 	lds	r25, 0x00ED
					CANPAGE = (INSTANCE_TX_MOB<<4);     // Selects MOB with highest priority interrupt
    2d3a:	80 e3       	ldi	r24, 0x30	; 48
    2d3c:	80 93 ed 00 	sts	0x00ED, r24
					Can_mob_abort();					// 
    2d40:	80 91 ef 00 	lds	r24, 0x00EF
    2d44:	8f 73       	andi	r24, 0x3F	; 63
    2d46:	80 93 ef 00 	sts	0x00EF, r24
					CANPAGE = savecanpage;      		// Restore original MOB   				
    2d4a:	90 93 ed 00 	sts	0x00ED, r25
	
					Confirmed = NOT_CLAIMED; 			// 
    2d4e:	10 92 c4 02 	sts	0x02C4, r1
					can_process_instance_request( mMsg );	// bumps the MyInstance	
    2d52:	ce 01       	movw	r24, r28
    2d54:	0e 94 08 14 	call	0x2810	; 0x2810 <_Z28can_process_instance_requestP4sCAN>
					
					// MyInstance updated in process function below.
			} else if (Confirmed == NOT_CLAIMED)
				can_process_instance_request( mMsg );	// bumps the MyInstance
		}
		return TRUE;
    2d58:	81 e0       	ldi	r24, 0x01	; 1
    2d5a:	e9 ce       	rjmp	.-558    	; 0x2b2e <_Z23can_board_msg_responderP4sCAN+0x2e>

00002d5c <_Z11FindMailBox6idType>:
struct sCAN Received[MAX_CAN_MSG_MEMORY_SIZE];
byte RxHead = 0;
byte RxTail = 0;

byte FindMailBox( tID mID )
{
    2d5c:	ef 92       	push	r14
    2d5e:	ff 92       	push	r15
    2d60:	0f 93       	push	r16
    2d62:	1f 93       	push	r17
    2d64:	cf 93       	push	r28
    2d66:	df 93       	push	r29
    2d68:	7b 01       	movw	r14, r22
    2d6a:	8c 01       	movw	r16, r24
	for (int i=0; i<MAX_CAN_MSG_MEMORY_SIZE; i++)
    2d6c:	c0 e0       	ldi	r28, 0x00	; 0
    2d6e:	d0 e0       	ldi	r29, 0x00	; 0
		if ( id_match(mID, Received[i].id) )
    2d70:	ce 01       	movw	r24, r28
    2d72:	88 0f       	add	r24, r24
    2d74:	99 1f       	adc	r25, r25
    2d76:	8c 0f       	add	r24, r28
    2d78:	9d 1f       	adc	r25, r29
    2d7a:	fc 01       	movw	r30, r24
    2d7c:	ee 0f       	add	r30, r30
    2d7e:	ff 1f       	adc	r31, r31
    2d80:	ee 0f       	add	r30, r30
    2d82:	ff 1f       	adc	r31, r31
    2d84:	e8 0f       	add	r30, r24
    2d86:	f9 1f       	adc	r31, r25
    2d88:	eb 52       	subi	r30, 0x2B	; 43
    2d8a:	fd 4f       	sbci	r31, 0xFD	; 253
    2d8c:	20 81       	ld	r18, Z
    2d8e:	31 81       	ldd	r19, Z+1	; 0x01
    2d90:	42 81       	ldd	r20, Z+2	; 0x02
    2d92:	53 81       	ldd	r21, Z+3	; 0x03
    2d94:	c8 01       	movw	r24, r16
    2d96:	b7 01       	movw	r22, r14
    2d98:	0e 94 33 14 	call	0x2866	; 0x2866 <_Z8id_match6idTypeS_>
    2d9c:	88 23       	and	r24, r24
    2d9e:	61 f4       	brne	.+24     	; 0x2db8 <_Z11FindMailBox6idType+0x5c>
byte RxHead = 0;
byte RxTail = 0;

byte FindMailBox( tID mID )
{
	for (int i=0; i<MAX_CAN_MSG_MEMORY_SIZE; i++)
    2da0:	21 96       	adiw	r28, 0x01	; 1
    2da2:	c6 30       	cpi	r28, 0x06	; 6
    2da4:	d1 05       	cpc	r29, r1
    2da6:	21 f7       	brne	.-56     	; 0x2d70 <_Z11FindMailBox6idType+0x14>
		if ( id_match(mID, Received[i].id) )
			return i;
	return 0xFF;
    2da8:	8f ef       	ldi	r24, 0xFF	; 255
}
    2daa:	df 91       	pop	r29
    2dac:	cf 91       	pop	r28
    2dae:	1f 91       	pop	r17
    2db0:	0f 91       	pop	r16
    2db2:	ff 90       	pop	r15
    2db4:	ef 90       	pop	r14
    2db6:	08 95       	ret

byte FindMailBox( tID mID )
{
	for (int i=0; i<MAX_CAN_MSG_MEMORY_SIZE; i++)
		if ( id_match(mID, Received[i].id) )
			return i;
    2db8:	8c 2f       	mov	r24, r28
	return 0xFF;
}
    2dba:	df 91       	pop	r29
    2dbc:	cf 91       	pop	r28
    2dbe:	1f 91       	pop	r17
    2dc0:	0f 91       	pop	r16
    2dc2:	ff 90       	pop	r15
    2dc4:	ef 90       	pop	r14
    2dc6:	08 95       	ret

00002dc8 <_Z12copy_can_msgP4sCANS0_>:

void copy_can_msg( struct sCAN* mDest, struct sCAN* mSrc )
{
	memcpy( (void*)mDest, (void*)mSrc, sizeof(struct sCAN) );	
    2dc8:	28 2f       	mov	r18, r24
    2dca:	39 2f       	mov	r19, r25
    2dcc:	d9 01       	movw	r26, r18
    2dce:	86 2f       	mov	r24, r22
    2dd0:	97 2f       	mov	r25, r23
    2dd2:	fc 01       	movw	r30, r24
    2dd4:	8f e0       	ldi	r24, 0x0F	; 15
    2dd6:	01 90       	ld	r0, Z+
    2dd8:	0d 92       	st	X+, r0
    2dda:	81 50       	subi	r24, 0x01	; 1
    2ddc:	e1 f7       	brne	.-8      	; 0x2dd6 <_Z12copy_can_msgP4sCANS0_+0xe>
}
    2dde:	08 95       	ret

00002de0 <_Z16addNormalHistoryP4sCAN>:
		addMailboxHistory( mMsg );
	//if (isConfigured4(MAILBOX_HISTORY_OP_MODE))		
}

void addNormalHistory( struct sCAN* mMsg )
{
    2de0:	bc 01       	movw	r22, r24
	copy_can_msg( &(Received[RxHead]), mMsg );	
    2de2:	80 91 2f 03 	lds	r24, 0x032F
    2de6:	90 e0       	ldi	r25, 0x00	; 0
    2de8:	9c 01       	movw	r18, r24
    2dea:	22 0f       	add	r18, r18
    2dec:	33 1f       	adc	r19, r19
    2dee:	28 0f       	add	r18, r24
    2df0:	39 1f       	adc	r19, r25
    2df2:	c9 01       	movw	r24, r18
    2df4:	88 0f       	add	r24, r24
    2df6:	99 1f       	adc	r25, r25
    2df8:	88 0f       	add	r24, r24
    2dfa:	99 1f       	adc	r25, r25
    2dfc:	82 0f       	add	r24, r18
    2dfe:	93 1f       	adc	r25, r19
    2e00:	8b 52       	subi	r24, 0x2B	; 43
    2e02:	9d 4f       	sbci	r25, 0xFD	; 253
    2e04:	0e 94 e4 16 	call	0x2dc8	; 0x2dc8 <_Z12copy_can_msgP4sCANS0_>
	RxHead++;
    2e08:	80 91 2f 03 	lds	r24, 0x032F
    2e0c:	8f 5f       	subi	r24, 0xFF	; 255
    2e0e:	80 93 2f 03 	sts	0x032F, r24
	if (RxHead>=MAX_CAN_MSG_MEMORY_SIZE)
    2e12:	86 30       	cpi	r24, 0x06	; 6
    2e14:	10 f0       	brcs	.+4      	; 0x2e1a <_Z16addNormalHistoryP4sCAN+0x3a>
		RxHead = 0;
    2e16:	10 92 2f 03 	sts	0x032F, r1
    2e1a:	08 95       	ret

00002e1c <_Z17addMailboxHistoryP4sCAN>:
}

void addMailboxHistory( struct sCAN* mMsg )
{
    2e1c:	cf 93       	push	r28
    2e1e:	df 93       	push	r29
    2e20:	ec 01       	movw	r28, r24
	byte index = FindMailBox( mMsg->id );
    2e22:	68 81       	ld	r22, Y
    2e24:	79 81       	ldd	r23, Y+1	; 0x01
    2e26:	8a 81       	ldd	r24, Y+2	; 0x02
    2e28:	9b 81       	ldd	r25, Y+3	; 0x03
    2e2a:	0e 94 ae 16 	call	0x2d5c	; 0x2d5c <_Z11FindMailBox6idType>
	if (index == 0xFF)
    2e2e:	8f 3f       	cpi	r24, 0xFF	; 255
    2e30:	a9 f0       	breq	.+42     	; 0x2e5c <_Z17addMailboxHistoryP4sCAN+0x40>
		RxHead++;
		if (RxHead>=MAX_CAN_MSG_MEMORY_SIZE)
			RxHead = 0;
	}
	else {
		copy_can_msg( &(Received[index]), mMsg );	
    2e32:	90 e0       	ldi	r25, 0x00	; 0
    2e34:	9c 01       	movw	r18, r24
    2e36:	22 0f       	add	r18, r18
    2e38:	33 1f       	adc	r19, r19
    2e3a:	28 0f       	add	r18, r24
    2e3c:	39 1f       	adc	r19, r25
    2e3e:	c9 01       	movw	r24, r18
    2e40:	88 0f       	add	r24, r24
    2e42:	99 1f       	adc	r25, r25
    2e44:	88 0f       	add	r24, r24
    2e46:	99 1f       	adc	r25, r25
    2e48:	82 0f       	add	r24, r18
    2e4a:	93 1f       	adc	r25, r19
    2e4c:	8b 52       	subi	r24, 0x2B	; 43
    2e4e:	9d 4f       	sbci	r25, 0xFD	; 253
    2e50:	be 01       	movw	r22, r28
    2e52:	0e 94 e4 16 	call	0x2dc8	; 0x2dc8 <_Z12copy_can_msgP4sCANS0_>
		//	Text_Out("MailBox="); lcd_draw_byte( index );
	}
}
    2e56:	df 91       	pop	r29
    2e58:	cf 91       	pop	r28
    2e5a:	08 95       	ret
{
	byte index = FindMailBox( mMsg->id );
	if (index == 0xFF)
	{
		//Text_Out("NewMailBox");
		copy_can_msg( &(Received[RxHead]), mMsg );
    2e5c:	80 91 2f 03 	lds	r24, 0x032F
    2e60:	90 e0       	ldi	r25, 0x00	; 0
    2e62:	9c 01       	movw	r18, r24
    2e64:	22 0f       	add	r18, r18
    2e66:	33 1f       	adc	r19, r19
    2e68:	28 0f       	add	r18, r24
    2e6a:	39 1f       	adc	r19, r25
    2e6c:	c9 01       	movw	r24, r18
    2e6e:	88 0f       	add	r24, r24
    2e70:	99 1f       	adc	r25, r25
    2e72:	88 0f       	add	r24, r24
    2e74:	99 1f       	adc	r25, r25
    2e76:	82 0f       	add	r24, r18
    2e78:	93 1f       	adc	r25, r19
    2e7a:	8b 52       	subi	r24, 0x2B	; 43
    2e7c:	9d 4f       	sbci	r25, 0xFD	; 253
    2e7e:	be 01       	movw	r22, r28
    2e80:	0e 94 e4 16 	call	0x2dc8	; 0x2dc8 <_Z12copy_can_msgP4sCANS0_>
		RxHead++;
    2e84:	80 91 2f 03 	lds	r24, 0x032F
    2e88:	8f 5f       	subi	r24, 0xFF	; 255
    2e8a:	80 93 2f 03 	sts	0x032F, r24
		if (RxHead>=MAX_CAN_MSG_MEMORY_SIZE)
    2e8e:	86 30       	cpi	r24, 0x06	; 6
    2e90:	10 f3       	brcs	.-60     	; 0x2e56 <_Z17addMailboxHistoryP4sCAN+0x3a>
			RxHead = 0;
    2e92:	10 92 2f 03 	sts	0x032F, r1
	}
	else {
		copy_can_msg( &(Received[index]), mMsg );	
		//	Text_Out("MailBox="); lcd_draw_byte( index );
	}
}
    2e96:	df 91       	pop	r29
    2e98:	cf 91       	pop	r28
    2e9a:	08 95       	ret

00002e9c <_Z12QueueMessageP4sCAN>:
inline byte isConfigured2(byte Test)	{  return ((config_byte_2 & Test)>0); };
inline byte isConfigured3(byte Test)	{  return ((config_byte_3 & Test)>0); };
inline byte isConfigured4(byte Test)	{  return ((config_byte_4 & Test)>0); };
    2e9c:	20 91 43 03 	lds	r18, 0x0343
	memcpy( (void*)mDest, (void*)mSrc, sizeof(struct sCAN) );	
}

void QueueMessage( struct sCAN* mMsg )
{
	if (isConfigured4(NORMAL_HISTORY_OP_MODE))
    2ea0:	21 fd       	sbrc	r18, 1
    2ea2:	03 c0       	rjmp	.+6      	; 0x2eaa <_Z12QueueMessageP4sCAN+0xe>
		addNormalHistory ( mMsg );
	else 
		addMailboxHistory( mMsg );
    2ea4:	0e 94 0e 17 	call	0x2e1c	; 0x2e1c <_Z17addMailboxHistoryP4sCAN>
    2ea8:	08 95       	ret
}

void QueueMessage( struct sCAN* mMsg )
{
	if (isConfigured4(NORMAL_HISTORY_OP_MODE))
		addNormalHistory ( mMsg );
    2eaa:	0e 94 f0 16 	call	0x2de0	; 0x2de0 <_Z16addNormalHistoryP4sCAN>
    2eae:	08 95       	ret

00002eb0 <_Z15RetrieveMessagev>:
    2eb0:	80 91 43 03 	lds	r24, 0x0343
}

// Return :  TRUE means message was retrieved.  FALSE => none.
struct sCAN* RetrieveMessage( )
{
	if (isConfigured4(NORMAL_HISTORY_OP_MODE))
    2eb4:	81 ff       	sbrs	r24, 1
    2eb6:	1b c0       	rjmp	.+54     	; 0x2eee <_Z15RetrieveMessagev+0x3e>
	{
		if (RxTail == RxHead)
    2eb8:	20 91 30 03 	lds	r18, 0x0330
    2ebc:	80 91 2f 03 	lds	r24, 0x032F
    2ec0:	28 17       	cp	r18, r24
    2ec2:	c9 f0       	breq	.+50     	; 0x2ef6 <_Z15RetrieveMessagev+0x46>
		{
			RxTail = 0;
			RxHead = 0;
			return NULL;
		} else {		
			return GetMessagePtr( RxTail++ );
    2ec4:	82 2f       	mov	r24, r18
    2ec6:	8f 5f       	subi	r24, 0xFF	; 255
    2ec8:	80 93 30 03 	sts	0x0330, r24
	return NULL;
}

struct sCAN* GetMessagePtr( byte mIndex )
{
	return &(Received[mIndex]);
    2ecc:	30 e0       	ldi	r19, 0x00	; 0
		{
			RxTail = 0;
			RxHead = 0;
			return NULL;
		} else {		
			return GetMessagePtr( RxTail++ );
    2ece:	c9 01       	movw	r24, r18
    2ed0:	88 0f       	add	r24, r24
    2ed2:	99 1f       	adc	r25, r25
    2ed4:	82 0f       	add	r24, r18
    2ed6:	93 1f       	adc	r25, r19
    2ed8:	9c 01       	movw	r18, r24
    2eda:	22 0f       	add	r18, r18
    2edc:	33 1f       	adc	r19, r19
    2ede:	22 0f       	add	r18, r18
    2ee0:	33 1f       	adc	r19, r19
    2ee2:	28 0f       	add	r18, r24
    2ee4:	39 1f       	adc	r19, r25
    2ee6:	2b 52       	subi	r18, 0x2B	; 43
    2ee8:	3d 4f       	sbci	r19, 0xFD	; 253
		}
	}
	return NULL;
}
    2eea:	c9 01       	movw	r24, r18
    2eec:	08 95       	ret
			return NULL;
		} else {		
			return GetMessagePtr( RxTail++ );
		}
	}
	return NULL;
    2eee:	20 e0       	ldi	r18, 0x00	; 0
    2ef0:	30 e0       	ldi	r19, 0x00	; 0
}
    2ef2:	c9 01       	movw	r24, r18
    2ef4:	08 95       	ret
{
	if (isConfigured4(NORMAL_HISTORY_OP_MODE))
	{
		if (RxTail == RxHead)
		{
			RxTail = 0;
    2ef6:	10 92 30 03 	sts	0x0330, r1
			RxHead = 0;
    2efa:	10 92 2f 03 	sts	0x032F, r1
			return NULL;
    2efe:	20 e0       	ldi	r18, 0x00	; 0
    2f00:	30 e0       	ldi	r19, 0x00	; 0
    2f02:	f3 cf       	rjmp	.-26     	; 0x2eea <_Z15RetrieveMessagev+0x3a>

00002f04 <_Z13GetMessagePtrh>:
	return NULL;
}

struct sCAN* GetMessagePtr( byte mIndex )
{
	return &(Received[mIndex]);
    2f04:	90 e0       	ldi	r25, 0x00	; 0
    2f06:	ac 01       	movw	r20, r24
    2f08:	44 0f       	add	r20, r20
    2f0a:	55 1f       	adc	r21, r21
    2f0c:	48 0f       	add	r20, r24
    2f0e:	59 1f       	adc	r21, r25
    2f10:	9a 01       	movw	r18, r20
    2f12:	22 0f       	add	r18, r18
    2f14:	33 1f       	adc	r19, r19
    2f16:	22 0f       	add	r18, r18
    2f18:	33 1f       	adc	r19, r19
    2f1a:	24 0f       	add	r18, r20
    2f1c:	35 1f       	adc	r19, r21
    2f1e:	2b 52       	subi	r18, 0x2B	; 43
    2f20:	3d 4f       	sbci	r19, 0xFD	; 253
}
    2f22:	c9 01       	movw	r24, r18
    2f24:	08 95       	ret

00002f26 <_Z15CAN_Q_Timeslicev>:
void CAN_Q_Timeslice()
{
	//SET_LED_1();
	/* The CAN ISR() will be adding the messages to this Que. So
	   here we dispatch them.	*/
	struct sCAN* msg = RetrieveMessage();
    2f26:	0e 94 58 17 	call	0x2eb0	; 0x2eb0 <_Z15RetrieveMessagev>
	if (msg)
    2f2a:	00 97       	sbiw	r24, 0x00	; 0
    2f2c:	19 f0       	breq	.+6      	; 0x2f34 <_Z15CAN_Q_Timeslicev+0xe>
    2f2e:	20 91 43 03 	lds	r18, 0x0343
	{
		SET_LED_2();
		if (isConfigured4(NORMAL_HISTORY_OP_MODE))
    2f32:	21 ff       	sbrs	r18, 1
    2f34:	08 95       	ret
			can_file_message( msg );
    2f36:	0e 94 aa 03 	call	0x754	; 0x754 <_Z16can_file_messageP4sCAN>
    2f3a:	08 95       	ret

00002f3c <_Z9init_ledsv>:
	DDR will always be output for both and is set in the pwm_init() code.
		
*/
void init_leds()
{	// OUTPUTS:
	System_LED_Control.systemMode = SYSTEM_LED_MODE_DEVICE;
    2f3c:	10 92 32 03 	sts	0x0332, r1
	System_LED_Control.pattern    = 0;
    2f40:	10 92 31 03 	sts	0x0331, r1
#endif
#ifdef LED_2
	LED_2_DDR |= (1<<LED_2);
#endif
#ifdef LED_3
	LED_3_DDR |= (1<<LED_3);
    2f44:	56 9a       	sbi	0x0a, 6	; 10
#endif
#ifdef LED_4
	LED_4_DDR |= (1<<LED_4);
    2f46:	57 9a       	sbi	0x0a, 7	; 10
#endif
  	RESET_LED_1();
	RESET_LED_2();
	RESET_LED_3();
    2f48:	5e 98       	cbi	0x0b, 6	; 11
	RESET_LED_4();
    2f4a:	5f 98       	cbi	0x0b, 7	; 11
}
    2f4c:	08 95       	ret

00002f4e <_Z16protected_led_onh>:

/* Not to be called by any user outside of this file! */
void protected_led_on(byte mindex)
{
  switch(mindex)
    2f4e:	83 30       	cpi	r24, 0x03	; 3
    2f50:	29 f0       	breq	.+10     	; 0x2f5c <_Z16protected_led_onh+0xe>
    2f52:	84 30       	cpi	r24, 0x04	; 4
    2f54:	09 f0       	breq	.+2      	; 0x2f58 <_Z16protected_led_onh+0xa>
    2f56:	08 95       	ret
  {
   case 1:  if(LED_1_2_USEABLE)  SET_LED_1();  break;
   case 2:  if(LED_1_2_USEABLE)  SET_LED_2();  break;
   case 3:  SET_LED_3();  break;
   case 4:  SET_LED_4();  break;
    2f58:	5f 9a       	sbi	0x0b, 7	; 11
    2f5a:	08 95       	ret
{
  switch(mindex)
  {
   case 1:  if(LED_1_2_USEABLE)  SET_LED_1();  break;
   case 2:  if(LED_1_2_USEABLE)  SET_LED_2();  break;
   case 3:  SET_LED_3();  break;
    2f5c:	5e 9a       	sbi	0x0b, 6	; 11
    2f5e:	08 95       	ret

00002f60 <_Z17protected_led_offh>:
  }
}
/* Not to be called by any user outside of this file! */
void protected_led_off(byte mindex)
{
  switch(mindex)
    2f60:	83 30       	cpi	r24, 0x03	; 3
    2f62:	29 f0       	breq	.+10     	; 0x2f6e <_Z17protected_led_offh+0xe>
    2f64:	84 30       	cpi	r24, 0x04	; 4
    2f66:	09 f0       	breq	.+2      	; 0x2f6a <_Z17protected_led_offh+0xa>
    2f68:	08 95       	ret
  {
   case 1:  if(LED_1_2_USEABLE) RESET_LED_1();  break;
   case 2:  if(LED_1_2_USEABLE) RESET_LED_2();  break;
   case 3:  RESET_LED_3();  break;
   case 4:  RESET_LED_4();  break;
    2f6a:	5f 98       	cbi	0x0b, 7	; 11
    2f6c:	08 95       	ret
{
  switch(mindex)
  {
   case 1:  if(LED_1_2_USEABLE) RESET_LED_1();  break;
   case 2:  if(LED_1_2_USEABLE) RESET_LED_2();  break;
   case 3:  RESET_LED_3();  break;
    2f6e:	5e 98       	cbi	0x0b, 6	; 11
    2f70:	08 95       	ret

00002f72 <_Z11strobe_ledsh>:
byte strobe_leds( byte mOn )
{
	static byte counter= STROBE_SPEED;	
	static byte i=1;

	if ((System_LED_Control.systemMode == SYSTEM_LED_MODE_DEVICE) ||
    2f72:	90 91 32 03 	lds	r25, 0x0332
    2f76:	99 23       	and	r25, r25
    2f78:	21 f0       	breq	.+8      	; 0x2f82 <_Z11strobe_ledsh+0x10>
    2f7a:	92 30       	cpi	r25, 0x02	; 2
    2f7c:	11 f0       	breq	.+4      	; 0x2f82 <_Z11strobe_ledsh+0x10>
		(System_LED_Control.systemMode == SYSTEM_LED_MODE_STROBE))
	{
		if (counter-->0)	return FALSE;
    2f7e:	80 e0       	ldi	r24, 0x00	; 0
    2f80:	08 95       	ret
    2f82:	90 91 11 01 	lds	r25, 0x0111
    2f86:	29 2f       	mov	r18, r25
    2f88:	21 50       	subi	r18, 0x01	; 1
    2f8a:	20 93 11 01 	sts	0x0111, r18
    2f8e:	99 23       	and	r25, r25
    2f90:	b1 f7       	brne	.-20     	; 0x2f7e <_Z11strobe_ledsh+0xc>
		counter = STROBE_SPEED;
    2f92:	9a e0       	ldi	r25, 0x0A	; 10
    2f94:	90 93 11 01 	sts	0x0111, r25
		if (mOn) protected_led_on( i ); else protected_led_off( i );
    2f98:	88 23       	and	r24, r24
    2f9a:	79 f0       	breq	.+30     	; 0x2fba <_Z11strobe_ledsh+0x48>
    2f9c:	80 91 10 01 	lds	r24, 0x0110
    2fa0:	0e 94 a7 17 	call	0x2f4e	; 0x2f4e <_Z16protected_led_onh>
		i++;
    2fa4:	80 91 10 01 	lds	r24, 0x0110
    2fa8:	8f 5f       	subi	r24, 0xFF	; 255
    2faa:	80 93 10 01 	sts	0x0110, r24
		if (i>=5)  { i=1; return TRUE; }
    2fae:	85 30       	cpi	r24, 0x05	; 5
    2fb0:	78 f0       	brcs	.+30     	; 0x2fd0 <_Z11strobe_ledsh+0x5e>
    2fb2:	81 e0       	ldi	r24, 0x01	; 1
    2fb4:	80 93 10 01 	sts	0x0110, r24
    2fb8:	08 95       	ret
	if ((System_LED_Control.systemMode == SYSTEM_LED_MODE_DEVICE) ||
		(System_LED_Control.systemMode == SYSTEM_LED_MODE_STROBE))
	{
		if (counter-->0)	return FALSE;
		counter = STROBE_SPEED;
		if (mOn) protected_led_on( i ); else protected_led_off( i );
    2fba:	80 91 10 01 	lds	r24, 0x0110
    2fbe:	0e 94 b0 17 	call	0x2f60	; 0x2f60 <_Z17protected_led_offh>
		i++;
    2fc2:	80 91 10 01 	lds	r24, 0x0110
    2fc6:	8f 5f       	subi	r24, 0xFF	; 255
    2fc8:	80 93 10 01 	sts	0x0110, r24
		if (i>=5)  { i=1; return TRUE; }
    2fcc:	85 30       	cpi	r24, 0x05	; 5
    2fce:	88 f7       	brcc	.-30     	; 0x2fb2 <_Z11strobe_ledsh+0x40>
	}
	return FALSE;
    2fd0:	80 e0       	ldi	r24, 0x00	; 0
}
    2fd2:	08 95       	ret

00002fd4 <_Z6led_onh>:

void led_on(byte mindex)
{
	if (System_LED_Control.systemMode)	return;		// no operations in system mode!
    2fd4:	90 91 32 03 	lds	r25, 0x0332
    2fd8:	91 11       	cpse	r25, r1
    2fda:	08 95       	ret
	protected_led_on(mindex);
    2fdc:	0e 94 a7 17 	call	0x2f4e	; 0x2f4e <_Z16protected_led_onh>
    2fe0:	08 95       	ret

00002fe2 <_Z7led_offh>:
}

void led_off(byte mindex)
{
	if (System_LED_Control.systemMode)	return;		// no operations in system mode!
    2fe2:	90 91 32 03 	lds	r25, 0x0332
    2fe6:	91 11       	cpse	r25, r1
    2fe8:	08 95       	ret
	protected_led_off(mindex);
    2fea:	0e 94 b0 17 	call	0x2f60	; 0x2f60 <_Z17protected_led_offh>
    2fee:	08 95       	ret

00002ff0 <_Z17protected_set_ledhh>:
}

/* Not to be called by any user outside of this file! */
void protected_set_led( byte mindex, byte value )
{
	if (value)
    2ff0:	66 23       	and	r22, r22
    2ff2:	19 f4       	brne	.+6      	; 0x2ffa <_Z17protected_set_ledhh+0xa>
		led_on (mindex);
	else
		led_off(mindex);
    2ff4:	0e 94 f1 17 	call	0x2fe2	; 0x2fe2 <_Z7led_offh>
    2ff8:	08 95       	ret

/* Not to be called by any user outside of this file! */
void protected_set_led( byte mindex, byte value )
{
	if (value)
		led_on (mindex);
    2ffa:	0e 94 ea 17 	call	0x2fd4	; 0x2fd4 <_Z6led_onh>
    2ffe:	08 95       	ret

00003000 <_Z7set_ledhh>:
	protected_led_off(mindex);
}

void set_led( byte mindex, byte value )
{
    if (System_LED_Control.systemMode)	return;		// no operations in system mode!
    3000:	90 91 32 03 	lds	r25, 0x0332
    3004:	91 11       	cpse	r25, r1
    3006:	08 95       	ret
	protected_set_led( mindex, value );
    3008:	0e 94 f8 17 	call	0x2ff0	; 0x2ff0 <_Z17protected_set_ledhh>
    300c:	08 95       	ret

0000300e <_Z19protected_show_bytehh>:
	mHiNibble : TRUE => show the upper nibble
				FALSE => show the lower nibble
********************************************************************/
void protected_show_byte( byte result, byte mHiNibble )
{
  if (mHiNibble) {
    300e:	66 23       	and	r22, r22
    3010:	39 f0       	breq	.+14     	; 0x3020 <_Z19protected_show_bytehh+0x12>
	  if ((result & 0x80)>0)  SET_LED_4()  else RESET_LED_4() ;
    3012:	87 ff       	sbrs	r24, 7
    3014:	0e c0       	rjmp	.+28     	; 0x3032 <_Z19protected_show_bytehh+0x24>
    3016:	5f 9a       	sbi	0x0b, 7	; 11
	  if ((result & 0x40)>0)  SET_LED_3()  else RESET_LED_3() ;
    3018:	86 fd       	sbrc	r24, 6
    301a:	07 c0       	rjmp	.+14     	; 0x302a <_Z19protected_show_bytehh+0x1c>
	  if ((result & 0x20)>0)  SET_LED_2()  else RESET_LED_2() ;
	  if ((result & 0x10)>0)  SET_LED_1()  else RESET_LED_1() ;
  } else {
	  if ((result & 0x08)>0)  SET_LED_4()  else RESET_LED_4() ;
	  if ((result & 0x04)>0)  SET_LED_3()  else RESET_LED_3() ;
    301c:	5e 98       	cbi	0x0b, 6	; 11
    301e:	08 95       	ret
	  if ((result & 0x80)>0)  SET_LED_4()  else RESET_LED_4() ;
	  if ((result & 0x40)>0)  SET_LED_3()  else RESET_LED_3() ;
	  if ((result & 0x20)>0)  SET_LED_2()  else RESET_LED_2() ;
	  if ((result & 0x10)>0)  SET_LED_1()  else RESET_LED_1() ;
  } else {
	  if ((result & 0x08)>0)  SET_LED_4()  else RESET_LED_4() ;
    3020:	83 ff       	sbrs	r24, 3
    3022:	05 c0       	rjmp	.+10     	; 0x302e <_Z19protected_show_bytehh+0x20>
    3024:	5f 9a       	sbi	0x0b, 7	; 11
	  if ((result & 0x04)>0)  SET_LED_3()  else RESET_LED_3() ;
    3026:	82 ff       	sbrs	r24, 2
    3028:	f9 cf       	rjmp	.-14     	; 0x301c <_Z19protected_show_bytehh+0xe>
    302a:	5e 9a       	sbi	0x0b, 6	; 11
    302c:	08 95       	ret
	  if ((result & 0x80)>0)  SET_LED_4()  else RESET_LED_4() ;
	  if ((result & 0x40)>0)  SET_LED_3()  else RESET_LED_3() ;
	  if ((result & 0x20)>0)  SET_LED_2()  else RESET_LED_2() ;
	  if ((result & 0x10)>0)  SET_LED_1()  else RESET_LED_1() ;
  } else {
	  if ((result & 0x08)>0)  SET_LED_4()  else RESET_LED_4() ;
    302e:	5f 98       	cbi	0x0b, 7	; 11
    3030:	fa cf       	rjmp	.-12     	; 0x3026 <_Z19protected_show_bytehh+0x18>
				FALSE => show the lower nibble
********************************************************************/
void protected_show_byte( byte result, byte mHiNibble )
{
  if (mHiNibble) {
	  if ((result & 0x80)>0)  SET_LED_4()  else RESET_LED_4() ;
    3032:	5f 98       	cbi	0x0b, 7	; 11
    3034:	f1 cf       	rjmp	.-30     	; 0x3018 <_Z19protected_show_bytehh+0xa>

00003036 <_Z9show_bytehh>:
	mHiNibble : TRUE => show the upper nibble
				FALSE => show the lower nibble
********************************************************************/
void show_byte( byte result, byte mHiNibble )
{
	if (System_LED_Control.systemMode)	{
    3036:	90 91 32 03 	lds	r25, 0x0332
    303a:	99 23       	and	r25, r25
    303c:	11 f0       	breq	.+4      	; 0x3042 <_Z9show_bytehh+0xc>
	  result = System_LED_Control.pattern;		// we override the value with the system requested pattern.
    303e:	80 91 31 03 	lds	r24, 0x0331
	}
    protected_show_byte( result, mHiNibble );
    3042:	0e 94 07 18 	call	0x300e	; 0x300e <_Z19protected_show_bytehh>
}
    3046:	08 95       	ret

00003048 <_Z18show_result_toggleh>:

byte hi_low = 1;
void show_result_toggle( byte mresult )
{
	if ((System_LED_Control.systemMode == SYSTEM_LED_MODE_DEVICE) ||
    3048:	90 91 32 03 	lds	r25, 0x0332
    304c:	99 23       	and	r25, r25
    304e:	19 f0       	breq	.+6      	; 0x3056 <_Z18show_result_toggleh+0xe>
    3050:	93 30       	cpi	r25, 0x03	; 3
    3052:	09 f0       	breq	.+2      	; 0x3056 <_Z18show_result_toggleh+0xe>
    3054:	08 95       	ret
		(System_LED_Control.systemMode == SYSTEM_LED_MODE_MYINSTANCE))
	{	// no operations in system mode!
		if (hi_low)
    3056:	90 91 0e 01 	lds	r25, 0x010E
    305a:	99 23       	and	r25, r25
    305c:	59 f4       	brne	.+22     	; 0x3074 <_Z18show_result_toggleh+0x2c>
		  protected_show_byte( mresult, 1 );
		else 
		  protected_show_byte( mresult, 0 );
    305e:	60 e0       	ldi	r22, 0x00	; 0
    3060:	0e 94 07 18 	call	0x300e	; 0x300e <_Z19protected_show_bytehh>
		hi_low = ! hi_low;		// toggle
    3064:	81 e0       	ldi	r24, 0x01	; 1
    3066:	90 91 0e 01 	lds	r25, 0x010E
    306a:	91 11       	cpse	r25, r1
    306c:	80 e0       	ldi	r24, 0x00	; 0
    306e:	80 93 0e 01 	sts	0x010E, r24
    3072:	08 95       	ret
{
	if ((System_LED_Control.systemMode == SYSTEM_LED_MODE_DEVICE) ||
		(System_LED_Control.systemMode == SYSTEM_LED_MODE_MYINSTANCE))
	{	// no operations in system mode!
		if (hi_low)
		  protected_show_byte( mresult, 1 );
    3074:	61 e0       	ldi	r22, 0x01	; 1
    3076:	0e 94 07 18 	call	0x300e	; 0x300e <_Z19protected_show_bytehh>
    307a:	f4 cf       	rjmp	.-24     	; 0x3064 <_Z18show_result_toggleh+0x1c>

0000307c <_Z21can_parse_led_requestP4sCAN>:
	data[0] Lower nibble
			contains the 4 bit pattern.  If the board only has 3 leds, then they 
			will use the lowest 3 bits of this nibble.
**************************************************************/
void can_parse_led_request( sCAN* mMsg )
{
    307c:	fc 01       	movw	r30, r24
	System_LED_Control.systemMode = (mMsg->data[0] & 0x0F);
    307e:	95 81       	ldd	r25, Z+5	; 0x05
    3080:	9f 70       	andi	r25, 0x0F	; 15
    3082:	90 93 32 03 	sts	0x0332, r25
	System_LED_Control.pattern    = (mMsg->data[1] & 0x0F);
    3086:	86 81       	ldd	r24, Z+6	; 0x06
    3088:	8f 70       	andi	r24, 0x0F	; 15
    308a:	80 93 31 03 	sts	0x0331, r24

	switch (System_LED_Control.systemMode)
    308e:	92 30       	cpi	r25, 0x02	; 2
    3090:	81 f0       	breq	.+32     	; 0x30b2 <_Z21can_parse_led_requestP4sCAN+0x36>
    3092:	93 30       	cpi	r25, 0x03	; 3
    3094:	39 f0       	breq	.+14     	; 0x30a4 <_Z21can_parse_led_requestP4sCAN+0x28>
    3096:	91 30       	cpi	r25, 0x01	; 1
    3098:	09 f0       	breq	.+2      	; 0x309c <_Z21can_parse_led_requestP4sCAN+0x20>
    309a:	08 95       	ret
	{
	case SYSTEM_LED_MODE_DEVICE 	: break;
	case SYSTEM_LED_MODE_PATTERN 	: show_byte(System_LED_Control.pattern, LOW_NIBBLE);
    309c:	60 e0       	ldi	r22, 0x00	; 0
    309e:	0e 94 1b 18 	call	0x3036	; 0x3036 <_Z9show_bytehh>
									  break;
    30a2:	08 95       	ret
	case SYSTEM_LED_MODE_STROBE 	: strobe_leds( System_LED_Control.pattern );
									  break;
	case SYSTEM_LED_MODE_MYINSTANCE : System_LED_Control.pattern = MyInstance;
    30a4:	80 91 c3 02 	lds	r24, 0x02C3
    30a8:	80 93 31 03 	sts	0x0331, r24
									  show_result_toggle( MyInstance );
    30ac:	0e 94 24 18 	call	0x3048	; 0x3048 <_Z18show_result_toggleh>
    30b0:	08 95       	ret
	switch (System_LED_Control.systemMode)
	{
	case SYSTEM_LED_MODE_DEVICE 	: break;
	case SYSTEM_LED_MODE_PATTERN 	: show_byte(System_LED_Control.pattern, LOW_NIBBLE);
									  break;
	case SYSTEM_LED_MODE_STROBE 	: strobe_leds( System_LED_Control.pattern );
    30b2:	0e 94 b9 17 	call	0x2f72	; 0x2f72 <_Z11strobe_ledsh>
									  break;
    30b6:	08 95       	ret

000030b8 <_Z19led_timeslice_100msv>:
byte    LED_state = 0;

void led_timeslice_100ms()
{
	static byte counter = 1;
	switch (System_LED_Control.systemMode)
    30b8:	80 91 32 03 	lds	r24, 0x0332
    30bc:	82 30       	cpi	r24, 0x02	; 2
    30be:	d9 f0       	breq	.+54     	; 0x30f6 <_Z19led_timeslice_100msv+0x3e>
    30c0:	83 30       	cpi	r24, 0x03	; 3
    30c2:	49 f0       	breq	.+18     	; 0x30d6 <_Z19led_timeslice_100msv+0x1e>
    30c4:	81 30       	cpi	r24, 0x01	; 1
    30c6:	09 f0       	breq	.+2      	; 0x30ca <_Z19led_timeslice_100msv+0x12>
    30c8:	08 95       	ret
	case SYSTEM_LED_MODE_DEVICE 	: 
		/*switch(led_Mode)
		{case STROBE :  break;
		default: break;		}*/
									  break;
	case SYSTEM_LED_MODE_PATTERN 	: show_byte(System_LED_Control.pattern, LOW_NIBBLE);	
    30ca:	80 91 31 03 	lds	r24, 0x0331
    30ce:	60 e0       	ldi	r22, 0x00	; 0
    30d0:	0e 94 1b 18 	call	0x3036	; 0x3036 <_Z9show_bytehh>
									  break;
    30d4:	08 95       	ret
	case SYSTEM_LED_MODE_STROBE 	: if (strobe_leds( System_LED_Control.pattern ) == TRUE)
											System_LED_Control.pattern = !System_LED_Control.pattern;
									  break;
	case SYSTEM_LED_MODE_MYINSTANCE : if (counter--==0) {
    30d6:	80 91 0f 01 	lds	r24, 0x010F
    30da:	98 2f       	mov	r25, r24
    30dc:	91 50       	subi	r25, 0x01	; 1
    30de:	90 93 0f 01 	sts	0x010F, r25
    30e2:	88 23       	and	r24, r24
    30e4:	89 f7       	brne	.-30     	; 0x30c8 <_Z19led_timeslice_100msv+0x10>
										counter = BLINK_RATE;
    30e6:	8a e0       	ldi	r24, 0x0A	; 10
    30e8:	80 93 0f 01 	sts	0x010F, r24
										//System_LED_Control.pattern= MyInstance; already done.
										show_result_toggle( MyInstance );
    30ec:	80 91 c3 02 	lds	r24, 0x02C3
    30f0:	0e 94 24 18 	call	0x3048	; 0x3048 <_Z18show_result_toggleh>
    30f4:	08 95       	ret
		{case STROBE :  break;
		default: break;		}*/
									  break;
	case SYSTEM_LED_MODE_PATTERN 	: show_byte(System_LED_Control.pattern, LOW_NIBBLE);	
									  break;
	case SYSTEM_LED_MODE_STROBE 	: if (strobe_leds( System_LED_Control.pattern ) == TRUE)
    30f6:	80 91 31 03 	lds	r24, 0x0331
    30fa:	0e 94 b9 17 	call	0x2f72	; 0x2f72 <_Z11strobe_ledsh>
    30fe:	81 30       	cpi	r24, 0x01	; 1
    3100:	19 f7       	brne	.-58     	; 0x30c8 <_Z19led_timeslice_100msv+0x10>
											System_LED_Control.pattern = !System_LED_Control.pattern;
    3102:	90 91 31 03 	lds	r25, 0x0331
    3106:	99 23       	and	r25, r25
    3108:	19 f4       	brne	.+6      	; 0x3110 <_Z19led_timeslice_100msv+0x58>
    310a:	80 93 31 03 	sts	0x0331, r24
    310e:	08 95       	ret
    3110:	80 e0       	ldi	r24, 0x00	; 0
    3112:	fb cf       	rjmp	.-10     	; 0x310a <_Z19led_timeslice_100msv+0x52>

00003114 <_Z11OCR1A_Writej>:

/* This is proper way to write to the 16 bit register! */
void OCR1A_Write( unsigned int i ) 
{
	unsigned char sreg;	
	sreg = SREG;			/* Save global interrupt flag */ 
    3114:	2f b7       	in	r18, 0x3f	; 63
	cli();					/* Disable interrupts   */
    3116:	f8 94       	cli
	OCR1A = i;				/* Set TCNTn to i       */
    3118:	90 93 89 00 	sts	0x0089, r25
    311c:	80 93 88 00 	sts	0x0088, r24
	SREG  = sreg;			/* Restore global interrupt flag */
    3120:	2f bf       	out	0x3f, r18	; 63
}
    3122:	08 95       	ret

00003124 <_Z11OCR1B_Writej>:

/* This is proper way to write to the 16 bit register! */
void OCR1B_Write( unsigned int i ) 
{
	unsigned char sreg;
	sreg = SREG;	/* Save global interrupt flag */ 
    3124:	2f b7       	in	r18, 0x3f	; 63
	cli();			/* Disable interrupts */
    3126:	f8 94       	cli
	OCR1B = i;		/* Set TCNTn to i     */
    3128:	90 93 8b 00 	sts	0x008B, r25
    312c:	80 93 8a 00 	sts	0x008A, r24
	SREG = sreg;	/* Restore global interrupt flag */ 
    3130:	2f bf       	out	0x3f, r18	; 63
}
    3132:	08 95       	ret

00003134 <_Z13get_top_valuef>:

word get_top_value( float mHerz )
{
    3134:	ef 92       	push	r14
    3136:	ff 92       	push	r15
    3138:	0f 93       	push	r16
    313a:	1f 93       	push	r17
    313c:	7b 01       	movw	r14, r22
    313e:	8c 01       	movw	r16, r24
	// For Prescaler=1;  
	// Not right here:  16,000,000 / 100. = 160,000 which doesn't fit inside a 'word'
	// need prescaler=8;
	//     Right here:   2,000,000 / 100. = 20,000 which does fit inside a 'word'
	word Top = (F_CPU/Prescaler) / mHerz;
    3140:	20 91 12 01 	lds	r18, 0x0112
    3144:	30 e0       	ldi	r19, 0x00	; 0
    3146:	40 e0       	ldi	r20, 0x00	; 0
    3148:	50 e0       	ldi	r21, 0x00	; 0
    314a:	60 e0       	ldi	r22, 0x00	; 0
    314c:	74 e2       	ldi	r23, 0x24	; 36
    314e:	84 ef       	ldi	r24, 0xF4	; 244
    3150:	90 e0       	ldi	r25, 0x00	; 0
    3152:	0e 94 c8 23 	call	0x4790	; 0x4790 <__divmodsi4>
    3156:	ca 01       	movw	r24, r20
    3158:	b9 01       	movw	r22, r18
    315a:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
    315e:	a8 01       	movw	r20, r16
    3160:	97 01       	movw	r18, r14
    3162:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
    3166:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>
	return Top;
}
    316a:	cb 01       	movw	r24, r22
    316c:	1f 91       	pop	r17
    316e:	0f 91       	pop	r16
    3170:	ff 90       	pop	r15
    3172:	ef 90       	pop	r14
    3174:	08 95       	ret

00003176 <_Z7set_topt>:

void set_top( word mTop )
{
	TOP = mTop;
    3176:	90 93 14 01 	sts	0x0114, r25
    317a:	80 93 13 01 	sts	0x0113, r24
	ICR1 = TOP;
    317e:	90 93 87 00 	sts	0x0087, r25
    3182:	80 93 86 00 	sts	0x0086, r24
}
    3186:	08 95       	ret

00003188 <_Z16select_prescalerf>:

word select_prescaler( float mHerz )
{
    3188:	0f 93       	push	r16
    318a:	1f 93       	push	r17
    318c:	cf 93       	push	r28
    318e:	df 93       	push	r29
    3190:	9b 01       	movw	r18, r22
    3192:	ac 01       	movw	r20, r24
	word Pre = 1;
	// Calculate the prescaler needed to achieve the mHerz.
	float tick = (16000000.0 / mHerz);
    3194:	60 e0       	ldi	r22, 0x00	; 0
    3196:	74 e2       	ldi	r23, 0x24	; 36
    3198:	84 e7       	ldi	r24, 0x74	; 116
    319a:	9b e4       	ldi	r25, 0x4B	; 75
    319c:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
    31a0:	8b 01       	movw	r16, r22
    31a2:	d8 2f       	mov	r29, r24
    31a4:	c9 2f       	mov	r28, r25
	float val  = tick/(float)Pre;
	if (val>65535) { Pre = 8;    val = tick/(float)Pre; 	}
    31a6:	9e 01       	movw	r18, r28
    31a8:	71 2f       	mov	r23, r17
    31aa:	83 2f       	mov	r24, r19
    31ac:	92 2f       	mov	r25, r18
    31ae:	20 e0       	ldi	r18, 0x00	; 0
    31b0:	3f ef       	ldi	r19, 0xFF	; 255
    31b2:	4f e7       	ldi	r20, 0x7F	; 127
    31b4:	57 e4       	ldi	r21, 0x47	; 71
    31b6:	0e 94 fe 1f 	call	0x3ffc	; 0x3ffc <__gtsf2>
    31ba:	18 16       	cp	r1, r24
    31bc:	0c f0       	brlt	.+2      	; 0x31c0 <_Z16select_prescalerf+0x38>
    31be:	41 c0       	rjmp	.+130    	; 0x3242 <_Z16select_prescalerf+0xba>
    31c0:	9e 01       	movw	r18, r28
    31c2:	60 2f       	mov	r22, r16
    31c4:	71 2f       	mov	r23, r17
    31c6:	83 2f       	mov	r24, r19
    31c8:	92 2f       	mov	r25, r18
    31ca:	20 e0       	ldi	r18, 0x00	; 0
    31cc:	30 e0       	ldi	r19, 0x00	; 0
    31ce:	40 e0       	ldi	r20, 0x00	; 0
    31d0:	5e e3       	ldi	r21, 0x3E	; 62
    31d2:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
	if (val>65535) { Pre = 64;   val = tick/(float)Pre; 	}
    31d6:	20 e0       	ldi	r18, 0x00	; 0
    31d8:	3f ef       	ldi	r19, 0xFF	; 255
    31da:	4f e7       	ldi	r20, 0x7F	; 127
    31dc:	57 e4       	ldi	r21, 0x47	; 71
    31de:	0e 94 fe 1f 	call	0x3ffc	; 0x3ffc <__gtsf2>
    31e2:	18 16       	cp	r1, r24
    31e4:	b4 f5       	brge	.+108    	; 0x3252 <_Z16select_prescalerf+0xca>
    31e6:	9e 01       	movw	r18, r28
    31e8:	60 2f       	mov	r22, r16
    31ea:	71 2f       	mov	r23, r17
    31ec:	83 2f       	mov	r24, r19
    31ee:	92 2f       	mov	r25, r18
    31f0:	20 e0       	ldi	r18, 0x00	; 0
    31f2:	30 e0       	ldi	r19, 0x00	; 0
    31f4:	40 e8       	ldi	r20, 0x80	; 128
    31f6:	5c e3       	ldi	r21, 0x3C	; 60
    31f8:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
	if (val>65535) { Pre = 256;  val = tick/(float)Pre; 	}
    31fc:	20 e0       	ldi	r18, 0x00	; 0
    31fe:	3f ef       	ldi	r19, 0xFF	; 255
    3200:	4f e7       	ldi	r20, 0x7F	; 127
    3202:	57 e4       	ldi	r21, 0x47	; 71
    3204:	0e 94 fe 1f 	call	0x3ffc	; 0x3ffc <__gtsf2>
    3208:	18 16       	cp	r1, r24
    320a:	4c f5       	brge	.+82     	; 0x325e <_Z16select_prescalerf+0xd6>
    320c:	9e 01       	movw	r18, r28
    320e:	60 2f       	mov	r22, r16
    3210:	71 2f       	mov	r23, r17
    3212:	83 2f       	mov	r24, r19
    3214:	92 2f       	mov	r25, r18
    3216:	20 e0       	ldi	r18, 0x00	; 0
    3218:	30 e0       	ldi	r19, 0x00	; 0
    321a:	40 e8       	ldi	r20, 0x80	; 128
    321c:	5b e3       	ldi	r21, 0x3B	; 59
    321e:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
	if (val>65535) { Pre = 1024; val = tick/(float)Pre; 	}
    3222:	20 e0       	ldi	r18, 0x00	; 0
    3224:	3f ef       	ldi	r19, 0xFF	; 255
    3226:	4f e7       	ldi	r20, 0x7F	; 127
    3228:	57 e4       	ldi	r21, 0x47	; 71
    322a:	0e 94 fe 1f 	call	0x3ffc	; 0x3ffc <__gtsf2>
    322e:	18 16       	cp	r1, r24
    3230:	9c f4       	brge	.+38     	; 0x3258 <_Z16select_prescalerf+0xd0>
    3232:	20 e0       	ldi	r18, 0x00	; 0
    3234:	34 e0       	ldi	r19, 0x04	; 4
	return Pre;	
}
    3236:	c9 01       	movw	r24, r18
    3238:	df 91       	pop	r29
    323a:	cf 91       	pop	r28
    323c:	1f 91       	pop	r17
    323e:	0f 91       	pop	r16
    3240:	08 95       	ret
	ICR1 = TOP;
}

word select_prescaler( float mHerz )
{
	word Pre = 1;
    3242:	21 e0       	ldi	r18, 0x01	; 1
    3244:	30 e0       	ldi	r19, 0x00	; 0
	if (val>65535) { Pre = 8;    val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 64;   val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 256;  val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 1024; val = tick/(float)Pre; 	}
	return Pre;	
}
    3246:	c9 01       	movw	r24, r18
    3248:	df 91       	pop	r29
    324a:	cf 91       	pop	r28
    324c:	1f 91       	pop	r17
    324e:	0f 91       	pop	r16
    3250:	08 95       	ret
{
	word Pre = 1;
	// Calculate the prescaler needed to achieve the mHerz.
	float tick = (16000000.0 / mHerz);
	float val  = tick/(float)Pre;
	if (val>65535) { Pre = 8;    val = tick/(float)Pre; 	}
    3252:	28 e0       	ldi	r18, 0x08	; 8
    3254:	30 e0       	ldi	r19, 0x00	; 0
    3256:	ef cf       	rjmp	.-34     	; 0x3236 <_Z16select_prescalerf+0xae>
	if (val>65535) { Pre = 64;   val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 256;  val = tick/(float)Pre; 	}
    3258:	20 e0       	ldi	r18, 0x00	; 0
    325a:	31 e0       	ldi	r19, 0x01	; 1
    325c:	ec cf       	rjmp	.-40     	; 0x3236 <_Z16select_prescalerf+0xae>
	word Pre = 1;
	// Calculate the prescaler needed to achieve the mHerz.
	float tick = (16000000.0 / mHerz);
	float val  = tick/(float)Pre;
	if (val>65535) { Pre = 8;    val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 64;   val = tick/(float)Pre; 	}
    325e:	20 e4       	ldi	r18, 0x40	; 64
    3260:	30 e0       	ldi	r19, 0x00	; 0
    3262:	e9 cf       	rjmp	.-46     	; 0x3236 <_Z16select_prescalerf+0xae>

00003264 <_Z20get_tccr1b_prescalert>:
}

byte get_tccr1b_prescaler( word Prescaler )
{
	// Change here will impact BigMotor base frequencies!	
	switch (Prescaler)		// was Prescaler & 0x07
    3264:	80 34       	cpi	r24, 0x40	; 64
    3266:	91 05       	cpc	r25, r1
    3268:	d9 f0       	breq	.+54     	; 0x32a0 <_Z20get_tccr1b_prescalert+0x3c>
    326a:	81 34       	cpi	r24, 0x41	; 65
    326c:	91 05       	cpc	r25, r1
    326e:	50 f0       	brcs	.+20     	; 0x3284 <_Z20get_tccr1b_prescalert+0x20>
    3270:	21 e0       	ldi	r18, 0x01	; 1
    3272:	80 30       	cpi	r24, 0x00	; 0
    3274:	92 07       	cpc	r25, r18
    3276:	81 f0       	breq	.+32     	; 0x3298 <_Z20get_tccr1b_prescalert+0x34>
    3278:	24 e0       	ldi	r18, 0x04	; 4
    327a:	80 30       	cpi	r24, 0x00	; 0
    327c:	92 07       	cpc	r25, r18
    327e:	51 f0       	breq	.+20     	; 0x3294 <_Z20get_tccr1b_prescalert+0x30>
	case 64	  :	return 0x03;	break;
	case 256  :	return 0x04;	break;
	case 1024 :	return 0x05;	break;
	default	  : break;
	}
	return 0xFF;
    3280:	8f ef       	ldi	r24, 0xFF	; 255
    3282:	08 95       	ret
}

byte get_tccr1b_prescaler( word Prescaler )
{
	// Change here will impact BigMotor base frequencies!	
	switch (Prescaler)		// was Prescaler & 0x07
    3284:	81 30       	cpi	r24, 0x01	; 1
    3286:	91 05       	cpc	r25, r1
    3288:	49 f0       	breq	.+18     	; 0x329c <_Z20get_tccr1b_prescalert+0x38>
    328a:	88 30       	cpi	r24, 0x08	; 8
    328c:	91 05       	cpc	r25, r1
    328e:	c1 f7       	brne	.-16     	; 0x3280 <_Z20get_tccr1b_prescalert+0x1c>
	{
	case 1	  :	return 0x01;	break;
	case 8	  :	return 0x02;	break;
    3290:	82 e0       	ldi	r24, 0x02	; 2
	case 256  :	return 0x04;	break;
	case 1024 :	return 0x05;	break;
	default	  : break;
	}
	return 0xFF;
}
    3292:	08 95       	ret
	{
	case 1	  :	return 0x01;	break;
	case 8	  :	return 0x02;	break;
	case 64	  :	return 0x03;	break;
	case 256  :	return 0x04;	break;
	case 1024 :	return 0x05;	break;
    3294:	85 e0       	ldi	r24, 0x05	; 5
    3296:	08 95       	ret
	switch (Prescaler)		// was Prescaler & 0x07
	{
	case 1	  :	return 0x01;	break;
	case 8	  :	return 0x02;	break;
	case 64	  :	return 0x03;	break;
	case 256  :	return 0x04;	break;
    3298:	84 e0       	ldi	r24, 0x04	; 4
    329a:	08 95       	ret
byte get_tccr1b_prescaler( word Prescaler )
{
	// Change here will impact BigMotor base frequencies!	
	switch (Prescaler)		// was Prescaler & 0x07
	{
	case 1	  :	return 0x01;	break;
    329c:	81 e0       	ldi	r24, 0x01	; 1
    329e:	08 95       	ret
	case 8	  :	return 0x02;	break;
	case 64	  :	return 0x03;	break;
    32a0:	83 e0       	ldi	r24, 0x03	; 3
    32a2:	08 95       	ret

000032a4 <_Z17set_base_PWM_freqf>:
	}
	return 0xFF;
}

void set_base_PWM_freq( float mHerz )
{
    32a4:	ef 92       	push	r14
    32a6:	ff 92       	push	r15
    32a8:	0f 93       	push	r16
    32aa:	1f 93       	push	r17
    32ac:	7b 01       	movw	r14, r22
    32ae:	8c 01       	movw	r16, r24
{
	// For Prescaler=1;  
	// Not right here:  16,000,000 / 100. = 160,000 which doesn't fit inside a 'word'
	// need prescaler=8;
	//     Right here:   2,000,000 / 100. = 20,000 which does fit inside a 'word'
	word Top = (F_CPU/Prescaler) / mHerz;
    32b0:	20 91 12 01 	lds	r18, 0x0112
    32b4:	30 e0       	ldi	r19, 0x00	; 0
    32b6:	40 e0       	ldi	r20, 0x00	; 0
    32b8:	50 e0       	ldi	r21, 0x00	; 0
    32ba:	60 e0       	ldi	r22, 0x00	; 0
    32bc:	74 e2       	ldi	r23, 0x24	; 36
    32be:	84 ef       	ldi	r24, 0xF4	; 244
    32c0:	90 e0       	ldi	r25, 0x00	; 0
    32c2:	0e 94 c8 23 	call	0x4790	; 0x4790 <__divmodsi4>
    32c6:	ca 01       	movw	r24, r20
    32c8:	b9 01       	movw	r22, r18
    32ca:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
    32ce:	a8 01       	movw	r20, r16
    32d0:	97 01       	movw	r18, r14
    32d2:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
    32d6:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>
	return 0xFF;
}

void set_base_PWM_freq( float mHerz )
{
	TOP = get_top_value( mHerz );	
    32da:	70 93 14 01 	sts	0x0114, r23
    32de:	60 93 13 01 	sts	0x0113, r22
}

void set_top( word mTop )
{
	TOP = mTop;
	ICR1 = TOP;
    32e2:	70 93 87 00 	sts	0x0087, r23
    32e6:	60 93 86 00 	sts	0x0086, r22

void set_base_PWM_freq( float mHerz )
{
	TOP = get_top_value( mHerz );	
	set_top(TOP);
}
    32ea:	1f 91       	pop	r17
    32ec:	0f 91       	pop	r16
    32ee:	ff 90       	pop	r15
    32f0:	ef 90       	pop	r14
    32f2:	08 95       	ret

000032f4 <_Z8pwm_initfhh>:

void pwm_init( float mBaseFrequencyHerz, BOOL mA_Enable, BOOL mB_Enable )
{
    32f4:	ef 92       	push	r14
    32f6:	ff 92       	push	r15
    32f8:	0f 93       	push	r16
    32fa:	1f 93       	push	r17
    32fc:	cf 93       	push	r28
    32fe:	df 93       	push	r29
    3300:	7b 01       	movw	r14, r22
    3302:	8c 01       	movw	r16, r24
    3304:	c4 2f       	mov	r28, r20
    3306:	d2 2f       	mov	r29, r18
	if (mA_Enable)		PWM_1A_DDR |= (1<<PWM_1A_PIN);
    3308:	41 11       	cpse	r20, r1
    330a:	52 9a       	sbi	0x0a, 2	; 10
	if (mB_Enable)		PWM_1B_DDR |= (1<<PWM_1B_PIN);
    330c:	d1 11       	cpse	r29, r1
    330e:	39 9a       	sbi	0x07, 1	; 7

	// No Power Reduction (needed to enable the Timer1)
	PRR &= ~((1<<PRTIM1) | (1<<PRTIM0));
    3310:	80 91 64 00 	lds	r24, 0x0064
    3314:	87 7e       	andi	r24, 0xE7	; 231
    3316:	80 93 64 00 	sts	0x0064, r24

/* This is proper way to write to the 16 bit register! */
void OCR1A_Write( unsigned int i ) 
{
	unsigned char sreg;	
	sreg = SREG;			/* Save global interrupt flag */ 
    331a:	8f b7       	in	r24, 0x3f	; 63
	cli();					/* Disable interrupts   */
    331c:	f8 94       	cli
	OCR1A = i;				/* Set TCNTn to i       */
    331e:	10 92 89 00 	sts	0x0089, r1
    3322:	10 92 88 00 	sts	0x0088, r1
	SREG  = sreg;			/* Restore global interrupt flag */
    3326:	8f bf       	out	0x3f, r24	; 63

/* This is proper way to write to the 16 bit register! */
void OCR1B_Write( unsigned int i ) 
{
	unsigned char sreg;
	sreg = SREG;	/* Save global interrupt flag */ 
    3328:	8f b7       	in	r24, 0x3f	; 63
	cli();			/* Disable interrupts */
    332a:	f8 94       	cli
	OCR1B = i;		/* Set TCNTn to i     */
    332c:	10 92 8b 00 	sts	0x008B, r1
    3330:	10 92 8a 00 	sts	0x008A, r1
	SREG = sreg;	/* Restore global interrupt flag */ 
    3334:	8f bf       	out	0x3f, r24	; 63
{
	// For Prescaler=1;  
	// Not right here:  16,000,000 / 100. = 160,000 which doesn't fit inside a 'word'
	// need prescaler=8;
	//     Right here:   2,000,000 / 100. = 20,000 which does fit inside a 'word'
	word Top = (F_CPU/Prescaler) / mHerz;
    3336:	20 91 12 01 	lds	r18, 0x0112
    333a:	30 e0       	ldi	r19, 0x00	; 0
    333c:	40 e0       	ldi	r20, 0x00	; 0
    333e:	50 e0       	ldi	r21, 0x00	; 0
    3340:	60 e0       	ldi	r22, 0x00	; 0
    3342:	74 e2       	ldi	r23, 0x24	; 36
    3344:	84 ef       	ldi	r24, 0xF4	; 244
    3346:	90 e0       	ldi	r25, 0x00	; 0
    3348:	0e 94 c8 23 	call	0x4790	; 0x4790 <__divmodsi4>
    334c:	ca 01       	movw	r24, r20
    334e:	b9 01       	movw	r22, r18
    3350:	0e 94 8e 20 	call	0x411c	; 0x411c <__floatsisf>
    3354:	a8 01       	movw	r20, r16
    3356:	97 01       	movw	r18, r14
    3358:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <__divsf3>
    335c:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>
	return Top;
}

void set_top( word mTop )
{
	TOP = mTop;
    3360:	70 93 14 01 	sts	0x0114, r23
    3364:	60 93 13 01 	sts	0x0113, r22
	ICR1 = TOP;
    3368:	70 93 87 00 	sts	0x0087, r23
    336c:	60 93 86 00 	sts	0x0086, r22
	// 16Mhz / 65535 = 	244 Hz  (slowest possible at this prescaler=1)
	set_top( get_top_value( mBaseFrequencyHerz ) );

	// 8 Bit control Registers:
	byte tccr1a = 0x02;
	if (mA_Enable)	tccr1a |= 0x80;
    3370:	cc 23       	and	r28, r28
    3372:	c1 f4       	brne	.+48     	; 0x33a4 <_Z8pwm_initfhh+0xb0>
	// TOP counter value is defined in the ICR1
	// 16Mhz / 65535 = 	244 Hz  (slowest possible at this prescaler=1)
	set_top( get_top_value( mBaseFrequencyHerz ) );

	// 8 Bit control Registers:
	byte tccr1a = 0x02;
    3374:	82 e0       	ldi	r24, 0x02	; 2
	if (mA_Enable)	tccr1a |= 0x80;
	if (mB_Enable)	tccr1a |= 0x20;
    3376:	d1 11       	cpse	r29, r1
    3378:	80 62       	ori	r24, 0x20	; 32
	TCCR1A 	= tccr1a;
    337a:	80 93 80 00 	sts	0x0080, r24

	Prescaler   = select_prescaler( mBaseFrequencyHerz );
    337e:	c8 01       	movw	r24, r16
    3380:	b7 01       	movw	r22, r14
    3382:	0e 94 c4 18 	call	0x3188	; 0x3188 <_Z16select_prescalerf>
    3386:	80 93 12 01 	sts	0x0112, r24
	byte tccr1b = 0x18;
	TCCR1B = tccr1b | get_tccr1b_prescaler(Prescaler);
    338a:	90 e0       	ldi	r25, 0x00	; 0
    338c:	0e 94 32 19 	call	0x3264	; 0x3264 <_Z20get_tccr1b_prescalert>
    3390:	88 61       	ori	r24, 0x18	; 24
    3392:	80 93 81 00 	sts	0x0081, r24

	// Mode 14 Fast PWM ICR1 holds TOP
	// We will be using the Waveform Generation Mode (WGM =0000; Normal Mode)
	// Correction!  We will be using FastPWM ICRn is TOP 
	//	(Mode 14)	
}
    3396:	df 91       	pop	r29
    3398:	cf 91       	pop	r28
    339a:	1f 91       	pop	r17
    339c:	0f 91       	pop	r16
    339e:	ff 90       	pop	r15
    33a0:	ef 90       	pop	r14
    33a2:	08 95       	ret
	// 16Mhz / 65535 = 	244 Hz  (slowest possible at this prescaler=1)
	set_top( get_top_value( mBaseFrequencyHerz ) );

	// 8 Bit control Registers:
	byte tccr1a = 0x02;
	if (mA_Enable)	tccr1a |= 0x80;
    33a4:	82 e8       	ldi	r24, 0x82	; 130
    33a6:	e7 cf       	rjmp	.-50     	; 0x3376 <_Z8pwm_initfhh+0x82>

000033a8 <_Z13set_polarityAh>:
_		    _____________________
 |_________|
******************************************/
void set_polarityA( BOOL mHigh )
{
	byte tmp = TCCR1A;
    33a8:	90 91 80 00 	lds	r25, 0x0080
	tmp |= 0x80;
    33ac:	29 2f       	mov	r18, r25
    33ae:	20 68       	ori	r18, 0x80	; 128
	if (mHigh)
    33b0:	88 23       	and	r24, r24
    33b2:	21 f4       	brne	.+8      	; 0x33bc <_Z13set_polarityAh+0x14>
		tmp &= ~(0x40);		// Clear PWM pin on compare match
	else
		tmp |= 0x40;		// Set PWM pin on compare match
    33b4:	90 6c       	ori	r25, 0xC0	; 192
	TCCR1A = tmp;		
    33b6:	90 93 80 00 	sts	0x0080, r25
}
    33ba:	08 95       	ret
void set_polarityA( BOOL mHigh )
{
	byte tmp = TCCR1A;
	tmp |= 0x80;
	if (mHigh)
		tmp &= ~(0x40);		// Clear PWM pin on compare match
    33bc:	92 2f       	mov	r25, r18
    33be:	9f 7b       	andi	r25, 0xBF	; 191
	else
		tmp |= 0x40;		// Set PWM pin on compare match
	TCCR1A = tmp;		
    33c0:	90 93 80 00 	sts	0x0080, r25
}
    33c4:	08 95       	ret

000033c6 <_Z13set_polarityBh>:
void set_polarityB( BOOL mHigh )
{
	byte tmp = TCCR1A;
    33c6:	90 91 80 00 	lds	r25, 0x0080
	tmp |= 0x20;
    33ca:	29 2f       	mov	r18, r25
    33cc:	20 62       	ori	r18, 0x20	; 32
	if (mHigh)
    33ce:	88 23       	and	r24, r24
    33d0:	21 f4       	brne	.+8      	; 0x33da <_Z13set_polarityBh+0x14>
		tmp &= ~0x10;
	else
		tmp |= 0x10;
    33d2:	90 63       	ori	r25, 0x30	; 48
	TCCR1A = tmp;
    33d4:	90 93 80 00 	sts	0x0080, r25
}
    33d8:	08 95       	ret
void set_polarityB( BOOL mHigh )
{
	byte tmp = TCCR1A;
	tmp |= 0x20;
	if (mHigh)
		tmp &= ~0x10;
    33da:	92 2f       	mov	r25, r18
    33dc:	9f 7e       	andi	r25, 0xEF	; 239
	else
		tmp |= 0x10;
	TCCR1A = tmp;
    33de:	90 93 80 00 	sts	0x0080, r25
}
    33e2:	08 95       	ret

000033e4 <_Z9set_dutyAf>:

/* value must be Positive! 
mDuty	- 	[0 to 1.00]  Fraction
*/
void set_dutyA( float mDuty )
{
    33e4:	ef 92       	push	r14
    33e6:	ff 92       	push	r15
    33e8:	0f 93       	push	r16
    33ea:	1f 93       	push	r17
    33ec:	7b 01       	movw	r14, r22
    33ee:	8c 01       	movw	r16, r24
	if (mDuty<0)  mDuty = -mDuty;	// make it positive.
    33f0:	20 e0       	ldi	r18, 0x00	; 0
    33f2:	30 e0       	ldi	r19, 0x00	; 0
    33f4:	a9 01       	movw	r20, r18
    33f6:	0e 94 5e 20 	call	0x40bc	; 0x40bc <__ltsf2>
    33fa:	87 ff       	sbrs	r24, 7
    33fc:	04 c0       	rjmp	.+8      	; 0x3406 <_Z9set_dutyAf+0x22>
    33fe:	17 fb       	bst	r17, 7
    3400:	10 95       	com	r17
    3402:	17 f9       	bld	r17, 7
    3404:	10 95       	com	r17
	word counts = ceil( (float)TOP * mDuty );
    3406:	60 91 13 01 	lds	r22, 0x0113
    340a:	70 91 14 01 	lds	r23, 0x0114
    340e:	80 e0       	ldi	r24, 0x00	; 0
    3410:	90 e0       	ldi	r25, 0x00	; 0
    3412:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    3416:	a8 01       	movw	r20, r16
    3418:	97 01       	movw	r18, r14
    341a:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    341e:	0e 94 3c 24 	call	0x4878	; 0x4878 <ceil>
    3422:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>

/* This is proper way to write to the 16 bit register! */
void OCR1A_Write( unsigned int i ) 
{
	unsigned char sreg;	
	sreg = SREG;			/* Save global interrupt flag */ 
    3426:	8f b7       	in	r24, 0x3f	; 63
	cli();					/* Disable interrupts   */
    3428:	f8 94       	cli
	OCR1A = i;				/* Set TCNTn to i       */
    342a:	70 93 89 00 	sts	0x0089, r23
    342e:	60 93 88 00 	sts	0x0088, r22
	SREG  = sreg;			/* Restore global interrupt flag */
    3432:	8f bf       	out	0x3f, r24	; 63
void set_dutyA( float mDuty )
{
	if (mDuty<0)  mDuty = -mDuty;	// make it positive.
	word counts = ceil( (float)TOP * mDuty );
	OCR1A_Write( counts );
}
    3434:	1f 91       	pop	r17
    3436:	0f 91       	pop	r16
    3438:	ff 90       	pop	r15
    343a:	ef 90       	pop	r14
    343c:	08 95       	ret

0000343e <_Z9set_dutyBf>:

void set_dutyB( float mDuty )
{
    343e:	ef 92       	push	r14
    3440:	ff 92       	push	r15
    3442:	0f 93       	push	r16
    3444:	1f 93       	push	r17
    3446:	7b 01       	movw	r14, r22
    3448:	8c 01       	movw	r16, r24
	if (mDuty<0) mDuty = -mDuty;
    344a:	20 e0       	ldi	r18, 0x00	; 0
    344c:	30 e0       	ldi	r19, 0x00	; 0
    344e:	a9 01       	movw	r20, r18
    3450:	0e 94 5e 20 	call	0x40bc	; 0x40bc <__ltsf2>
    3454:	87 ff       	sbrs	r24, 7
    3456:	04 c0       	rjmp	.+8      	; 0x3460 <_Z9set_dutyBf+0x22>
    3458:	17 fb       	bst	r17, 7
    345a:	10 95       	com	r17
    345c:	17 f9       	bld	r17, 7
    345e:	10 95       	com	r17
	word counts = ceil( (float)TOP * mDuty );
    3460:	60 91 13 01 	lds	r22, 0x0113
    3464:	70 91 14 01 	lds	r23, 0x0114
    3468:	80 e0       	ldi	r24, 0x00	; 0
    346a:	90 e0       	ldi	r25, 0x00	; 0
    346c:	0e 94 40 21 	call	0x4280	; 0x4280 <__floatunsisf>
    3470:	a8 01       	movw	r20, r16
    3472:	97 01       	movw	r18, r14
    3474:	0e 94 56 1e 	call	0x3cac	; 0x3cac <__mulsf3>
    3478:	0e 94 3c 24 	call	0x4878	; 0x4878 <ceil>
    347c:	0e 94 82 1c 	call	0x3904	; 0x3904 <__fixunssfsi>

/* This is proper way to write to the 16 bit register! */
void OCR1B_Write( unsigned int i ) 
{
	unsigned char sreg;
	sreg = SREG;	/* Save global interrupt flag */ 
    3480:	8f b7       	in	r24, 0x3f	; 63
	cli();			/* Disable interrupts */
    3482:	f8 94       	cli
	OCR1B = i;		/* Set TCNTn to i     */
    3484:	70 93 8b 00 	sts	0x008B, r23
    3488:	60 93 8a 00 	sts	0x008A, r22
	SREG = sreg;	/* Restore global interrupt flag */ 
    348c:	8f bf       	out	0x3f, r24	; 63
void set_dutyB( float mDuty )
{
	if (mDuty<0) mDuty = -mDuty;
	word counts = ceil( (float)TOP * mDuty );
	OCR1B_Write( counts );
}
    348e:	1f 91       	pop	r17
    3490:	0f 91       	pop	r16
    3492:	ff 90       	pop	r15
    3494:	ef 90       	pop	r14
    3496:	08 95       	ret

00003498 <_Z5delayl>:


// Use volatile so that the compiler wont optimize the delay loop out
volatile long int time_delay = 0;
void delay( long int mdelay )
{
    3498:	9b 01       	movw	r18, r22
    349a:	ac 01       	movw	r20, r24
 	 for (time_delay=0; time_delay<mdelay; time_delay++) {  };
    349c:	10 92 34 03 	sts	0x0334, r1
    34a0:	10 92 35 03 	sts	0x0335, r1
    34a4:	10 92 36 03 	sts	0x0336, r1
    34a8:	10 92 37 03 	sts	0x0337, r1
    34ac:	80 91 34 03 	lds	r24, 0x0334
    34b0:	90 91 35 03 	lds	r25, 0x0335
    34b4:	a0 91 36 03 	lds	r26, 0x0336
    34b8:	b0 91 37 03 	lds	r27, 0x0337
    34bc:	82 17       	cp	r24, r18
    34be:	93 07       	cpc	r25, r19
    34c0:	a4 07       	cpc	r26, r20
    34c2:	b5 07       	cpc	r27, r21
    34c4:	04 f5       	brge	.+64     	; 0x3506 <_Z5delayl+0x6e>
    34c6:	80 91 34 03 	lds	r24, 0x0334
    34ca:	90 91 35 03 	lds	r25, 0x0335
    34ce:	a0 91 36 03 	lds	r26, 0x0336
    34d2:	b0 91 37 03 	lds	r27, 0x0337
    34d6:	01 96       	adiw	r24, 0x01	; 1
    34d8:	a1 1d       	adc	r26, r1
    34da:	b1 1d       	adc	r27, r1
    34dc:	80 93 34 03 	sts	0x0334, r24
    34e0:	90 93 35 03 	sts	0x0335, r25
    34e4:	a0 93 36 03 	sts	0x0336, r26
    34e8:	b0 93 37 03 	sts	0x0337, r27
    34ec:	80 91 34 03 	lds	r24, 0x0334
    34f0:	90 91 35 03 	lds	r25, 0x0335
    34f4:	a0 91 36 03 	lds	r26, 0x0336
    34f8:	b0 91 37 03 	lds	r27, 0x0337
    34fc:	82 17       	cp	r24, r18
    34fe:	93 07       	cpc	r25, r19
    3500:	a4 07       	cpc	r26, r20
    3502:	b5 07       	cpc	r27, r21
    3504:	04 f3       	brlt	.-64     	; 0x34c6 <_Z5delayl+0x2e>
    3506:	08 95       	ret

00003508 <_Z9chip_initv>:
// Note - May want to set the CKDIV8 fuse if MCU is only supposed to run
// at 8MHz so as not to exceed its operating conditions at startup.
//   CLKPR = ( 1 << CLKPCE );       // Set Clock Prescaler change enable
//   CLKPR = 0x01;            		// Clock Division Factor of 2
// Note - CLKPR must be written within 4 clock cycles of setting CLKPCE
   DDRB = 0xFF;    // PORT B to be outputs for LED monotoring
    3508:	8f ef       	ldi	r24, 0xFF	; 255
    350a:	84 b9       	out	0x04, r24	; 4
   DDRC = 0x00;    // Inputs, not used
    350c:	17 b8       	out	0x07, r1	; 7
   DDRE = 0x00;    // Inputs, not used
    350e:	1d b8       	out	0x0d, r1	; 13
   PORTB = 0xFE;   // ALL LEDs OFF
    3510:	8e ef       	ldi	r24, 0xFE	; 254
    3512:	85 b9       	out	0x05, r24	; 5
   PORTC = 0x00;   // Inputs, not used
    3514:	18 b8       	out	0x08, r1	; 8
   PORTD = 0x00;   // Inputs, not used
    3516:	1b b8       	out	0x0b, r1	; 11
   PORTE = 0x00;   // Inputs, not used
    3518:	1e b8       	out	0x0e, r1	; 14
   PRR   = 0x00;   // Individual peripheral clocks enabled
    351a:	10 92 64 00 	sts	0x0064, r1
}
    351e:	08 95       	ret

00003520 <_Z11OS_InitTaskv>:
	*/
	
	/* We want to use Clear Timer on Compare (CTC mode)		*/
	/* COM0A0 and COM0A1 are put into "disconnected" mode.	*/
	/* COM0B0 and COM0B1 are put into "disconnected" mode.	*/
	TCCR0A = 0x02;		// CTC;  OCRA will hold TOP;
    3520:	82 e0       	ldi	r24, 0x02	; 2
    3522:	84 bd       	out	0x24, r24	; 36
	TCCR0B = 0x03;		// use f/64
    3524:	93 e0       	ldi	r25, 0x03	; 3
    3526:	95 bd       	out	0x25, r25	; 37
	OCR0A = 250;		// 1 ms 
    3528:	9a ef       	ldi	r25, 0xFA	; 250
    352a:	97 bd       	out	0x27, r25	; 39
	TIMSK0 = 0x02;		// Enable OCR0A
    352c:	80 93 6e 00 	sts	0x006E, r24
	
	OS_Event_TIC_Counter = 0;	// counts # of ms
    3530:	10 92 3b 03 	sts	0x033B, r1
    3534:	10 92 3a 03 	sts	0x033A, r1
	/******************* PERIPHERAL INIT ********************/
	/******************* APPLICATION INIT ********************/

	// Look for serial idle:	
	//Enter_HS_Mode();
}
    3538:	08 95       	ret

0000353a <_Z13Enter_HS_Modev>:

void Enter_HS_Mode()
{
	OS_HighSpeedSampling = TRUE;
    353a:	81 e0       	ldi	r24, 0x01	; 1
    353c:	80 93 3e 03 	sts	0x033E, r24
}
    3540:	08 95       	ret

00003542 <_Z17Enter_Normal_Modev>:
void Enter_Normal_Mode()
{
	OS_HighSpeedSampling = FALSE;
    3542:	10 92 3e 03 	sts	0x033E, r1
}
    3546:	08 95       	ret

00003548 <_Z15System_Dispatchv>:

/* Use this dispatch for all core timing functionality */
void System_Dispatch()
{	
	if ((OS_Event_TIC_Counter % 5) == 0) 	// 10ms tasks
    3548:	20 91 3a 03 	lds	r18, 0x033A
    354c:	30 91 3b 03 	lds	r19, 0x033B
    3550:	c9 01       	movw	r24, r18
    3552:	65 e0       	ldi	r22, 0x05	; 5
    3554:	70 e0       	ldi	r23, 0x00	; 0
    3556:	0e 94 b5 23 	call	0x476a	; 0x476a <__divmodhi4>
    355a:	00 97       	sbiw	r24, 0x00	; 0
    355c:	39 f4       	brne	.+14     	; 0x356c <_Z15System_Dispatchv+0x24>
	{
		if ((OS_Event_TIC_Counter % 10) == 0) 	// 10ms tasks
    355e:	c9 01       	movw	r24, r18
    3560:	6a e0       	ldi	r22, 0x0A	; 10
    3562:	70 e0       	ldi	r23, 0x00	; 0
    3564:	0e 94 b5 23 	call	0x476a	; 0x476a <__divmodhi4>
    3568:	00 97       	sbiw	r24, 0x00	; 0
    356a:	09 f0       	breq	.+2      	; 0x356e <_Z15System_Dispatchv+0x26>
    356c:	08 95       	ret
		{
			can_instance_timeslice();
    356e:	0e 94 5d 13 	call	0x26ba	; 0x26ba <_Z22can_instance_timeslicev>
			if ((OS_Event_TIC_Counter % 20) == 0)	// 20ms tasks
    3572:	80 91 3a 03 	lds	r24, 0x033A
    3576:	90 91 3b 03 	lds	r25, 0x033B
    357a:	64 e1       	ldi	r22, 0x14	; 20
    357c:	70 e0       	ldi	r23, 0x00	; 0
    357e:	0e 94 b5 23 	call	0x476a	; 0x476a <__divmodhi4>
    3582:	00 97       	sbiw	r24, 0x00	; 0
    3584:	99 f7       	brne	.-26     	; 0x356c <_Z15System_Dispatchv+0x24>
			{
				can_board_timeslice();
    3586:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <_Z19can_board_timeslicev>
				if ((OS_Event_TIC_Counter % 50) == 0)	// 50ms tasks
    358a:	80 91 3a 03 	lds	r24, 0x033A
    358e:	90 91 3b 03 	lds	r25, 0x033B
    3592:	62 e3       	ldi	r22, 0x32	; 50
    3594:	70 e0       	ldi	r23, 0x00	; 0
    3596:	0e 94 b5 23 	call	0x476a	; 0x476a <__divmodhi4>
    359a:	00 97       	sbiw	r24, 0x00	; 0
    359c:	39 f7       	brne	.-50     	; 0x356c <_Z15System_Dispatchv+0x24>
				{
					led_timeslice_100ms();
    359e:	0e 94 5c 18 	call	0x30b8	; 0x30b8 <_Z19led_timeslice_100msv>
    35a2:	08 95       	ret

000035a4 <__vector_15>:
TIMER0_COMPA_vect
TIMER0_COMPB_vect
TIMER0_OVF_vect
******************************************************************************/
ISR( TIMER0_COMPA_vect )
{
    35a4:	1f 92       	push	r1
    35a6:	0f 92       	push	r0
    35a8:	0f b6       	in	r0, 0x3f	; 63
    35aa:	0f 92       	push	r0
    35ac:	11 24       	eor	r1, r1
    35ae:	2f 93       	push	r18
    35b0:	3f 93       	push	r19
    35b2:	4f 93       	push	r20
    35b4:	5f 93       	push	r21
    35b6:	6f 93       	push	r22
    35b8:	7f 93       	push	r23
    35ba:	8f 93       	push	r24
    35bc:	9f 93       	push	r25
    35be:	af 93       	push	r26
    35c0:	bf 93       	push	r27
    35c2:	ef 93       	push	r30
    35c4:	ff 93       	push	r31
	// the OCF0A flag is automatically cleared by executing this ISR.
	
	// toggle bit used for debug (set an output led to show we're running).
	static byte t =0;
	if (t) t=0; else t=1;		
    35c6:	80 91 3f 03 	lds	r24, 0x033F
    35ca:	88 23       	and	r24, r24
    35cc:	41 f1       	breq	.+80     	; 0x361e <__vector_15+0x7a>
    35ce:	10 92 3f 03 	sts	0x033F, r1

	//cli():
	// OTHER INTERRUPTS SHOULD BE DISABLED DURING THIS MODE !!
	if (OS_HighSpeedSampling)				// 0.1ms tick
    35d2:	80 91 3e 03 	lds	r24, 0x033E
    35d6:	88 23       	and	r24, r24
    35d8:	49 f1       	breq	.+82     	; 0x362c <__vector_15+0x88>
	{
		// call RF check for silence inline routine
		//RF_SilenceCheck();
		if ((OS_Event_HSTIC_Counter++ % 10) == 0)
    35da:	80 91 38 03 	lds	r24, 0x0338
    35de:	90 91 39 03 	lds	r25, 0x0339
    35e2:	9c 01       	movw	r18, r24
    35e4:	2f 5f       	subi	r18, 0xFF	; 255
    35e6:	3f 4f       	sbci	r19, 0xFF	; 255
    35e8:	30 93 39 03 	sts	0x0339, r19
    35ec:	20 93 38 03 	sts	0x0338, r18
    35f0:	6a e0       	ldi	r22, 0x0A	; 10
    35f2:	70 e0       	ldi	r23, 0x00	; 0
    35f4:	0e 94 a1 23 	call	0x4742	; 0x4742 <__udivmodhi4>
    35f8:	00 97       	sbiw	r24, 0x00	; 0
    35fa:	31 f1       	breq	.+76     	; 0x3648 <__vector_15+0xa4>
		System_Dispatch();
		OS_Dispatch();
	}
	//if (OS_Event_TIC_Counter == 999)	// after 1 second
    //		OS_Event_TIC_Counter = 0;		// start over
}
    35fc:	ff 91       	pop	r31
    35fe:	ef 91       	pop	r30
    3600:	bf 91       	pop	r27
    3602:	af 91       	pop	r26
    3604:	9f 91       	pop	r25
    3606:	8f 91       	pop	r24
    3608:	7f 91       	pop	r23
    360a:	6f 91       	pop	r22
    360c:	5f 91       	pop	r21
    360e:	4f 91       	pop	r20
    3610:	3f 91       	pop	r19
    3612:	2f 91       	pop	r18
    3614:	0f 90       	pop	r0
    3616:	0f be       	out	0x3f, r0	; 63
    3618:	0f 90       	pop	r0
    361a:	1f 90       	pop	r1
    361c:	18 95       	reti
{
	// the OCF0A flag is automatically cleared by executing this ISR.
	
	// toggle bit used for debug (set an output led to show we're running).
	static byte t =0;
	if (t) t=0; else t=1;		
    361e:	81 e0       	ldi	r24, 0x01	; 1
    3620:	80 93 3f 03 	sts	0x033F, r24

	//cli():
	// OTHER INTERRUPTS SHOULD BE DISABLED DURING THIS MODE !!
	if (OS_HighSpeedSampling)				// 0.1ms tick
    3624:	80 91 3e 03 	lds	r24, 0x033E
    3628:	88 23       	and	r24, r24
    362a:	b9 f6       	brne	.-82     	; 0x35da <__vector_15+0x36>
			OS_Dispatch();
		}
	}
	else								// 1ms tick
	{
		OS_Event_TIC_Counter++;
    362c:	80 91 3a 03 	lds	r24, 0x033A
    3630:	90 91 3b 03 	lds	r25, 0x033B
    3634:	01 96       	adiw	r24, 0x01	; 1
    3636:	90 93 3b 03 	sts	0x033B, r25
    363a:	80 93 3a 03 	sts	0x033A, r24
		System_Dispatch();
    363e:	0e 94 a4 1a 	call	0x3548	; 0x3548 <_Z15System_Dispatchv>
		OS_Dispatch();
    3642:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <_Z11OS_Dispatchv>
    3646:	da cf       	rjmp	.-76     	; 0x35fc <__vector_15+0x58>
	{
		// call RF check for silence inline routine
		//RF_SilenceCheck();
		if ((OS_Event_HSTIC_Counter++ % 10) == 0)
		{
			OS_Event_HSTIC_Counter = 0;
    3648:	10 92 39 03 	sts	0x0339, r1
    364c:	10 92 38 03 	sts	0x0338, r1
			OS_Event_TIC_Counter++;
    3650:	80 91 3a 03 	lds	r24, 0x033A
    3654:	90 91 3b 03 	lds	r25, 0x033B
    3658:	01 96       	adiw	r24, 0x01	; 1
    365a:	90 93 3b 03 	sts	0x033B, r25
    365e:	80 93 3a 03 	sts	0x033A, r24
			OS_Dispatch();
    3662:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <_Z11OS_Dispatchv>
    3666:	ca cf       	rjmp	.-108    	; 0x35fc <__vector_15+0x58>

00003668 <_Z11OS_tmr_initv>:
	*/
	
	/* We want to use Clear Timer on Compare (CTC mode)		*/
	/* COM0A0 and COM0A1 are put into "disconnected" mode.	*/
	/* COM0B0 and COM0B1 are put into "disconnected" mode.	*/
	TCCR0A = 0x02;		// CTC;  OCRA will hold TOP;
    3668:	82 e0       	ldi	r24, 0x02	; 2
    366a:	84 bd       	out	0x24, r24	; 36
	TCCR0B = 0x03;		// use f/64
    366c:	93 e0       	ldi	r25, 0x03	; 3
    366e:	95 bd       	out	0x25, r25	; 37
	OCR0A = 250;		// 1 ms 
    3670:	9a ef       	ldi	r25, 0xFA	; 250
    3672:	97 bd       	out	0x27, r25	; 39
	TIMSK0 = 0x02;		// Enable OCR0A
    3674:	80 93 6e 00 	sts	0x006E, r24
	
	OS_Event_TIC_Counter = 0;	// counts # of ms
    3678:	10 92 3b 03 	sts	0x033B, r1
    367c:	10 92 3a 03 	sts	0x033A, r1
}
    3680:	08 95       	ret

00003682 <_Z27can_parse_configure_requestP4sCAN>:
Return	:	The module configuration bytes
Also want to save:  Current thresholds.
Report DTCs (overtemperature, over voltage)
***********************************************/
void can_parse_configure_request( sCAN* mMsg )
{
    3682:	fc 01       	movw	r30, r24
	byte index  =  mMsg->data[0];	// which config_x byte
	byte mask   =  mMsg->data[1];	// mask (which bits are changing)
    3684:	96 81       	ldd	r25, Z+6	; 0x06
	byte value  =  mMsg->data[2];	// new values 
    3686:	27 81       	ldd	r18, Z+7	; 0x07
	switch (index)					// alternatively could make config_bytes[4] an array
    3688:	85 81       	ldd	r24, Z+5	; 0x05
    368a:	82 30       	cpi	r24, 0x02	; 2
    368c:	d9 f0       	breq	.+54     	; 0x36c4 <_Z27can_parse_configure_requestP4sCAN+0x42>
    368e:	83 30       	cpi	r24, 0x03	; 3
    3690:	71 f0       	breq	.+28     	; 0x36ae <_Z27can_parse_configure_requestP4sCAN+0x2c>
    3692:	81 30       	cpi	r24, 0x01	; 1
    3694:	09 f0       	breq	.+2      	; 0x3698 <_Z27can_parse_configure_requestP4sCAN+0x16>
    3696:	08 95       	ret
	{
		case 1 : config_byte_1 |=  (mask & value);
				 config_byte_1 &= ~(mask & (~value));
    3698:	89 2f       	mov	r24, r25
    369a:	80 95       	com	r24
    369c:	82 2b       	or	r24, r18
	byte index  =  mMsg->data[0];	// which config_x byte
	byte mask   =  mMsg->data[1];	// mask (which bits are changing)
	byte value  =  mMsg->data[2];	// new values 
	switch (index)					// alternatively could make config_bytes[4] an array
	{
		case 1 : config_byte_1 |=  (mask & value);
    369e:	92 23       	and	r25, r18
    36a0:	20 91 40 03 	lds	r18, 0x0340
    36a4:	92 2b       	or	r25, r18
				 config_byte_1 &= ~(mask & (~value));
    36a6:	89 23       	and	r24, r25
    36a8:	80 93 40 03 	sts	0x0340, r24
				 break;
    36ac:	08 95       	ret
		case 2 : config_byte_2 |=  (mask & value);
				 config_byte_2 &= ~(mask & (~value));
				 break;
		case 3 : config_byte_3 |=  (mask & value);
				 config_byte_3 &= ~(mask & (~value));
    36ae:	89 2f       	mov	r24, r25
    36b0:	80 95       	com	r24
    36b2:	82 2b       	or	r24, r18
				 config_byte_1 &= ~(mask & (~value));
				 break;
		case 2 : config_byte_2 |=  (mask & value);
				 config_byte_2 &= ~(mask & (~value));
				 break;
		case 3 : config_byte_3 |=  (mask & value);
    36b4:	92 23       	and	r25, r18
    36b6:	20 91 42 03 	lds	r18, 0x0342
    36ba:	92 2b       	or	r25, r18
				 config_byte_3 &= ~(mask & (~value));
    36bc:	89 23       	and	r24, r25
    36be:	80 93 42 03 	sts	0x0342, r24
    36c2:	08 95       	ret
	{
		case 1 : config_byte_1 |=  (mask & value);
				 config_byte_1 &= ~(mask & (~value));
				 break;
		case 2 : config_byte_2 |=  (mask & value);
				 config_byte_2 &= ~(mask & (~value));
    36c4:	89 2f       	mov	r24, r25
    36c6:	80 95       	com	r24
    36c8:	82 2b       	or	r24, r18
	switch (index)					// alternatively could make config_bytes[4] an array
	{
		case 1 : config_byte_1 |=  (mask & value);
				 config_byte_1 &= ~(mask & (~value));
				 break;
		case 2 : config_byte_2 |=  (mask & value);
    36ca:	92 23       	and	r25, r18
    36cc:	20 91 41 03 	lds	r18, 0x0341
    36d0:	92 2b       	or	r25, r18
				 config_byte_2 &= ~(mask & (~value));
    36d2:	89 23       	and	r24, r25
    36d4:	80 93 41 03 	sts	0x0341, r24
				 break;
    36d8:	08 95       	ret

000036da <_Z21default_configurationv>:
}

/* Set the config_byte_n bytes to default first time the board is run. CAN_NEW_BOARD */
void default_configuration()
{
	config_byte_1 = 0;
    36da:	10 92 40 03 	sts	0x0340, r1
	config_byte_2 = 0;		// no reports
    36de:	10 92 41 03 	sts	0x0341, r1
	config_byte_3 = 0;		// 
    36e2:	10 92 42 03 	sts	0x0342, r1
	config_byte_4 = (CAN_BAUD_250K | NORMAL_HISTORY_OP_MODE);	
    36e6:	82 e4       	ldi	r24, 0x42	; 66
    36e8:	80 93 43 03 	sts	0x0343, r24

	// Make sure CAN_NEW_BOARD goes to one!
	// BECAUSE read_configuration_eeprom() reads with a ~
	// the CAN_NEW_BOARD will be a 0 after reflash
	// ALSO SAVED with a ~, so to make as a not new board, 
	init_complete    = FALSE;
    36ec:	10 92 c5 02 	sts	0x02C5, r1
	sys_config_byte |= CAN_NEW_BOARD;		// means no longer new board
    36f0:	80 91 44 03 	lds	r24, 0x0344
    36f4:	81 60       	ori	r24, 0x01	; 1
    36f6:	80 93 44 03 	sts	0x0344, r24
	Confirmed        = NOT_CLAIMED; 		// will force MyInstance to init
    36fa:	10 92 c4 02 	sts	0x02C4, r1
	MyInstance 		 = 0x98;
    36fe:	88 e9       	ldi	r24, 0x98	; 152
    3700:	80 93 c3 02 	sts	0x02C3, r24
}
    3704:	08 95       	ret

00003706 <_Z11config_initv>:
inline byte isSysConfigured(byte Test)	{  return ((sys_config_byte & Test)>0); };
    3706:	80 91 44 03 	lds	r24, 0x0344
							// b/c BigMotorEn board already does and we should have a consistent interface.
							// and b/c it's better the user knows when it's read.

	// BECAUSE read_configuration_eeprom() reads with a ~, 
	// The CAN_NEW_BOARD bit will be a 0 after reflash (~1)
	if (isSysConfigured(CAN_NEW_BOARD)==FALSE)		// Active Low
    370a:	80 fd       	sbrc	r24, 0
    370c:	08 95       	ret
	{												// First time this board has run!
		default_configuration();					// For the core modules (see above)
    370e:	0e 94 6d 1b 	call	0x36da	; 0x36da <_Z21default_configurationv>
		app_default_configuration();				// For application (board specific config) ie motor boards need stops
    3712:	0e 94 2e 06 	call	0xc5c	; 0xc5c <_Z25app_default_configurationv>
    3716:	08 95       	ret

00003718 <_Z20save_instance_numberPh>:
save_instance_number()
Return	:	The instance number within the network
**************************************************/
byte* save_instance_number(byte* mEEPROMAddress )
{
    eeprom_write_byte( (unsigned char*)mEEPROMAddress,   MyInstance );
    3718:	20 91 c3 02 	lds	r18, 0x02C3
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    371c:	f9 99       	sbic	0x1f, 1	; 31
    371e:	fe cf       	rjmp	.-4      	; 0x371c <_Z20save_instance_numberPh+0x4>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    3720:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    3722:	92 bd       	out	0x22, r25	; 34
    3724:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    3726:	20 bd       	out	0x20, r18	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    3728:	0f b6       	in	r0, 0x3f	; 63
    372a:	f8 94       	cli
    372c:	fa 9a       	sbi	0x1f, 2	; 31
    372e:	f9 9a       	sbi	0x1f, 1	; 31
    3730:	0f be       	out	0x3f, r0	; 63
    return mEEPROMAddress+1;
    3732:	9c 01       	movw	r18, r24
    3734:	2f 5f       	subi	r18, 0xFF	; 255
    3736:	3f 4f       	sbci	r19, 0xFF	; 255
}
    3738:	c9 01       	movw	r24, r18
    373a:	08 95       	ret

0000373c <_Z20read_instance_numberPh>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    373c:	f9 99       	sbic	0x1f, 1	; 31
    373e:	fe cf       	rjmp	.-4      	; 0x373c <_Z20read_instance_numberPh>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    3740:	92 bd       	out	0x22, r25	; 34
    3742:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    3744:	f8 9a       	sbi	0x1f, 0	; 31
    3746:	20 b5       	in	r18, 0x20	; 32
byte* read_instance_number(byte* mEEPROMAddress)
{
    MyInstance = eeprom_read_byte( (unsigned char*)mEEPROMAddress );
    3748:	20 93 c3 02 	sts	0x02C3, r18
    return mEEPROMAddress+1;    
    374c:	9c 01       	movw	r18, r24
    374e:	2f 5f       	subi	r18, 0xFF	; 255
    3750:	3f 4f       	sbci	r19, 0xFF	; 255
}
    3752:	c9 01       	movw	r24, r18
    3754:	08 95       	ret

00003756 <_Z21save_confirmed_statusPh>:
byte* save_confirmed_status(byte* mEEPROMAddress)
{
	//Confirmed = ~Confirmed;  	// flip all bits b/c after erase, 0xFF.
	// NO, don't do the flip b/c we have the config_init() routine now
	// which is done 1 time after reflash (uses 1 bit in config_byte_4)
    eeprom_write_byte( (unsigned char*)mEEPROMAddress, Confirmed  );
    3756:	20 91 c4 02 	lds	r18, 0x02C4
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    375a:	f9 99       	sbic	0x1f, 1	; 31
    375c:	fe cf       	rjmp	.-4      	; 0x375a <_Z21save_confirmed_statusPh+0x4>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    375e:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    3760:	92 bd       	out	0x22, r25	; 34
    3762:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    3764:	20 bd       	out	0x20, r18	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    3766:	0f b6       	in	r0, 0x3f	; 63
    3768:	f8 94       	cli
    376a:	fa 9a       	sbi	0x1f, 2	; 31
    376c:	f9 9a       	sbi	0x1f, 1	; 31
    376e:	0f be       	out	0x3f, r0	; 63
    return mEEPROMAddress+1;
    3770:	9c 01       	movw	r18, r24
    3772:	2f 5f       	subi	r18, 0xFF	; 255
    3774:	3f 4f       	sbci	r19, 0xFF	; 255
}
    3776:	c9 01       	movw	r24, r18
    3778:	08 95       	ret

0000377a <_Z21read_confirmed_statusPh>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    377a:	f9 99       	sbic	0x1f, 1	; 31
    377c:	fe cf       	rjmp	.-4      	; 0x377a <_Z21read_confirmed_statusPh>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    377e:	92 bd       	out	0x22, r25	; 34
    3780:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    3782:	f8 9a       	sbi	0x1f, 0	; 31
    3784:	20 b5       	in	r18, 0x20	; 32
byte* read_confirmed_status(byte* mEEPROMAddress)
{
    Confirmed  = eeprom_read_byte( (unsigned char*)mEEPROMAddress );
    3786:	20 93 c4 02 	sts	0x02C4, r18
    return mEEPROMAddress+1;
    378a:	9c 01       	movw	r18, r24
    378c:	2f 5f       	subi	r18, 0xFF	; 255
    378e:	3f 4f       	sbci	r19, 0xFF	; 255
}
    3790:	c9 01       	movw	r24, r18
    3792:	08 95       	ret

00003794 <_Z25save_configuration_eepromPh>:
Also want to save:  Current thresholds.
Report DTCs (overtemperature, over voltage)
***********************************************/
byte* save_configuration_eeprom(byte* addr)
{
	eeprom_write_byte( addr++, ~config_byte_1 );
    3794:	9c 01       	movw	r18, r24
    3796:	2f 5f       	subi	r18, 0xFF	; 255
    3798:	3f 4f       	sbci	r19, 0xFF	; 255
    379a:	40 91 40 03 	lds	r20, 0x0340
    379e:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    37a0:	f9 99       	sbic	0x1f, 1	; 31
    37a2:	fe cf       	rjmp	.-4      	; 0x37a0 <_Z25save_configuration_eepromPh+0xc>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    37a4:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    37a6:	92 bd       	out	0x22, r25	; 34
    37a8:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    37aa:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    37ac:	0f b6       	in	r0, 0x3f	; 63
    37ae:	f8 94       	cli
    37b0:	fa 9a       	sbi	0x1f, 2	; 31
    37b2:	f9 9a       	sbi	0x1f, 1	; 31
    37b4:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, ~config_byte_2 );	
    37b6:	c9 01       	movw	r24, r18
    37b8:	01 96       	adiw	r24, 0x01	; 1
    37ba:	40 91 41 03 	lds	r20, 0x0341
    37be:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    37c0:	f9 99       	sbic	0x1f, 1	; 31
    37c2:	fe cf       	rjmp	.-4      	; 0x37c0 <_Z25save_configuration_eepromPh+0x2c>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    37c4:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    37c6:	32 bd       	out	0x22, r19	; 34
    37c8:	21 bd       	out	0x21, r18	; 33
#endif
    EEDR = __value;
    37ca:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    37cc:	0f b6       	in	r0, 0x3f	; 63
    37ce:	f8 94       	cli
    37d0:	fa 9a       	sbi	0x1f, 2	; 31
    37d2:	f9 9a       	sbi	0x1f, 1	; 31
    37d4:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, ~config_byte_3 );	
    37d6:	9c 01       	movw	r18, r24
    37d8:	2f 5f       	subi	r18, 0xFF	; 255
    37da:	3f 4f       	sbci	r19, 0xFF	; 255
    37dc:	40 91 42 03 	lds	r20, 0x0342
    37e0:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    37e2:	f9 99       	sbic	0x1f, 1	; 31
    37e4:	fe cf       	rjmp	.-4      	; 0x37e2 <_Z25save_configuration_eepromPh+0x4e>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    37e6:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    37e8:	92 bd       	out	0x22, r25	; 34
    37ea:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    37ec:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    37ee:	0f b6       	in	r0, 0x3f	; 63
    37f0:	f8 94       	cli
    37f2:	fa 9a       	sbi	0x1f, 2	; 31
    37f4:	f9 9a       	sbi	0x1f, 1	; 31
    37f6:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, ~config_byte_4 );
    37f8:	c9 01       	movw	r24, r18
    37fa:	01 96       	adiw	r24, 0x01	; 1
    37fc:	40 91 43 03 	lds	r20, 0x0343
    3800:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    3802:	f9 99       	sbic	0x1f, 1	; 31
    3804:	fe cf       	rjmp	.-4      	; 0x3802 <_Z25save_configuration_eepromPh+0x6e>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    3806:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    3808:	32 bd       	out	0x22, r19	; 34
    380a:	21 bd       	out	0x21, r18	; 33
#endif
    EEDR = __value;
    380c:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    380e:	0f b6       	in	r0, 0x3f	; 63
    3810:	f8 94       	cli
    3812:	fa 9a       	sbi	0x1f, 2	; 31
    3814:	f9 9a       	sbi	0x1f, 1	; 31
    3816:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, ~sys_config_byte);
    3818:	9c 01       	movw	r18, r24
    381a:	2f 5f       	subi	r18, 0xFF	; 255
    381c:	3f 4f       	sbci	r19, 0xFF	; 255
    381e:	40 91 44 03 	lds	r20, 0x0344
    3822:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    3824:	f9 99       	sbic	0x1f, 1	; 31
    3826:	fe cf       	rjmp	.-4      	; 0x3824 <_Z25save_configuration_eepromPh+0x90>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    3828:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    382a:	92 bd       	out	0x22, r25	; 34
    382c:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    382e:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    3830:	0f b6       	in	r0, 0x3f	; 63
    3832:	f8 94       	cli
    3834:	fa 9a       	sbi	0x1f, 2	; 31
    3836:	f9 9a       	sbi	0x1f, 1	; 31
    3838:	0f be       	out	0x3f, r0	; 63
	return addr;
}
    383a:	c9 01       	movw	r24, r18
    383c:	08 95       	ret

0000383e <_Z18save_configurationv>:
Report DTCs (overtemperature, over voltage)
***********************************************/
byte* save_configuration()
{
	byte* Ptr;
	Ptr = save_instance_number (INSTANCE_EEPROM_ADDRESS);
    383e:	81 e0       	ldi	r24, 0x01	; 1
    3840:	90 e0       	ldi	r25, 0x00	; 0
    3842:	0e 94 8c 1b 	call	0x3718	; 0x3718 <_Z20save_instance_numberPh>
	Ptr = save_confirmed_status(Ptr);
    3846:	0e 94 ab 1b 	call	0x3756	; 0x3756 <_Z21save_confirmed_statusPh>
	return save_configuration_eeprom( Ptr );
    384a:	0e 94 ca 1b 	call	0x3794	; 0x3794 <_Z25save_configuration_eepromPh>
}
    384e:	08 95       	ret

00003850 <_Z21save_configuration_div>:
	}	
}

byte* save_configuration_di()
{
	cli();
    3850:	f8 94       	cli
	return save_configuration();
    3852:	0e 94 1f 1c 	call	0x383e	; 0x383e <_Z18save_configurationv>
	sei();
}
    3856:	08 95       	ret

00003858 <_Z21make_system_new_boardt>:
/* return 1 = NEW BOARD OKAY
		  0 = bad password */
byte make_system_new_board( word passcode )
{
	byte retval = 0;
	if (passcode == 0x1234)
    3858:	22 e1       	ldi	r18, 0x12	; 18
    385a:	84 33       	cpi	r24, 0x34	; 52
    385c:	92 07       	cpc	r25, r18
    385e:	11 f0       	breq	.+4      	; 0x3864 <_Z21make_system_new_boardt+0xc>

/* return 1 = NEW BOARD OKAY
		  0 = bad password */
byte make_system_new_board( word passcode )
{
	byte retval = 0;
    3860:	80 e0       	ldi	r24, 0x00	; 0
		//save_configuration_eeprom( (byte*)INSTANCE_EEPROM_ADDRESS+2 );
		cli(); save_configuration(); sei();
		retval = 1;
	}
	return retval;
}
    3862:	08 95       	ret
byte make_system_new_board( word passcode )
{
	byte retval = 0;
	if (passcode == 0x1234)
	{
		sys_config_byte &= ~CAN_NEW_BOARD;		// 0 means new board!
    3864:	80 91 44 03 	lds	r24, 0x0344
    3868:	8e 7f       	andi	r24, 0xFE	; 254
    386a:	80 93 44 03 	sts	0x0344, r24
		//save_configuration_eeprom( (byte*)INSTANCE_EEPROM_ADDRESS+2 );
		cli(); save_configuration(); sei();
    386e:	f8 94       	cli
    3870:	0e 94 1f 1c 	call	0x383e	; 0x383e <_Z18save_configurationv>
    3874:	78 94       	sei
		retval = 1;
    3876:	81 e0       	ldi	r24, 0x01	; 1
    3878:	08 95       	ret

0000387a <_Z25read_configuration_eepromPh>:
Reads from EEPROM, and stores into the RAM
sEndPoint structures defined in pot.h
***********************************************************/
byte* read_configuration_eeprom(byte* addr)
{
	config_byte_1 = ~(eeprom_read_byte( addr++ ));
    387a:	9c 01       	movw	r18, r24
    387c:	2f 5f       	subi	r18, 0xFF	; 255
    387e:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    3880:	f9 99       	sbic	0x1f, 1	; 31
    3882:	fe cf       	rjmp	.-4      	; 0x3880 <_Z25read_configuration_eepromPh+0x6>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    3884:	92 bd       	out	0x22, r25	; 34
    3886:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    3888:	f8 9a       	sbi	0x1f, 0	; 31
    388a:	80 b5       	in	r24, 0x20	; 32
    388c:	80 95       	com	r24
    388e:	80 93 40 03 	sts	0x0340, r24
	config_byte_2 = ~(eeprom_read_byte( addr++ ));
    3892:	c9 01       	movw	r24, r18
    3894:	01 96       	adiw	r24, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    3896:	f9 99       	sbic	0x1f, 1	; 31
    3898:	fe cf       	rjmp	.-4      	; 0x3896 <_Z25read_configuration_eepromPh+0x1c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    389a:	32 bd       	out	0x22, r19	; 34
    389c:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    389e:	f8 9a       	sbi	0x1f, 0	; 31
    38a0:	20 b5       	in	r18, 0x20	; 32
    38a2:	20 95       	com	r18
    38a4:	20 93 41 03 	sts	0x0341, r18
	config_byte_3 = ~(eeprom_read_byte( addr++ ));
    38a8:	9c 01       	movw	r18, r24
    38aa:	2f 5f       	subi	r18, 0xFF	; 255
    38ac:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    38ae:	f9 99       	sbic	0x1f, 1	; 31
    38b0:	fe cf       	rjmp	.-4      	; 0x38ae <_Z25read_configuration_eepromPh+0x34>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    38b2:	92 bd       	out	0x22, r25	; 34
    38b4:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    38b6:	f8 9a       	sbi	0x1f, 0	; 31
    38b8:	80 b5       	in	r24, 0x20	; 32
    38ba:	80 95       	com	r24
    38bc:	80 93 42 03 	sts	0x0342, r24
	config_byte_4 = ~(eeprom_read_byte( addr++ ));	
    38c0:	c9 01       	movw	r24, r18
    38c2:	01 96       	adiw	r24, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    38c4:	f9 99       	sbic	0x1f, 1	; 31
    38c6:	fe cf       	rjmp	.-4      	; 0x38c4 <_Z25read_configuration_eepromPh+0x4a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    38c8:	32 bd       	out	0x22, r19	; 34
    38ca:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    38cc:	f8 9a       	sbi	0x1f, 0	; 31
    38ce:	20 b5       	in	r18, 0x20	; 32
    38d0:	20 95       	com	r18
    38d2:	20 93 43 03 	sts	0x0343, r18
	sys_config_byte = ~(eeprom_read_byte( addr++ ));
    38d6:	9c 01       	movw	r18, r24
    38d8:	2f 5f       	subi	r18, 0xFF	; 255
    38da:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    38dc:	f9 99       	sbic	0x1f, 1	; 31
    38de:	fe cf       	rjmp	.-4      	; 0x38dc <_Z25read_configuration_eepromPh+0x62>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    38e0:	92 bd       	out	0x22, r25	; 34
    38e2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    38e4:	f8 9a       	sbi	0x1f, 0	; 31
    38e6:	80 b5       	in	r24, 0x20	; 32
    38e8:	80 95       	com	r24
    38ea:	80 93 44 03 	sts	0x0344, r24
	return addr;
}
    38ee:	c9 01       	movw	r24, r18
    38f0:	08 95       	ret

000038f2 <_Z18read_configurationv>:
sEndPoint structures defined in pot.h
***********************************************************/
byte* read_configuration()
{
	byte* Ptr;
	Ptr = read_instance_number (INSTANCE_EEPROM_ADDRESS);
    38f2:	81 e0       	ldi	r24, 0x01	; 1
    38f4:	90 e0       	ldi	r25, 0x00	; 0
    38f6:	0e 94 9e 1b 	call	0x373c	; 0x373c <_Z20read_instance_numberPh>
	Ptr = read_confirmed_status(Ptr);
    38fa:	0e 94 bd 1b 	call	0x377a	; 0x377a <_Z21read_confirmed_statusPh>
	return read_configuration_eeprom(Ptr);
    38fe:	0e 94 3d 1c 	call	0x387a	; 0x387a <_Z25read_configuration_eepromPh>
}
    3902:	08 95       	ret

00003904 <__fixunssfsi>:
    3904:	ef 92       	push	r14
    3906:	ff 92       	push	r15
    3908:	0f 93       	push	r16
    390a:	1f 93       	push	r17
    390c:	7b 01       	movw	r14, r22
    390e:	8c 01       	movw	r16, r24
    3910:	20 e0       	ldi	r18, 0x00	; 0
    3912:	30 e0       	ldi	r19, 0x00	; 0
    3914:	40 e0       	ldi	r20, 0x00	; 0
    3916:	5f e4       	ldi	r21, 0x4F	; 79
    3918:	0e 94 2e 20 	call	0x405c	; 0x405c <__gesf2>
    391c:	87 fd       	sbrc	r24, 7
    391e:	11 c0       	rjmp	.+34     	; 0x3942 <__fixunssfsi+0x3e>
    3920:	c8 01       	movw	r24, r16
    3922:	b7 01       	movw	r22, r14
    3924:	20 e0       	ldi	r18, 0x00	; 0
    3926:	30 e0       	ldi	r19, 0x00	; 0
    3928:	40 e0       	ldi	r20, 0x00	; 0
    392a:	5f e4       	ldi	r21, 0x4F	; 79
    392c:	0e 94 25 1e 	call	0x3c4a	; 0x3c4a <__subsf3>
    3930:	0e 94 ee 20 	call	0x41dc	; 0x41dc <__fixsfsi>
    3934:	9b 01       	movw	r18, r22
    3936:	ac 01       	movw	r20, r24
    3938:	20 50       	subi	r18, 0x00	; 0
    393a:	30 40       	sbci	r19, 0x00	; 0
    393c:	40 40       	sbci	r20, 0x00	; 0
    393e:	50 48       	sbci	r21, 0x80	; 128
    3940:	06 c0       	rjmp	.+12     	; 0x394e <__fixunssfsi+0x4a>
    3942:	c8 01       	movw	r24, r16
    3944:	b7 01       	movw	r22, r14
    3946:	0e 94 ee 20 	call	0x41dc	; 0x41dc <__fixsfsi>
    394a:	9b 01       	movw	r18, r22
    394c:	ac 01       	movw	r20, r24
    394e:	b9 01       	movw	r22, r18
    3950:	ca 01       	movw	r24, r20
    3952:	1f 91       	pop	r17
    3954:	0f 91       	pop	r16
    3956:	ff 90       	pop	r15
    3958:	ef 90       	pop	r14
    395a:	08 95       	ret

0000395c <_fpadd_parts>:
    395c:	a0 e0       	ldi	r26, 0x00	; 0
    395e:	b0 e0       	ldi	r27, 0x00	; 0
    3960:	e4 eb       	ldi	r30, 0xB4	; 180
    3962:	fc e1       	ldi	r31, 0x1C	; 28
    3964:	0c 94 09 24 	jmp	0x4812	; 0x4812 <__prologue_saves__+0x8>
    3968:	fc 01       	movw	r30, r24
    396a:	ea 01       	movw	r28, r20
    396c:	80 81       	ld	r24, Z
    396e:	82 30       	cpi	r24, 0x02	; 2
    3970:	08 f4       	brcc	.+2      	; 0x3974 <_fpadd_parts+0x18>
    3972:	38 c1       	rjmp	.+624    	; 0x3be4 <_fpadd_parts+0x288>
    3974:	db 01       	movw	r26, r22
    3976:	9c 91       	ld	r25, X
    3978:	92 30       	cpi	r25, 0x02	; 2
    397a:	08 f4       	brcc	.+2      	; 0x397e <_fpadd_parts+0x22>
    397c:	30 c1       	rjmp	.+608    	; 0x3bde <_fpadd_parts+0x282>
    397e:	84 30       	cpi	r24, 0x04	; 4
    3980:	59 f4       	brne	.+22     	; 0x3998 <_fpadd_parts+0x3c>
    3982:	94 30       	cpi	r25, 0x04	; 4
    3984:	09 f0       	breq	.+2      	; 0x3988 <_fpadd_parts+0x2c>
    3986:	2e c1       	rjmp	.+604    	; 0x3be4 <_fpadd_parts+0x288>
    3988:	91 81       	ldd	r25, Z+1	; 0x01
    398a:	11 96       	adiw	r26, 0x01	; 1
    398c:	8c 91       	ld	r24, X
    398e:	11 97       	sbiw	r26, 0x01	; 1
    3990:	98 17       	cp	r25, r24
    3992:	09 f0       	breq	.+2      	; 0x3996 <_fpadd_parts+0x3a>
    3994:	21 c1       	rjmp	.+578    	; 0x3bd8 <_fpadd_parts+0x27c>
    3996:	26 c1       	rjmp	.+588    	; 0x3be4 <_fpadd_parts+0x288>
    3998:	94 30       	cpi	r25, 0x04	; 4
    399a:	09 f4       	brne	.+2      	; 0x399e <_fpadd_parts+0x42>
    399c:	20 c1       	rjmp	.+576    	; 0x3bde <_fpadd_parts+0x282>
    399e:	92 30       	cpi	r25, 0x02	; 2
    39a0:	b1 f4       	brne	.+44     	; 0x39ce <_fpadd_parts+0x72>
    39a2:	82 30       	cpi	r24, 0x02	; 2
    39a4:	09 f0       	breq	.+2      	; 0x39a8 <_fpadd_parts+0x4c>
    39a6:	1e c1       	rjmp	.+572    	; 0x3be4 <_fpadd_parts+0x288>
    39a8:	ca 01       	movw	r24, r20
    39aa:	af 01       	movw	r20, r30
    39ac:	28 e0       	ldi	r18, 0x08	; 8
    39ae:	da 01       	movw	r26, r20
    39b0:	0d 90       	ld	r0, X+
    39b2:	ad 01       	movw	r20, r26
    39b4:	dc 01       	movw	r26, r24
    39b6:	0d 92       	st	X+, r0
    39b8:	cd 01       	movw	r24, r26
    39ba:	21 50       	subi	r18, 0x01	; 1
    39bc:	c1 f7       	brne	.-16     	; 0x39ae <_fpadd_parts+0x52>
    39be:	db 01       	movw	r26, r22
    39c0:	11 96       	adiw	r26, 0x01	; 1
    39c2:	8c 91       	ld	r24, X
    39c4:	11 97       	sbiw	r26, 0x01	; 1
    39c6:	91 81       	ldd	r25, Z+1	; 0x01
    39c8:	89 23       	and	r24, r25
    39ca:	89 83       	std	Y+1, r24	; 0x01
    39cc:	0a c1       	rjmp	.+532    	; 0x3be2 <_fpadd_parts+0x286>
    39ce:	82 30       	cpi	r24, 0x02	; 2
    39d0:	09 f4       	brne	.+2      	; 0x39d4 <_fpadd_parts+0x78>
    39d2:	05 c1       	rjmp	.+522    	; 0x3bde <_fpadd_parts+0x282>
    39d4:	c2 80       	ldd	r12, Z+2	; 0x02
    39d6:	d3 80       	ldd	r13, Z+3	; 0x03
    39d8:	db 01       	movw	r26, r22
    39da:	12 96       	adiw	r26, 0x02	; 2
    39dc:	6d 90       	ld	r6, X+
    39de:	7c 90       	ld	r7, X
    39e0:	13 97       	sbiw	r26, 0x03	; 3
    39e2:	24 81       	ldd	r18, Z+4	; 0x04
    39e4:	35 81       	ldd	r19, Z+5	; 0x05
    39e6:	46 81       	ldd	r20, Z+6	; 0x06
    39e8:	57 81       	ldd	r21, Z+7	; 0x07
    39ea:	14 96       	adiw	r26, 0x04	; 4
    39ec:	ed 90       	ld	r14, X+
    39ee:	fd 90       	ld	r15, X+
    39f0:	0d 91       	ld	r16, X+
    39f2:	1c 91       	ld	r17, X
    39f4:	17 97       	sbiw	r26, 0x07	; 7
    39f6:	c6 01       	movw	r24, r12
    39f8:	86 19       	sub	r24, r6
    39fa:	97 09       	sbc	r25, r7
    39fc:	5c 01       	movw	r10, r24
    39fe:	97 ff       	sbrs	r25, 7
    3a00:	04 c0       	rjmp	.+8      	; 0x3a0a <_fpadd_parts+0xae>
    3a02:	aa 24       	eor	r10, r10
    3a04:	bb 24       	eor	r11, r11
    3a06:	a8 1a       	sub	r10, r24
    3a08:	b9 0a       	sbc	r11, r25
    3a0a:	b0 e2       	ldi	r27, 0x20	; 32
    3a0c:	ab 16       	cp	r10, r27
    3a0e:	b1 04       	cpc	r11, r1
    3a10:	0c f0       	brlt	.+2      	; 0x3a14 <_fpadd_parts+0xb8>
    3a12:	61 c0       	rjmp	.+194    	; 0x3ad6 <_fpadd_parts+0x17a>
    3a14:	18 16       	cp	r1, r24
    3a16:	19 06       	cpc	r1, r25
    3a18:	6c f5       	brge	.+90     	; 0x3a74 <_fpadd_parts+0x118>
    3a1a:	37 01       	movw	r6, r14
    3a1c:	48 01       	movw	r8, r16
    3a1e:	0a 2c       	mov	r0, r10
    3a20:	04 c0       	rjmp	.+8      	; 0x3a2a <_fpadd_parts+0xce>
    3a22:	96 94       	lsr	r9
    3a24:	87 94       	ror	r8
    3a26:	77 94       	ror	r7
    3a28:	67 94       	ror	r6
    3a2a:	0a 94       	dec	r0
    3a2c:	d2 f7       	brpl	.-12     	; 0x3a22 <_fpadd_parts+0xc6>
    3a2e:	81 e0       	ldi	r24, 0x01	; 1
    3a30:	90 e0       	ldi	r25, 0x00	; 0
    3a32:	a0 e0       	ldi	r26, 0x00	; 0
    3a34:	b0 e0       	ldi	r27, 0x00	; 0
    3a36:	0a 2c       	mov	r0, r10
    3a38:	04 c0       	rjmp	.+8      	; 0x3a42 <_fpadd_parts+0xe6>
    3a3a:	88 0f       	add	r24, r24
    3a3c:	99 1f       	adc	r25, r25
    3a3e:	aa 1f       	adc	r26, r26
    3a40:	bb 1f       	adc	r27, r27
    3a42:	0a 94       	dec	r0
    3a44:	d2 f7       	brpl	.-12     	; 0x3a3a <_fpadd_parts+0xde>
    3a46:	01 97       	sbiw	r24, 0x01	; 1
    3a48:	a1 09       	sbc	r26, r1
    3a4a:	b1 09       	sbc	r27, r1
    3a4c:	8e 21       	and	r24, r14
    3a4e:	9f 21       	and	r25, r15
    3a50:	a0 23       	and	r26, r16
    3a52:	b1 23       	and	r27, r17
    3a54:	ee 24       	eor	r14, r14
    3a56:	ff 24       	eor	r15, r15
    3a58:	87 01       	movw	r16, r14
    3a5a:	e3 94       	inc	r14
    3a5c:	00 97       	sbiw	r24, 0x00	; 0
    3a5e:	a1 05       	cpc	r26, r1
    3a60:	b1 05       	cpc	r27, r1
    3a62:	19 f4       	brne	.+6      	; 0x3a6a <_fpadd_parts+0x10e>
    3a64:	ee 24       	eor	r14, r14
    3a66:	ff 24       	eor	r15, r15
    3a68:	87 01       	movw	r16, r14
    3a6a:	e6 28       	or	r14, r6
    3a6c:	f7 28       	or	r15, r7
    3a6e:	08 29       	or	r16, r8
    3a70:	19 29       	or	r17, r9
    3a72:	3c c0       	rjmp	.+120    	; 0x3aec <_fpadd_parts+0x190>
    3a74:	00 97       	sbiw	r24, 0x00	; 0
    3a76:	d1 f1       	breq	.+116    	; 0x3aec <_fpadd_parts+0x190>
    3a78:	ca 0c       	add	r12, r10
    3a7a:	db 1c       	adc	r13, r11
    3a7c:	39 01       	movw	r6, r18
    3a7e:	4a 01       	movw	r8, r20
    3a80:	0a 2c       	mov	r0, r10
    3a82:	04 c0       	rjmp	.+8      	; 0x3a8c <_fpadd_parts+0x130>
    3a84:	96 94       	lsr	r9
    3a86:	87 94       	ror	r8
    3a88:	77 94       	ror	r7
    3a8a:	67 94       	ror	r6
    3a8c:	0a 94       	dec	r0
    3a8e:	d2 f7       	brpl	.-12     	; 0x3a84 <_fpadd_parts+0x128>
    3a90:	81 e0       	ldi	r24, 0x01	; 1
    3a92:	90 e0       	ldi	r25, 0x00	; 0
    3a94:	a0 e0       	ldi	r26, 0x00	; 0
    3a96:	b0 e0       	ldi	r27, 0x00	; 0
    3a98:	0a 2c       	mov	r0, r10
    3a9a:	04 c0       	rjmp	.+8      	; 0x3aa4 <_fpadd_parts+0x148>
    3a9c:	88 0f       	add	r24, r24
    3a9e:	99 1f       	adc	r25, r25
    3aa0:	aa 1f       	adc	r26, r26
    3aa2:	bb 1f       	adc	r27, r27
    3aa4:	0a 94       	dec	r0
    3aa6:	d2 f7       	brpl	.-12     	; 0x3a9c <_fpadd_parts+0x140>
    3aa8:	01 97       	sbiw	r24, 0x01	; 1
    3aaa:	a1 09       	sbc	r26, r1
    3aac:	b1 09       	sbc	r27, r1
    3aae:	82 23       	and	r24, r18
    3ab0:	93 23       	and	r25, r19
    3ab2:	a4 23       	and	r26, r20
    3ab4:	b5 23       	and	r27, r21
    3ab6:	21 e0       	ldi	r18, 0x01	; 1
    3ab8:	30 e0       	ldi	r19, 0x00	; 0
    3aba:	40 e0       	ldi	r20, 0x00	; 0
    3abc:	50 e0       	ldi	r21, 0x00	; 0
    3abe:	00 97       	sbiw	r24, 0x00	; 0
    3ac0:	a1 05       	cpc	r26, r1
    3ac2:	b1 05       	cpc	r27, r1
    3ac4:	19 f4       	brne	.+6      	; 0x3acc <_fpadd_parts+0x170>
    3ac6:	20 e0       	ldi	r18, 0x00	; 0
    3ac8:	30 e0       	ldi	r19, 0x00	; 0
    3aca:	a9 01       	movw	r20, r18
    3acc:	26 29       	or	r18, r6
    3ace:	37 29       	or	r19, r7
    3ad0:	48 29       	or	r20, r8
    3ad2:	59 29       	or	r21, r9
    3ad4:	0b c0       	rjmp	.+22     	; 0x3aec <_fpadd_parts+0x190>
    3ad6:	6c 14       	cp	r6, r12
    3ad8:	7d 04       	cpc	r7, r13
    3ada:	24 f4       	brge	.+8      	; 0x3ae4 <_fpadd_parts+0x188>
    3adc:	ee 24       	eor	r14, r14
    3ade:	ff 24       	eor	r15, r15
    3ae0:	87 01       	movw	r16, r14
    3ae2:	04 c0       	rjmp	.+8      	; 0x3aec <_fpadd_parts+0x190>
    3ae4:	63 01       	movw	r12, r6
    3ae6:	20 e0       	ldi	r18, 0x00	; 0
    3ae8:	30 e0       	ldi	r19, 0x00	; 0
    3aea:	a9 01       	movw	r20, r18
    3aec:	81 81       	ldd	r24, Z+1	; 0x01
    3aee:	fb 01       	movw	r30, r22
    3af0:	91 81       	ldd	r25, Z+1	; 0x01
    3af2:	89 17       	cp	r24, r25
    3af4:	09 f4       	brne	.+2      	; 0x3af8 <_fpadd_parts+0x19c>
    3af6:	45 c0       	rjmp	.+138    	; 0x3b82 <_fpadd_parts+0x226>
    3af8:	88 23       	and	r24, r24
    3afa:	49 f0       	breq	.+18     	; 0x3b0e <_fpadd_parts+0x1b2>
    3afc:	d8 01       	movw	r26, r16
    3afe:	c7 01       	movw	r24, r14
    3b00:	82 1b       	sub	r24, r18
    3b02:	93 0b       	sbc	r25, r19
    3b04:	a4 0b       	sbc	r26, r20
    3b06:	b5 0b       	sbc	r27, r21
    3b08:	9c 01       	movw	r18, r24
    3b0a:	ad 01       	movw	r20, r26
    3b0c:	04 c0       	rjmp	.+8      	; 0x3b16 <_fpadd_parts+0x1ba>
    3b0e:	2e 19       	sub	r18, r14
    3b10:	3f 09       	sbc	r19, r15
    3b12:	40 0b       	sbc	r20, r16
    3b14:	51 0b       	sbc	r21, r17
    3b16:	57 fd       	sbrc	r21, 7
    3b18:	04 c0       	rjmp	.+8      	; 0x3b22 <_fpadd_parts+0x1c6>
    3b1a:	19 82       	std	Y+1, r1	; 0x01
    3b1c:	db 82       	std	Y+3, r13	; 0x03
    3b1e:	ca 82       	std	Y+2, r12	; 0x02
    3b20:	0b c0       	rjmp	.+22     	; 0x3b38 <_fpadd_parts+0x1dc>
    3b22:	81 e0       	ldi	r24, 0x01	; 1
    3b24:	89 83       	std	Y+1, r24	; 0x01
    3b26:	db 82       	std	Y+3, r13	; 0x03
    3b28:	ca 82       	std	Y+2, r12	; 0x02
    3b2a:	50 95       	com	r21
    3b2c:	40 95       	com	r20
    3b2e:	30 95       	com	r19
    3b30:	21 95       	neg	r18
    3b32:	3f 4f       	sbci	r19, 0xFF	; 255
    3b34:	4f 4f       	sbci	r20, 0xFF	; 255
    3b36:	5f 4f       	sbci	r21, 0xFF	; 255
    3b38:	2c 83       	std	Y+4, r18	; 0x04
    3b3a:	3d 83       	std	Y+5, r19	; 0x05
    3b3c:	4e 83       	std	Y+6, r20	; 0x06
    3b3e:	5f 83       	std	Y+7, r21	; 0x07
    3b40:	0d c0       	rjmp	.+26     	; 0x3b5c <_fpadd_parts+0x200>
    3b42:	88 0f       	add	r24, r24
    3b44:	99 1f       	adc	r25, r25
    3b46:	aa 1f       	adc	r26, r26
    3b48:	bb 1f       	adc	r27, r27
    3b4a:	8c 83       	std	Y+4, r24	; 0x04
    3b4c:	9d 83       	std	Y+5, r25	; 0x05
    3b4e:	ae 83       	std	Y+6, r26	; 0x06
    3b50:	bf 83       	std	Y+7, r27	; 0x07
    3b52:	8a 81       	ldd	r24, Y+2	; 0x02
    3b54:	9b 81       	ldd	r25, Y+3	; 0x03
    3b56:	01 97       	sbiw	r24, 0x01	; 1
    3b58:	9b 83       	std	Y+3, r25	; 0x03
    3b5a:	8a 83       	std	Y+2, r24	; 0x02
    3b5c:	8c 81       	ldd	r24, Y+4	; 0x04
    3b5e:	9d 81       	ldd	r25, Y+5	; 0x05
    3b60:	ae 81       	ldd	r26, Y+6	; 0x06
    3b62:	bf 81       	ldd	r27, Y+7	; 0x07
    3b64:	9c 01       	movw	r18, r24
    3b66:	ad 01       	movw	r20, r26
    3b68:	21 50       	subi	r18, 0x01	; 1
    3b6a:	30 40       	sbci	r19, 0x00	; 0
    3b6c:	40 40       	sbci	r20, 0x00	; 0
    3b6e:	50 40       	sbci	r21, 0x00	; 0
    3b70:	2f 3f       	cpi	r18, 0xFF	; 255
    3b72:	ef ef       	ldi	r30, 0xFF	; 255
    3b74:	3e 07       	cpc	r19, r30
    3b76:	ef ef       	ldi	r30, 0xFF	; 255
    3b78:	4e 07       	cpc	r20, r30
    3b7a:	ef e3       	ldi	r30, 0x3F	; 63
    3b7c:	5e 07       	cpc	r21, r30
    3b7e:	08 f3       	brcs	.-62     	; 0x3b42 <_fpadd_parts+0x1e6>
    3b80:	0b c0       	rjmp	.+22     	; 0x3b98 <_fpadd_parts+0x23c>
    3b82:	89 83       	std	Y+1, r24	; 0x01
    3b84:	db 82       	std	Y+3, r13	; 0x03
    3b86:	ca 82       	std	Y+2, r12	; 0x02
    3b88:	2e 0d       	add	r18, r14
    3b8a:	3f 1d       	adc	r19, r15
    3b8c:	40 1f       	adc	r20, r16
    3b8e:	51 1f       	adc	r21, r17
    3b90:	2c 83       	std	Y+4, r18	; 0x04
    3b92:	3d 83       	std	Y+5, r19	; 0x05
    3b94:	4e 83       	std	Y+6, r20	; 0x06
    3b96:	5f 83       	std	Y+7, r21	; 0x07
    3b98:	83 e0       	ldi	r24, 0x03	; 3
    3b9a:	88 83       	st	Y, r24
    3b9c:	2c 81       	ldd	r18, Y+4	; 0x04
    3b9e:	3d 81       	ldd	r19, Y+5	; 0x05
    3ba0:	4e 81       	ldd	r20, Y+6	; 0x06
    3ba2:	5f 81       	ldd	r21, Y+7	; 0x07
    3ba4:	57 ff       	sbrs	r21, 7
    3ba6:	1d c0       	rjmp	.+58     	; 0x3be2 <_fpadd_parts+0x286>
    3ba8:	da 01       	movw	r26, r20
    3baa:	c9 01       	movw	r24, r18
    3bac:	81 70       	andi	r24, 0x01	; 1
    3bae:	90 70       	andi	r25, 0x00	; 0
    3bb0:	a0 70       	andi	r26, 0x00	; 0
    3bb2:	b0 70       	andi	r27, 0x00	; 0
    3bb4:	56 95       	lsr	r21
    3bb6:	47 95       	ror	r20
    3bb8:	37 95       	ror	r19
    3bba:	27 95       	ror	r18
    3bbc:	82 2b       	or	r24, r18
    3bbe:	93 2b       	or	r25, r19
    3bc0:	a4 2b       	or	r26, r20
    3bc2:	b5 2b       	or	r27, r21
    3bc4:	8c 83       	std	Y+4, r24	; 0x04
    3bc6:	9d 83       	std	Y+5, r25	; 0x05
    3bc8:	ae 83       	std	Y+6, r26	; 0x06
    3bca:	bf 83       	std	Y+7, r27	; 0x07
    3bcc:	8a 81       	ldd	r24, Y+2	; 0x02
    3bce:	9b 81       	ldd	r25, Y+3	; 0x03
    3bd0:	01 96       	adiw	r24, 0x01	; 1
    3bd2:	9b 83       	std	Y+3, r25	; 0x03
    3bd4:	8a 83       	std	Y+2, r24	; 0x02
    3bd6:	05 c0       	rjmp	.+10     	; 0x3be2 <_fpadd_parts+0x286>
    3bd8:	e5 e1       	ldi	r30, 0x15	; 21
    3bda:	f1 e0       	ldi	r31, 0x01	; 1
    3bdc:	03 c0       	rjmp	.+6      	; 0x3be4 <_fpadd_parts+0x288>
    3bde:	fb 01       	movw	r30, r22
    3be0:	01 c0       	rjmp	.+2      	; 0x3be4 <_fpadd_parts+0x288>
    3be2:	fe 01       	movw	r30, r28
    3be4:	cf 01       	movw	r24, r30
    3be6:	cd b7       	in	r28, 0x3d	; 61
    3be8:	de b7       	in	r29, 0x3e	; 62
    3bea:	ee e0       	ldi	r30, 0x0E	; 14
    3bec:	0c 94 25 24 	jmp	0x484a	; 0x484a <__epilogue_restores__+0x8>

00003bf0 <__addsf3>:
    3bf0:	a0 e2       	ldi	r26, 0x20	; 32
    3bf2:	b0 e0       	ldi	r27, 0x00	; 0
    3bf4:	ee ef       	ldi	r30, 0xFE	; 254
    3bf6:	fd e1       	ldi	r31, 0x1D	; 29
    3bf8:	0c 94 11 24 	jmp	0x4822	; 0x4822 <__prologue_saves__+0x18>
    3bfc:	69 83       	std	Y+1, r22	; 0x01
    3bfe:	7a 83       	std	Y+2, r23	; 0x02
    3c00:	8b 83       	std	Y+3, r24	; 0x03
    3c02:	9c 83       	std	Y+4, r25	; 0x04
    3c04:	2d 83       	std	Y+5, r18	; 0x05
    3c06:	3e 83       	std	Y+6, r19	; 0x06
    3c08:	4f 83       	std	Y+7, r20	; 0x07
    3c0a:	58 87       	std	Y+8, r21	; 0x08
    3c0c:	89 e0       	ldi	r24, 0x09	; 9
    3c0e:	e8 2e       	mov	r14, r24
    3c10:	f1 2c       	mov	r15, r1
    3c12:	ec 0e       	add	r14, r28
    3c14:	fd 1e       	adc	r15, r29
    3c16:	ce 01       	movw	r24, r28
    3c18:	01 96       	adiw	r24, 0x01	; 1
    3c1a:	b7 01       	movw	r22, r14
    3c1c:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    3c20:	8e 01       	movw	r16, r28
    3c22:	0f 5e       	subi	r16, 0xEF	; 239
    3c24:	1f 4f       	sbci	r17, 0xFF	; 255
    3c26:	ce 01       	movw	r24, r28
    3c28:	05 96       	adiw	r24, 0x05	; 5
    3c2a:	b8 01       	movw	r22, r16
    3c2c:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    3c30:	c7 01       	movw	r24, r14
    3c32:	b8 01       	movw	r22, r16
    3c34:	ae 01       	movw	r20, r28
    3c36:	47 5e       	subi	r20, 0xE7	; 231
    3c38:	5f 4f       	sbci	r21, 0xFF	; 255
    3c3a:	0e 94 ae 1c 	call	0x395c	; 0x395c <_fpadd_parts>
    3c3e:	0e 94 12 22 	call	0x4424	; 0x4424 <__pack_f>
    3c42:	a0 96       	adiw	r28, 0x20	; 32
    3c44:	e6 e0       	ldi	r30, 0x06	; 6
    3c46:	0c 94 2d 24 	jmp	0x485a	; 0x485a <__epilogue_restores__+0x18>

00003c4a <__subsf3>:
    3c4a:	a0 e2       	ldi	r26, 0x20	; 32
    3c4c:	b0 e0       	ldi	r27, 0x00	; 0
    3c4e:	eb e2       	ldi	r30, 0x2B	; 43
    3c50:	fe e1       	ldi	r31, 0x1E	; 30
    3c52:	0c 94 11 24 	jmp	0x4822	; 0x4822 <__prologue_saves__+0x18>
    3c56:	69 83       	std	Y+1, r22	; 0x01
    3c58:	7a 83       	std	Y+2, r23	; 0x02
    3c5a:	8b 83       	std	Y+3, r24	; 0x03
    3c5c:	9c 83       	std	Y+4, r25	; 0x04
    3c5e:	2d 83       	std	Y+5, r18	; 0x05
    3c60:	3e 83       	std	Y+6, r19	; 0x06
    3c62:	4f 83       	std	Y+7, r20	; 0x07
    3c64:	58 87       	std	Y+8, r21	; 0x08
    3c66:	8e 01       	movw	r16, r28
    3c68:	07 5f       	subi	r16, 0xF7	; 247
    3c6a:	1f 4f       	sbci	r17, 0xFF	; 255
    3c6c:	ce 01       	movw	r24, r28
    3c6e:	01 96       	adiw	r24, 0x01	; 1
    3c70:	b8 01       	movw	r22, r16
    3c72:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    3c76:	91 e1       	ldi	r25, 0x11	; 17
    3c78:	e9 2e       	mov	r14, r25
    3c7a:	f1 2c       	mov	r15, r1
    3c7c:	ec 0e       	add	r14, r28
    3c7e:	fd 1e       	adc	r15, r29
    3c80:	ce 01       	movw	r24, r28
    3c82:	05 96       	adiw	r24, 0x05	; 5
    3c84:	b7 01       	movw	r22, r14
    3c86:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    3c8a:	8a 89       	ldd	r24, Y+18	; 0x12
    3c8c:	91 e0       	ldi	r25, 0x01	; 1
    3c8e:	89 27       	eor	r24, r25
    3c90:	8a 8b       	std	Y+18, r24	; 0x12
    3c92:	c8 01       	movw	r24, r16
    3c94:	b7 01       	movw	r22, r14
    3c96:	ae 01       	movw	r20, r28
    3c98:	47 5e       	subi	r20, 0xE7	; 231
    3c9a:	5f 4f       	sbci	r21, 0xFF	; 255
    3c9c:	0e 94 ae 1c 	call	0x395c	; 0x395c <_fpadd_parts>
    3ca0:	0e 94 12 22 	call	0x4424	; 0x4424 <__pack_f>
    3ca4:	a0 96       	adiw	r28, 0x20	; 32
    3ca6:	e6 e0       	ldi	r30, 0x06	; 6
    3ca8:	0c 94 2d 24 	jmp	0x485a	; 0x485a <__epilogue_restores__+0x18>

00003cac <__mulsf3>:
    3cac:	a0 e2       	ldi	r26, 0x20	; 32
    3cae:	b0 e0       	ldi	r27, 0x00	; 0
    3cb0:	ec e5       	ldi	r30, 0x5C	; 92
    3cb2:	fe e1       	ldi	r31, 0x1E	; 30
    3cb4:	0c 94 05 24 	jmp	0x480a	; 0x480a <__prologue_saves__>
    3cb8:	69 83       	std	Y+1, r22	; 0x01
    3cba:	7a 83       	std	Y+2, r23	; 0x02
    3cbc:	8b 83       	std	Y+3, r24	; 0x03
    3cbe:	9c 83       	std	Y+4, r25	; 0x04
    3cc0:	2d 83       	std	Y+5, r18	; 0x05
    3cc2:	3e 83       	std	Y+6, r19	; 0x06
    3cc4:	4f 83       	std	Y+7, r20	; 0x07
    3cc6:	58 87       	std	Y+8, r21	; 0x08
    3cc8:	ce 01       	movw	r24, r28
    3cca:	01 96       	adiw	r24, 0x01	; 1
    3ccc:	be 01       	movw	r22, r28
    3cce:	67 5f       	subi	r22, 0xF7	; 247
    3cd0:	7f 4f       	sbci	r23, 0xFF	; 255
    3cd2:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    3cd6:	ce 01       	movw	r24, r28
    3cd8:	05 96       	adiw	r24, 0x05	; 5
    3cda:	be 01       	movw	r22, r28
    3cdc:	6f 5e       	subi	r22, 0xEF	; 239
    3cde:	7f 4f       	sbci	r23, 0xFF	; 255
    3ce0:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    3ce4:	99 85       	ldd	r25, Y+9	; 0x09
    3ce6:	92 30       	cpi	r25, 0x02	; 2
    3ce8:	78 f0       	brcs	.+30     	; 0x3d08 <__mulsf3+0x5c>
    3cea:	89 89       	ldd	r24, Y+17	; 0x11
    3cec:	82 30       	cpi	r24, 0x02	; 2
    3cee:	c0 f0       	brcs	.+48     	; 0x3d20 <__mulsf3+0x74>
    3cf0:	94 30       	cpi	r25, 0x04	; 4
    3cf2:	19 f4       	brne	.+6      	; 0x3cfa <__mulsf3+0x4e>
    3cf4:	82 30       	cpi	r24, 0x02	; 2
    3cf6:	41 f4       	brne	.+16     	; 0x3d08 <__mulsf3+0x5c>
    3cf8:	cb c0       	rjmp	.+406    	; 0x3e90 <__mulsf3+0x1e4>
    3cfa:	84 30       	cpi	r24, 0x04	; 4
    3cfc:	19 f4       	brne	.+6      	; 0x3d04 <__mulsf3+0x58>
    3cfe:	92 30       	cpi	r25, 0x02	; 2
    3d00:	79 f4       	brne	.+30     	; 0x3d20 <__mulsf3+0x74>
    3d02:	c6 c0       	rjmp	.+396    	; 0x3e90 <__mulsf3+0x1e4>
    3d04:	92 30       	cpi	r25, 0x02	; 2
    3d06:	51 f4       	brne	.+20     	; 0x3d1c <__mulsf3+0x70>
    3d08:	81 e0       	ldi	r24, 0x01	; 1
    3d0a:	2a 85       	ldd	r18, Y+10	; 0x0a
    3d0c:	9a 89       	ldd	r25, Y+18	; 0x12
    3d0e:	29 17       	cp	r18, r25
    3d10:	09 f4       	brne	.+2      	; 0x3d14 <__mulsf3+0x68>
    3d12:	80 e0       	ldi	r24, 0x00	; 0
    3d14:	8a 87       	std	Y+10, r24	; 0x0a
    3d16:	ce 01       	movw	r24, r28
    3d18:	09 96       	adiw	r24, 0x09	; 9
    3d1a:	bc c0       	rjmp	.+376    	; 0x3e94 <__mulsf3+0x1e8>
    3d1c:	82 30       	cpi	r24, 0x02	; 2
    3d1e:	51 f4       	brne	.+20     	; 0x3d34 <__mulsf3+0x88>
    3d20:	81 e0       	ldi	r24, 0x01	; 1
    3d22:	2a 85       	ldd	r18, Y+10	; 0x0a
    3d24:	9a 89       	ldd	r25, Y+18	; 0x12
    3d26:	29 17       	cp	r18, r25
    3d28:	09 f4       	brne	.+2      	; 0x3d2c <__mulsf3+0x80>
    3d2a:	80 e0       	ldi	r24, 0x00	; 0
    3d2c:	8a 8b       	std	Y+18, r24	; 0x12
    3d2e:	ce 01       	movw	r24, r28
    3d30:	41 96       	adiw	r24, 0x11	; 17
    3d32:	b0 c0       	rjmp	.+352    	; 0x3e94 <__mulsf3+0x1e8>
    3d34:	6d 84       	ldd	r6, Y+13	; 0x0d
    3d36:	7e 84       	ldd	r7, Y+14	; 0x0e
    3d38:	8f 84       	ldd	r8, Y+15	; 0x0f
    3d3a:	98 88       	ldd	r9, Y+16	; 0x10
    3d3c:	ed 88       	ldd	r14, Y+21	; 0x15
    3d3e:	fe 88       	ldd	r15, Y+22	; 0x16
    3d40:	0f 89       	ldd	r16, Y+23	; 0x17
    3d42:	18 8d       	ldd	r17, Y+24	; 0x18
    3d44:	e0 e2       	ldi	r30, 0x20	; 32
    3d46:	f0 e0       	ldi	r31, 0x00	; 0
    3d48:	80 e0       	ldi	r24, 0x00	; 0
    3d4a:	90 e0       	ldi	r25, 0x00	; 0
    3d4c:	dc 01       	movw	r26, r24
    3d4e:	aa 24       	eor	r10, r10
    3d50:	bb 24       	eor	r11, r11
    3d52:	65 01       	movw	r12, r10
    3d54:	20 e0       	ldi	r18, 0x00	; 0
    3d56:	30 e0       	ldi	r19, 0x00	; 0
    3d58:	a9 01       	movw	r20, r18
    3d5a:	b3 01       	movw	r22, r6
    3d5c:	61 70       	andi	r22, 0x01	; 1
    3d5e:	70 70       	andi	r23, 0x00	; 0
    3d60:	61 15       	cp	r22, r1
    3d62:	71 05       	cpc	r23, r1
    3d64:	d1 f0       	breq	.+52     	; 0x3d9a <__mulsf3+0xee>
    3d66:	2e 0d       	add	r18, r14
    3d68:	3f 1d       	adc	r19, r15
    3d6a:	40 1f       	adc	r20, r16
    3d6c:	51 1f       	adc	r21, r17
    3d6e:	15 01       	movw	r2, r10
    3d70:	26 01       	movw	r4, r12
    3d72:	28 0e       	add	r2, r24
    3d74:	39 1e       	adc	r3, r25
    3d76:	4a 1e       	adc	r4, r26
    3d78:	5b 1e       	adc	r5, r27
    3d7a:	81 e0       	ldi	r24, 0x01	; 1
    3d7c:	90 e0       	ldi	r25, 0x00	; 0
    3d7e:	a0 e0       	ldi	r26, 0x00	; 0
    3d80:	b0 e0       	ldi	r27, 0x00	; 0
    3d82:	2e 15       	cp	r18, r14
    3d84:	3f 05       	cpc	r19, r15
    3d86:	40 07       	cpc	r20, r16
    3d88:	51 07       	cpc	r21, r17
    3d8a:	18 f0       	brcs	.+6      	; 0x3d92 <__mulsf3+0xe6>
    3d8c:	80 e0       	ldi	r24, 0x00	; 0
    3d8e:	90 e0       	ldi	r25, 0x00	; 0
    3d90:	dc 01       	movw	r26, r24
    3d92:	82 0d       	add	r24, r2
    3d94:	93 1d       	adc	r25, r3
    3d96:	a4 1d       	adc	r26, r4
    3d98:	b5 1d       	adc	r27, r5
    3d9a:	aa 0c       	add	r10, r10
    3d9c:	bb 1c       	adc	r11, r11
    3d9e:	cc 1c       	adc	r12, r12
    3da0:	dd 1c       	adc	r13, r13
    3da2:	17 ff       	sbrs	r17, 7
    3da4:	09 c0       	rjmp	.+18     	; 0x3db8 <__mulsf3+0x10c>
    3da6:	61 e0       	ldi	r22, 0x01	; 1
    3da8:	26 2e       	mov	r2, r22
    3daa:	31 2c       	mov	r3, r1
    3dac:	41 2c       	mov	r4, r1
    3dae:	51 2c       	mov	r5, r1
    3db0:	a2 28       	or	r10, r2
    3db2:	b3 28       	or	r11, r3
    3db4:	c4 28       	or	r12, r4
    3db6:	d5 28       	or	r13, r5
    3db8:	31 97       	sbiw	r30, 0x01	; 1
    3dba:	49 f0       	breq	.+18     	; 0x3dce <__mulsf3+0x122>
    3dbc:	ee 0c       	add	r14, r14
    3dbe:	ff 1c       	adc	r15, r15
    3dc0:	00 1f       	adc	r16, r16
    3dc2:	11 1f       	adc	r17, r17
    3dc4:	96 94       	lsr	r9
    3dc6:	87 94       	ror	r8
    3dc8:	77 94       	ror	r7
    3dca:	67 94       	ror	r6
    3dcc:	c6 cf       	rjmp	.-116    	; 0x3d5a <__mulsf3+0xae>
    3dce:	6b 89       	ldd	r22, Y+19	; 0x13
    3dd0:	7c 89       	ldd	r23, Y+20	; 0x14
    3dd2:	eb 85       	ldd	r30, Y+11	; 0x0b
    3dd4:	fc 85       	ldd	r31, Y+12	; 0x0c
    3dd6:	6e 0f       	add	r22, r30
    3dd8:	7f 1f       	adc	r23, r31
    3dda:	6e 5f       	subi	r22, 0xFE	; 254
    3ddc:	7f 4f       	sbci	r23, 0xFF	; 255
    3dde:	7c 8f       	std	Y+28, r23	; 0x1c
    3de0:	6b 8f       	std	Y+27, r22	; 0x1b
    3de2:	61 e0       	ldi	r22, 0x01	; 1
    3de4:	ea 85       	ldd	r30, Y+10	; 0x0a
    3de6:	7a 89       	ldd	r23, Y+18	; 0x12
    3de8:	e7 17       	cp	r30, r23
    3dea:	09 f4       	brne	.+2      	; 0x3dee <__mulsf3+0x142>
    3dec:	60 e0       	ldi	r22, 0x00	; 0
    3dee:	6a 8f       	std	Y+26, r22	; 0x1a
    3df0:	6b 8d       	ldd	r22, Y+27	; 0x1b
    3df2:	7c 8d       	ldd	r23, Y+28	; 0x1c
    3df4:	10 c0       	rjmp	.+32     	; 0x3e16 <__mulsf3+0x16a>
    3df6:	fc 01       	movw	r30, r24
    3df8:	e1 70       	andi	r30, 0x01	; 1
    3dfa:	f0 70       	andi	r31, 0x00	; 0
    3dfc:	30 97       	sbiw	r30, 0x00	; 0
    3dfe:	29 f0       	breq	.+10     	; 0x3e0a <__mulsf3+0x15e>
    3e00:	56 95       	lsr	r21
    3e02:	47 95       	ror	r20
    3e04:	37 95       	ror	r19
    3e06:	27 95       	ror	r18
    3e08:	50 68       	ori	r21, 0x80	; 128
    3e0a:	b6 95       	lsr	r27
    3e0c:	a7 95       	ror	r26
    3e0e:	97 95       	ror	r25
    3e10:	87 95       	ror	r24
    3e12:	6f 5f       	subi	r22, 0xFF	; 255
    3e14:	7f 4f       	sbci	r23, 0xFF	; 255
    3e16:	b7 fd       	sbrc	r27, 7
    3e18:	ee cf       	rjmp	.-36     	; 0x3df6 <__mulsf3+0x14a>
    3e1a:	0c c0       	rjmp	.+24     	; 0x3e34 <__mulsf3+0x188>
    3e1c:	88 0f       	add	r24, r24
    3e1e:	99 1f       	adc	r25, r25
    3e20:	aa 1f       	adc	r26, r26
    3e22:	bb 1f       	adc	r27, r27
    3e24:	57 fd       	sbrc	r21, 7
    3e26:	81 60       	ori	r24, 0x01	; 1
    3e28:	22 0f       	add	r18, r18
    3e2a:	33 1f       	adc	r19, r19
    3e2c:	44 1f       	adc	r20, r20
    3e2e:	55 1f       	adc	r21, r21
    3e30:	61 50       	subi	r22, 0x01	; 1
    3e32:	70 40       	sbci	r23, 0x00	; 0
    3e34:	80 30       	cpi	r24, 0x00	; 0
    3e36:	e0 e0       	ldi	r30, 0x00	; 0
    3e38:	9e 07       	cpc	r25, r30
    3e3a:	e0 e0       	ldi	r30, 0x00	; 0
    3e3c:	ae 07       	cpc	r26, r30
    3e3e:	e0 e4       	ldi	r30, 0x40	; 64
    3e40:	be 07       	cpc	r27, r30
    3e42:	60 f3       	brcs	.-40     	; 0x3e1c <__mulsf3+0x170>
    3e44:	6b 8f       	std	Y+27, r22	; 0x1b
    3e46:	7c 8f       	std	Y+28, r23	; 0x1c
    3e48:	6f e7       	ldi	r22, 0x7F	; 127
    3e4a:	e6 2e       	mov	r14, r22
    3e4c:	f1 2c       	mov	r15, r1
    3e4e:	01 2d       	mov	r16, r1
    3e50:	11 2d       	mov	r17, r1
    3e52:	e8 22       	and	r14, r24
    3e54:	f9 22       	and	r15, r25
    3e56:	0a 23       	and	r16, r26
    3e58:	1b 23       	and	r17, r27
    3e5a:	60 e4       	ldi	r22, 0x40	; 64
    3e5c:	e6 16       	cp	r14, r22
    3e5e:	f1 04       	cpc	r15, r1
    3e60:	01 05       	cpc	r16, r1
    3e62:	11 05       	cpc	r17, r1
    3e64:	61 f4       	brne	.+24     	; 0x3e7e <__mulsf3+0x1d2>
    3e66:	87 fd       	sbrc	r24, 7
    3e68:	0a c0       	rjmp	.+20     	; 0x3e7e <__mulsf3+0x1d2>
    3e6a:	21 15       	cp	r18, r1
    3e6c:	31 05       	cpc	r19, r1
    3e6e:	41 05       	cpc	r20, r1
    3e70:	51 05       	cpc	r21, r1
    3e72:	29 f0       	breq	.+10     	; 0x3e7e <__mulsf3+0x1d2>
    3e74:	80 5c       	subi	r24, 0xC0	; 192
    3e76:	9f 4f       	sbci	r25, 0xFF	; 255
    3e78:	af 4f       	sbci	r26, 0xFF	; 255
    3e7a:	bf 4f       	sbci	r27, 0xFF	; 255
    3e7c:	80 78       	andi	r24, 0x80	; 128
    3e7e:	8d 8f       	std	Y+29, r24	; 0x1d
    3e80:	9e 8f       	std	Y+30, r25	; 0x1e
    3e82:	af 8f       	std	Y+31, r26	; 0x1f
    3e84:	b8 a3       	std	Y+32, r27	; 0x20
    3e86:	83 e0       	ldi	r24, 0x03	; 3
    3e88:	89 8f       	std	Y+25, r24	; 0x19
    3e8a:	ce 01       	movw	r24, r28
    3e8c:	49 96       	adiw	r24, 0x19	; 25
    3e8e:	02 c0       	rjmp	.+4      	; 0x3e94 <__mulsf3+0x1e8>
    3e90:	85 e1       	ldi	r24, 0x15	; 21
    3e92:	91 e0       	ldi	r25, 0x01	; 1
    3e94:	0e 94 12 22 	call	0x4424	; 0x4424 <__pack_f>
    3e98:	a0 96       	adiw	r28, 0x20	; 32
    3e9a:	e2 e1       	ldi	r30, 0x12	; 18
    3e9c:	0c 94 21 24 	jmp	0x4842	; 0x4842 <__epilogue_restores__>

00003ea0 <__divsf3>:
    3ea0:	a8 e1       	ldi	r26, 0x18	; 24
    3ea2:	b0 e0       	ldi	r27, 0x00	; 0
    3ea4:	e6 e5       	ldi	r30, 0x56	; 86
    3ea6:	ff e1       	ldi	r31, 0x1F	; 31
    3ea8:	0c 94 0d 24 	jmp	0x481a	; 0x481a <__prologue_saves__+0x10>
    3eac:	69 83       	std	Y+1, r22	; 0x01
    3eae:	7a 83       	std	Y+2, r23	; 0x02
    3eb0:	8b 83       	std	Y+3, r24	; 0x03
    3eb2:	9c 83       	std	Y+4, r25	; 0x04
    3eb4:	2d 83       	std	Y+5, r18	; 0x05
    3eb6:	3e 83       	std	Y+6, r19	; 0x06
    3eb8:	4f 83       	std	Y+7, r20	; 0x07
    3eba:	58 87       	std	Y+8, r21	; 0x08
    3ebc:	8e 01       	movw	r16, r28
    3ebe:	07 5f       	subi	r16, 0xF7	; 247
    3ec0:	1f 4f       	sbci	r17, 0xFF	; 255
    3ec2:	ce 01       	movw	r24, r28
    3ec4:	01 96       	adiw	r24, 0x01	; 1
    3ec6:	b8 01       	movw	r22, r16
    3ec8:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    3ecc:	81 e1       	ldi	r24, 0x11	; 17
    3ece:	e8 2e       	mov	r14, r24
    3ed0:	f1 2c       	mov	r15, r1
    3ed2:	ec 0e       	add	r14, r28
    3ed4:	fd 1e       	adc	r15, r29
    3ed6:	ce 01       	movw	r24, r28
    3ed8:	05 96       	adiw	r24, 0x05	; 5
    3eda:	b7 01       	movw	r22, r14
    3edc:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    3ee0:	99 85       	ldd	r25, Y+9	; 0x09
    3ee2:	92 30       	cpi	r25, 0x02	; 2
    3ee4:	08 f4       	brcc	.+2      	; 0x3ee8 <__divsf3+0x48>
    3ee6:	83 c0       	rjmp	.+262    	; 0x3fee <__divsf3+0x14e>
    3ee8:	89 89       	ldd	r24, Y+17	; 0x11
    3eea:	82 30       	cpi	r24, 0x02	; 2
    3eec:	08 f4       	brcc	.+2      	; 0x3ef0 <__divsf3+0x50>
    3eee:	7b c0       	rjmp	.+246    	; 0x3fe6 <__divsf3+0x146>
    3ef0:	2a 85       	ldd	r18, Y+10	; 0x0a
    3ef2:	3a 89       	ldd	r19, Y+18	; 0x12
    3ef4:	23 27       	eor	r18, r19
    3ef6:	2a 87       	std	Y+10, r18	; 0x0a
    3ef8:	94 30       	cpi	r25, 0x04	; 4
    3efa:	11 f0       	breq	.+4      	; 0x3f00 <__divsf3+0x60>
    3efc:	92 30       	cpi	r25, 0x02	; 2
    3efe:	21 f4       	brne	.+8      	; 0x3f08 <__divsf3+0x68>
    3f00:	98 17       	cp	r25, r24
    3f02:	09 f0       	breq	.+2      	; 0x3f06 <__divsf3+0x66>
    3f04:	6c c0       	rjmp	.+216    	; 0x3fde <__divsf3+0x13e>
    3f06:	71 c0       	rjmp	.+226    	; 0x3fea <__divsf3+0x14a>
    3f08:	84 30       	cpi	r24, 0x04	; 4
    3f0a:	39 f4       	brne	.+14     	; 0x3f1a <__divsf3+0x7a>
    3f0c:	1d 86       	std	Y+13, r1	; 0x0d
    3f0e:	1e 86       	std	Y+14, r1	; 0x0e
    3f10:	1f 86       	std	Y+15, r1	; 0x0f
    3f12:	18 8a       	std	Y+16, r1	; 0x10
    3f14:	1c 86       	std	Y+12, r1	; 0x0c
    3f16:	1b 86       	std	Y+11, r1	; 0x0b
    3f18:	6a c0       	rjmp	.+212    	; 0x3fee <__divsf3+0x14e>
    3f1a:	82 30       	cpi	r24, 0x02	; 2
    3f1c:	19 f4       	brne	.+6      	; 0x3f24 <__divsf3+0x84>
    3f1e:	84 e0       	ldi	r24, 0x04	; 4
    3f20:	89 87       	std	Y+9, r24	; 0x09
    3f22:	65 c0       	rjmp	.+202    	; 0x3fee <__divsf3+0x14e>
    3f24:	8b 85       	ldd	r24, Y+11	; 0x0b
    3f26:	9c 85       	ldd	r25, Y+12	; 0x0c
    3f28:	2b 89       	ldd	r18, Y+19	; 0x13
    3f2a:	3c 89       	ldd	r19, Y+20	; 0x14
    3f2c:	82 1b       	sub	r24, r18
    3f2e:	93 0b       	sbc	r25, r19
    3f30:	9c 87       	std	Y+12, r25	; 0x0c
    3f32:	8b 87       	std	Y+11, r24	; 0x0b
    3f34:	2d 85       	ldd	r18, Y+13	; 0x0d
    3f36:	3e 85       	ldd	r19, Y+14	; 0x0e
    3f38:	4f 85       	ldd	r20, Y+15	; 0x0f
    3f3a:	58 89       	ldd	r21, Y+16	; 0x10
    3f3c:	ed 88       	ldd	r14, Y+21	; 0x15
    3f3e:	fe 88       	ldd	r15, Y+22	; 0x16
    3f40:	0f 89       	ldd	r16, Y+23	; 0x17
    3f42:	18 8d       	ldd	r17, Y+24	; 0x18
    3f44:	2e 15       	cp	r18, r14
    3f46:	3f 05       	cpc	r19, r15
    3f48:	40 07       	cpc	r20, r16
    3f4a:	51 07       	cpc	r21, r17
    3f4c:	38 f4       	brcc	.+14     	; 0x3f5c <__divsf3+0xbc>
    3f4e:	22 0f       	add	r18, r18
    3f50:	33 1f       	adc	r19, r19
    3f52:	44 1f       	adc	r20, r20
    3f54:	55 1f       	adc	r21, r21
    3f56:	01 97       	sbiw	r24, 0x01	; 1
    3f58:	9c 87       	std	Y+12, r25	; 0x0c
    3f5a:	8b 87       	std	Y+11, r24	; 0x0b
    3f5c:	6f e1       	ldi	r22, 0x1F	; 31
    3f5e:	70 e0       	ldi	r23, 0x00	; 0
    3f60:	a1 2c       	mov	r10, r1
    3f62:	b1 2c       	mov	r11, r1
    3f64:	c1 2c       	mov	r12, r1
    3f66:	a0 e4       	ldi	r26, 0x40	; 64
    3f68:	da 2e       	mov	r13, r26
    3f6a:	80 e0       	ldi	r24, 0x00	; 0
    3f6c:	90 e0       	ldi	r25, 0x00	; 0
    3f6e:	dc 01       	movw	r26, r24
    3f70:	2e 15       	cp	r18, r14
    3f72:	3f 05       	cpc	r19, r15
    3f74:	40 07       	cpc	r20, r16
    3f76:	51 07       	cpc	r21, r17
    3f78:	40 f0       	brcs	.+16     	; 0x3f8a <__divsf3+0xea>
    3f7a:	8a 29       	or	r24, r10
    3f7c:	9b 29       	or	r25, r11
    3f7e:	ac 29       	or	r26, r12
    3f80:	bd 29       	or	r27, r13
    3f82:	2e 19       	sub	r18, r14
    3f84:	3f 09       	sbc	r19, r15
    3f86:	40 0b       	sbc	r20, r16
    3f88:	51 0b       	sbc	r21, r17
    3f8a:	d6 94       	lsr	r13
    3f8c:	c7 94       	ror	r12
    3f8e:	b7 94       	ror	r11
    3f90:	a7 94       	ror	r10
    3f92:	22 0f       	add	r18, r18
    3f94:	33 1f       	adc	r19, r19
    3f96:	44 1f       	adc	r20, r20
    3f98:	55 1f       	adc	r21, r21
    3f9a:	61 50       	subi	r22, 0x01	; 1
    3f9c:	70 40       	sbci	r23, 0x00	; 0
    3f9e:	41 f7       	brne	.-48     	; 0x3f70 <__divsf3+0xd0>
    3fa0:	6f e7       	ldi	r22, 0x7F	; 127
    3fa2:	e6 2e       	mov	r14, r22
    3fa4:	f1 2c       	mov	r15, r1
    3fa6:	01 2d       	mov	r16, r1
    3fa8:	11 2d       	mov	r17, r1
    3faa:	e8 22       	and	r14, r24
    3fac:	f9 22       	and	r15, r25
    3fae:	0a 23       	and	r16, r26
    3fb0:	1b 23       	and	r17, r27
    3fb2:	60 e4       	ldi	r22, 0x40	; 64
    3fb4:	e6 16       	cp	r14, r22
    3fb6:	f1 04       	cpc	r15, r1
    3fb8:	01 05       	cpc	r16, r1
    3fba:	11 05       	cpc	r17, r1
    3fbc:	61 f4       	brne	.+24     	; 0x3fd6 <__divsf3+0x136>
    3fbe:	87 fd       	sbrc	r24, 7
    3fc0:	0a c0       	rjmp	.+20     	; 0x3fd6 <__divsf3+0x136>
    3fc2:	21 15       	cp	r18, r1
    3fc4:	31 05       	cpc	r19, r1
    3fc6:	41 05       	cpc	r20, r1
    3fc8:	51 05       	cpc	r21, r1
    3fca:	29 f0       	breq	.+10     	; 0x3fd6 <__divsf3+0x136>
    3fcc:	80 5c       	subi	r24, 0xC0	; 192
    3fce:	9f 4f       	sbci	r25, 0xFF	; 255
    3fd0:	af 4f       	sbci	r26, 0xFF	; 255
    3fd2:	bf 4f       	sbci	r27, 0xFF	; 255
    3fd4:	80 78       	andi	r24, 0x80	; 128
    3fd6:	8d 87       	std	Y+13, r24	; 0x0d
    3fd8:	9e 87       	std	Y+14, r25	; 0x0e
    3fda:	af 87       	std	Y+15, r26	; 0x0f
    3fdc:	b8 8b       	std	Y+16, r27	; 0x10
    3fde:	8e 01       	movw	r16, r28
    3fe0:	07 5f       	subi	r16, 0xF7	; 247
    3fe2:	1f 4f       	sbci	r17, 0xFF	; 255
    3fe4:	04 c0       	rjmp	.+8      	; 0x3fee <__divsf3+0x14e>
    3fe6:	87 01       	movw	r16, r14
    3fe8:	02 c0       	rjmp	.+4      	; 0x3fee <__divsf3+0x14e>
    3fea:	05 e1       	ldi	r16, 0x15	; 21
    3fec:	11 e0       	ldi	r17, 0x01	; 1
    3fee:	c8 01       	movw	r24, r16
    3ff0:	0e 94 12 22 	call	0x4424	; 0x4424 <__pack_f>
    3ff4:	68 96       	adiw	r28, 0x18	; 24
    3ff6:	ea e0       	ldi	r30, 0x0A	; 10
    3ff8:	0c 94 29 24 	jmp	0x4852	; 0x4852 <__epilogue_restores__+0x10>

00003ffc <__gtsf2>:
    3ffc:	a8 e1       	ldi	r26, 0x18	; 24
    3ffe:	b0 e0       	ldi	r27, 0x00	; 0
    4000:	e4 e0       	ldi	r30, 0x04	; 4
    4002:	f0 e2       	ldi	r31, 0x20	; 32
    4004:	0c 94 11 24 	jmp	0x4822	; 0x4822 <__prologue_saves__+0x18>
    4008:	69 83       	std	Y+1, r22	; 0x01
    400a:	7a 83       	std	Y+2, r23	; 0x02
    400c:	8b 83       	std	Y+3, r24	; 0x03
    400e:	9c 83       	std	Y+4, r25	; 0x04
    4010:	2d 83       	std	Y+5, r18	; 0x05
    4012:	3e 83       	std	Y+6, r19	; 0x06
    4014:	4f 83       	std	Y+7, r20	; 0x07
    4016:	58 87       	std	Y+8, r21	; 0x08
    4018:	8e 01       	movw	r16, r28
    401a:	07 5f       	subi	r16, 0xF7	; 247
    401c:	1f 4f       	sbci	r17, 0xFF	; 255
    401e:	ce 01       	movw	r24, r28
    4020:	01 96       	adiw	r24, 0x01	; 1
    4022:	b8 01       	movw	r22, r16
    4024:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    4028:	81 e1       	ldi	r24, 0x11	; 17
    402a:	e8 2e       	mov	r14, r24
    402c:	f1 2c       	mov	r15, r1
    402e:	ec 0e       	add	r14, r28
    4030:	fd 1e       	adc	r15, r29
    4032:	ce 01       	movw	r24, r28
    4034:	05 96       	adiw	r24, 0x05	; 5
    4036:	b7 01       	movw	r22, r14
    4038:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    403c:	89 85       	ldd	r24, Y+9	; 0x09
    403e:	82 30       	cpi	r24, 0x02	; 2
    4040:	40 f0       	brcs	.+16     	; 0x4052 <__gtsf2+0x56>
    4042:	89 89       	ldd	r24, Y+17	; 0x11
    4044:	82 30       	cpi	r24, 0x02	; 2
    4046:	28 f0       	brcs	.+10     	; 0x4052 <__gtsf2+0x56>
    4048:	c8 01       	movw	r24, r16
    404a:	b7 01       	movw	r22, r14
    404c:	0e 94 48 23 	call	0x4690	; 0x4690 <__fpcmp_parts_f>
    4050:	01 c0       	rjmp	.+2      	; 0x4054 <__gtsf2+0x58>
    4052:	8f ef       	ldi	r24, 0xFF	; 255
    4054:	68 96       	adiw	r28, 0x18	; 24
    4056:	e6 e0       	ldi	r30, 0x06	; 6
    4058:	0c 94 2d 24 	jmp	0x485a	; 0x485a <__epilogue_restores__+0x18>

0000405c <__gesf2>:
    405c:	a8 e1       	ldi	r26, 0x18	; 24
    405e:	b0 e0       	ldi	r27, 0x00	; 0
    4060:	e4 e3       	ldi	r30, 0x34	; 52
    4062:	f0 e2       	ldi	r31, 0x20	; 32
    4064:	0c 94 11 24 	jmp	0x4822	; 0x4822 <__prologue_saves__+0x18>
    4068:	69 83       	std	Y+1, r22	; 0x01
    406a:	7a 83       	std	Y+2, r23	; 0x02
    406c:	8b 83       	std	Y+3, r24	; 0x03
    406e:	9c 83       	std	Y+4, r25	; 0x04
    4070:	2d 83       	std	Y+5, r18	; 0x05
    4072:	3e 83       	std	Y+6, r19	; 0x06
    4074:	4f 83       	std	Y+7, r20	; 0x07
    4076:	58 87       	std	Y+8, r21	; 0x08
    4078:	8e 01       	movw	r16, r28
    407a:	07 5f       	subi	r16, 0xF7	; 247
    407c:	1f 4f       	sbci	r17, 0xFF	; 255
    407e:	ce 01       	movw	r24, r28
    4080:	01 96       	adiw	r24, 0x01	; 1
    4082:	b8 01       	movw	r22, r16
    4084:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    4088:	81 e1       	ldi	r24, 0x11	; 17
    408a:	e8 2e       	mov	r14, r24
    408c:	f1 2c       	mov	r15, r1
    408e:	ec 0e       	add	r14, r28
    4090:	fd 1e       	adc	r15, r29
    4092:	ce 01       	movw	r24, r28
    4094:	05 96       	adiw	r24, 0x05	; 5
    4096:	b7 01       	movw	r22, r14
    4098:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    409c:	89 85       	ldd	r24, Y+9	; 0x09
    409e:	82 30       	cpi	r24, 0x02	; 2
    40a0:	40 f0       	brcs	.+16     	; 0x40b2 <__gesf2+0x56>
    40a2:	89 89       	ldd	r24, Y+17	; 0x11
    40a4:	82 30       	cpi	r24, 0x02	; 2
    40a6:	28 f0       	brcs	.+10     	; 0x40b2 <__gesf2+0x56>
    40a8:	c8 01       	movw	r24, r16
    40aa:	b7 01       	movw	r22, r14
    40ac:	0e 94 48 23 	call	0x4690	; 0x4690 <__fpcmp_parts_f>
    40b0:	01 c0       	rjmp	.+2      	; 0x40b4 <__gesf2+0x58>
    40b2:	8f ef       	ldi	r24, 0xFF	; 255
    40b4:	68 96       	adiw	r28, 0x18	; 24
    40b6:	e6 e0       	ldi	r30, 0x06	; 6
    40b8:	0c 94 2d 24 	jmp	0x485a	; 0x485a <__epilogue_restores__+0x18>

000040bc <__ltsf2>:
    40bc:	a8 e1       	ldi	r26, 0x18	; 24
    40be:	b0 e0       	ldi	r27, 0x00	; 0
    40c0:	e4 e6       	ldi	r30, 0x64	; 100
    40c2:	f0 e2       	ldi	r31, 0x20	; 32
    40c4:	0c 94 11 24 	jmp	0x4822	; 0x4822 <__prologue_saves__+0x18>
    40c8:	69 83       	std	Y+1, r22	; 0x01
    40ca:	7a 83       	std	Y+2, r23	; 0x02
    40cc:	8b 83       	std	Y+3, r24	; 0x03
    40ce:	9c 83       	std	Y+4, r25	; 0x04
    40d0:	2d 83       	std	Y+5, r18	; 0x05
    40d2:	3e 83       	std	Y+6, r19	; 0x06
    40d4:	4f 83       	std	Y+7, r20	; 0x07
    40d6:	58 87       	std	Y+8, r21	; 0x08
    40d8:	8e 01       	movw	r16, r28
    40da:	07 5f       	subi	r16, 0xF7	; 247
    40dc:	1f 4f       	sbci	r17, 0xFF	; 255
    40de:	ce 01       	movw	r24, r28
    40e0:	01 96       	adiw	r24, 0x01	; 1
    40e2:	b8 01       	movw	r22, r16
    40e4:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    40e8:	81 e1       	ldi	r24, 0x11	; 17
    40ea:	e8 2e       	mov	r14, r24
    40ec:	f1 2c       	mov	r15, r1
    40ee:	ec 0e       	add	r14, r28
    40f0:	fd 1e       	adc	r15, r29
    40f2:	ce 01       	movw	r24, r28
    40f4:	05 96       	adiw	r24, 0x05	; 5
    40f6:	b7 01       	movw	r22, r14
    40f8:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    40fc:	89 85       	ldd	r24, Y+9	; 0x09
    40fe:	82 30       	cpi	r24, 0x02	; 2
    4100:	40 f0       	brcs	.+16     	; 0x4112 <__ltsf2+0x56>
    4102:	89 89       	ldd	r24, Y+17	; 0x11
    4104:	82 30       	cpi	r24, 0x02	; 2
    4106:	28 f0       	brcs	.+10     	; 0x4112 <__ltsf2+0x56>
    4108:	c8 01       	movw	r24, r16
    410a:	b7 01       	movw	r22, r14
    410c:	0e 94 48 23 	call	0x4690	; 0x4690 <__fpcmp_parts_f>
    4110:	01 c0       	rjmp	.+2      	; 0x4114 <__ltsf2+0x58>
    4112:	81 e0       	ldi	r24, 0x01	; 1
    4114:	68 96       	adiw	r28, 0x18	; 24
    4116:	e6 e0       	ldi	r30, 0x06	; 6
    4118:	0c 94 2d 24 	jmp	0x485a	; 0x485a <__epilogue_restores__+0x18>

0000411c <__floatsisf>:
    411c:	a8 e0       	ldi	r26, 0x08	; 8
    411e:	b0 e0       	ldi	r27, 0x00	; 0
    4120:	e4 e9       	ldi	r30, 0x94	; 148
    4122:	f0 e2       	ldi	r31, 0x20	; 32
    4124:	0c 94 11 24 	jmp	0x4822	; 0x4822 <__prologue_saves__+0x18>
    4128:	7b 01       	movw	r14, r22
    412a:	8c 01       	movw	r16, r24
    412c:	83 e0       	ldi	r24, 0x03	; 3
    412e:	89 83       	std	Y+1, r24	; 0x01
    4130:	d8 01       	movw	r26, r16
    4132:	c7 01       	movw	r24, r14
    4134:	88 27       	eor	r24, r24
    4136:	b7 fd       	sbrc	r27, 7
    4138:	83 95       	inc	r24
    413a:	99 27       	eor	r25, r25
    413c:	aa 27       	eor	r26, r26
    413e:	bb 27       	eor	r27, r27
    4140:	28 2f       	mov	r18, r24
    4142:	8a 83       	std	Y+2, r24	; 0x02
    4144:	e1 14       	cp	r14, r1
    4146:	f1 04       	cpc	r15, r1
    4148:	01 05       	cpc	r16, r1
    414a:	11 05       	cpc	r17, r1
    414c:	19 f4       	brne	.+6      	; 0x4154 <__floatsisf+0x38>
    414e:	82 e0       	ldi	r24, 0x02	; 2
    4150:	89 83       	std	Y+1, r24	; 0x01
    4152:	37 c0       	rjmp	.+110    	; 0x41c2 <__floatsisf+0xa6>
    4154:	8e e1       	ldi	r24, 0x1E	; 30
    4156:	90 e0       	ldi	r25, 0x00	; 0
    4158:	9c 83       	std	Y+4, r25	; 0x04
    415a:	8b 83       	std	Y+3, r24	; 0x03
    415c:	22 23       	and	r18, r18
    415e:	89 f0       	breq	.+34     	; 0x4182 <__floatsisf+0x66>
    4160:	80 e0       	ldi	r24, 0x00	; 0
    4162:	e8 16       	cp	r14, r24
    4164:	80 e0       	ldi	r24, 0x00	; 0
    4166:	f8 06       	cpc	r15, r24
    4168:	80 e0       	ldi	r24, 0x00	; 0
    416a:	08 07       	cpc	r16, r24
    416c:	80 e8       	ldi	r24, 0x80	; 128
    416e:	18 07       	cpc	r17, r24
    4170:	69 f1       	breq	.+90     	; 0x41cc <__floatsisf+0xb0>
    4172:	10 95       	com	r17
    4174:	00 95       	com	r16
    4176:	f0 94       	com	r15
    4178:	e0 94       	com	r14
    417a:	e1 1c       	adc	r14, r1
    417c:	f1 1c       	adc	r15, r1
    417e:	01 1d       	adc	r16, r1
    4180:	11 1d       	adc	r17, r1
    4182:	ed 82       	std	Y+5, r14	; 0x05
    4184:	fe 82       	std	Y+6, r15	; 0x06
    4186:	0f 83       	std	Y+7, r16	; 0x07
    4188:	18 87       	std	Y+8, r17	; 0x08
    418a:	c8 01       	movw	r24, r16
    418c:	b7 01       	movw	r22, r14
    418e:	0e 94 b8 21 	call	0x4370	; 0x4370 <__clzsi2>
    4192:	9c 01       	movw	r18, r24
    4194:	21 50       	subi	r18, 0x01	; 1
    4196:	30 40       	sbci	r19, 0x00	; 0
    4198:	12 16       	cp	r1, r18
    419a:	13 06       	cpc	r1, r19
    419c:	94 f4       	brge	.+36     	; 0x41c2 <__floatsisf+0xa6>
    419e:	02 2e       	mov	r0, r18
    41a0:	04 c0       	rjmp	.+8      	; 0x41aa <__floatsisf+0x8e>
    41a2:	ee 0c       	add	r14, r14
    41a4:	ff 1c       	adc	r15, r15
    41a6:	00 1f       	adc	r16, r16
    41a8:	11 1f       	adc	r17, r17
    41aa:	0a 94       	dec	r0
    41ac:	d2 f7       	brpl	.-12     	; 0x41a2 <__floatsisf+0x86>
    41ae:	ed 82       	std	Y+5, r14	; 0x05
    41b0:	fe 82       	std	Y+6, r15	; 0x06
    41b2:	0f 83       	std	Y+7, r16	; 0x07
    41b4:	18 87       	std	Y+8, r17	; 0x08
    41b6:	8e e1       	ldi	r24, 0x1E	; 30
    41b8:	90 e0       	ldi	r25, 0x00	; 0
    41ba:	82 1b       	sub	r24, r18
    41bc:	93 0b       	sbc	r25, r19
    41be:	9c 83       	std	Y+4, r25	; 0x04
    41c0:	8b 83       	std	Y+3, r24	; 0x03
    41c2:	ce 01       	movw	r24, r28
    41c4:	01 96       	adiw	r24, 0x01	; 1
    41c6:	0e 94 12 22 	call	0x4424	; 0x4424 <__pack_f>
    41ca:	04 c0       	rjmp	.+8      	; 0x41d4 <__floatsisf+0xb8>
    41cc:	60 e0       	ldi	r22, 0x00	; 0
    41ce:	70 e0       	ldi	r23, 0x00	; 0
    41d0:	80 e0       	ldi	r24, 0x00	; 0
    41d2:	9f ec       	ldi	r25, 0xCF	; 207
    41d4:	28 96       	adiw	r28, 0x08	; 8
    41d6:	e6 e0       	ldi	r30, 0x06	; 6
    41d8:	0c 94 2d 24 	jmp	0x485a	; 0x485a <__epilogue_restores__+0x18>

000041dc <__fixsfsi>:
    41dc:	ac e0       	ldi	r26, 0x0C	; 12
    41de:	b0 e0       	ldi	r27, 0x00	; 0
    41e0:	e4 ef       	ldi	r30, 0xF4	; 244
    41e2:	f0 e2       	ldi	r31, 0x20	; 32
    41e4:	0c 94 15 24 	jmp	0x482a	; 0x482a <__prologue_saves__+0x20>
    41e8:	69 83       	std	Y+1, r22	; 0x01
    41ea:	7a 83       	std	Y+2, r23	; 0x02
    41ec:	8b 83       	std	Y+3, r24	; 0x03
    41ee:	9c 83       	std	Y+4, r25	; 0x04
    41f0:	ce 01       	movw	r24, r28
    41f2:	01 96       	adiw	r24, 0x01	; 1
    41f4:	be 01       	movw	r22, r28
    41f6:	6b 5f       	subi	r22, 0xFB	; 251
    41f8:	7f 4f       	sbci	r23, 0xFF	; 255
    41fa:	0e 94 df 22 	call	0x45be	; 0x45be <__unpack_f>
    41fe:	8d 81       	ldd	r24, Y+5	; 0x05
    4200:	82 30       	cpi	r24, 0x02	; 2
    4202:	81 f1       	breq	.+96     	; 0x4264 <__fixsfsi+0x88>
    4204:	82 30       	cpi	r24, 0x02	; 2
    4206:	70 f1       	brcs	.+92     	; 0x4264 <__fixsfsi+0x88>
    4208:	84 30       	cpi	r24, 0x04	; 4
    420a:	21 f4       	brne	.+8      	; 0x4214 <__fixsfsi+0x38>
    420c:	8e 81       	ldd	r24, Y+6	; 0x06
    420e:	88 23       	and	r24, r24
    4210:	69 f1       	breq	.+90     	; 0x426c <__fixsfsi+0x90>
    4212:	0a c0       	rjmp	.+20     	; 0x4228 <__fixsfsi+0x4c>
    4214:	2f 81       	ldd	r18, Y+7	; 0x07
    4216:	38 85       	ldd	r19, Y+8	; 0x08
    4218:	37 fd       	sbrc	r19, 7
    421a:	24 c0       	rjmp	.+72     	; 0x4264 <__fixsfsi+0x88>
    421c:	6e 81       	ldd	r22, Y+6	; 0x06
    421e:	2f 31       	cpi	r18, 0x1F	; 31
    4220:	31 05       	cpc	r19, r1
    4222:	3c f0       	brlt	.+14     	; 0x4232 <__fixsfsi+0x56>
    4224:	66 23       	and	r22, r22
    4226:	11 f1       	breq	.+68     	; 0x426c <__fixsfsi+0x90>
    4228:	20 e0       	ldi	r18, 0x00	; 0
    422a:	30 e0       	ldi	r19, 0x00	; 0
    422c:	40 e0       	ldi	r20, 0x00	; 0
    422e:	50 e8       	ldi	r21, 0x80	; 128
    4230:	21 c0       	rjmp	.+66     	; 0x4274 <__fixsfsi+0x98>
    4232:	8e e1       	ldi	r24, 0x1E	; 30
    4234:	90 e0       	ldi	r25, 0x00	; 0
    4236:	82 1b       	sub	r24, r18
    4238:	93 0b       	sbc	r25, r19
    423a:	29 85       	ldd	r18, Y+9	; 0x09
    423c:	3a 85       	ldd	r19, Y+10	; 0x0a
    423e:	4b 85       	ldd	r20, Y+11	; 0x0b
    4240:	5c 85       	ldd	r21, Y+12	; 0x0c
    4242:	04 c0       	rjmp	.+8      	; 0x424c <__fixsfsi+0x70>
    4244:	56 95       	lsr	r21
    4246:	47 95       	ror	r20
    4248:	37 95       	ror	r19
    424a:	27 95       	ror	r18
    424c:	8a 95       	dec	r24
    424e:	d2 f7       	brpl	.-12     	; 0x4244 <__fixsfsi+0x68>
    4250:	66 23       	and	r22, r22
    4252:	81 f0       	breq	.+32     	; 0x4274 <__fixsfsi+0x98>
    4254:	50 95       	com	r21
    4256:	40 95       	com	r20
    4258:	30 95       	com	r19
    425a:	21 95       	neg	r18
    425c:	3f 4f       	sbci	r19, 0xFF	; 255
    425e:	4f 4f       	sbci	r20, 0xFF	; 255
    4260:	5f 4f       	sbci	r21, 0xFF	; 255
    4262:	08 c0       	rjmp	.+16     	; 0x4274 <__fixsfsi+0x98>
    4264:	20 e0       	ldi	r18, 0x00	; 0
    4266:	30 e0       	ldi	r19, 0x00	; 0
    4268:	a9 01       	movw	r20, r18
    426a:	04 c0       	rjmp	.+8      	; 0x4274 <__fixsfsi+0x98>
    426c:	2f ef       	ldi	r18, 0xFF	; 255
    426e:	3f ef       	ldi	r19, 0xFF	; 255
    4270:	4f ef       	ldi	r20, 0xFF	; 255
    4272:	5f e7       	ldi	r21, 0x7F	; 127
    4274:	b9 01       	movw	r22, r18
    4276:	ca 01       	movw	r24, r20
    4278:	2c 96       	adiw	r28, 0x0c	; 12
    427a:	e2 e0       	ldi	r30, 0x02	; 2
    427c:	0c 94 31 24 	jmp	0x4862	; 0x4862 <__epilogue_restores__+0x20>

00004280 <__floatunsisf>:
    4280:	a8 e0       	ldi	r26, 0x08	; 8
    4282:	b0 e0       	ldi	r27, 0x00	; 0
    4284:	e6 e4       	ldi	r30, 0x46	; 70
    4286:	f1 e2       	ldi	r31, 0x21	; 33
    4288:	0c 94 0f 24 	jmp	0x481e	; 0x481e <__prologue_saves__+0x14>
    428c:	7b 01       	movw	r14, r22
    428e:	8c 01       	movw	r16, r24
    4290:	1a 82       	std	Y+2, r1	; 0x02
    4292:	61 15       	cp	r22, r1
    4294:	71 05       	cpc	r23, r1
    4296:	81 05       	cpc	r24, r1
    4298:	91 05       	cpc	r25, r1
    429a:	19 f4       	brne	.+6      	; 0x42a2 <__floatunsisf+0x22>
    429c:	82 e0       	ldi	r24, 0x02	; 2
    429e:	89 83       	std	Y+1, r24	; 0x01
    42a0:	5f c0       	rjmp	.+190    	; 0x4360 <__floatunsisf+0xe0>
    42a2:	83 e0       	ldi	r24, 0x03	; 3
    42a4:	89 83       	std	Y+1, r24	; 0x01
    42a6:	8e e1       	ldi	r24, 0x1E	; 30
    42a8:	c8 2e       	mov	r12, r24
    42aa:	d1 2c       	mov	r13, r1
    42ac:	dc 82       	std	Y+4, r13	; 0x04
    42ae:	cb 82       	std	Y+3, r12	; 0x03
    42b0:	ed 82       	std	Y+5, r14	; 0x05
    42b2:	fe 82       	std	Y+6, r15	; 0x06
    42b4:	0f 83       	std	Y+7, r16	; 0x07
    42b6:	18 87       	std	Y+8, r17	; 0x08
    42b8:	c8 01       	movw	r24, r16
    42ba:	b7 01       	movw	r22, r14
    42bc:	0e 94 b8 21 	call	0x4370	; 0x4370 <__clzsi2>
    42c0:	fc 01       	movw	r30, r24
    42c2:	31 97       	sbiw	r30, 0x01	; 1
    42c4:	f7 ff       	sbrs	r31, 7
    42c6:	3a c0       	rjmp	.+116    	; 0x433c <__floatunsisf+0xbc>
    42c8:	aa 27       	eor	r26, r26
    42ca:	bb 27       	eor	r27, r27
    42cc:	ae 1b       	sub	r26, r30
    42ce:	bf 0b       	sbc	r27, r31
    42d0:	21 e0       	ldi	r18, 0x01	; 1
    42d2:	30 e0       	ldi	r19, 0x00	; 0
    42d4:	40 e0       	ldi	r20, 0x00	; 0
    42d6:	50 e0       	ldi	r21, 0x00	; 0
    42d8:	0a 2e       	mov	r0, r26
    42da:	04 c0       	rjmp	.+8      	; 0x42e4 <__floatunsisf+0x64>
    42dc:	22 0f       	add	r18, r18
    42de:	33 1f       	adc	r19, r19
    42e0:	44 1f       	adc	r20, r20
    42e2:	55 1f       	adc	r21, r21
    42e4:	0a 94       	dec	r0
    42e6:	d2 f7       	brpl	.-12     	; 0x42dc <__floatunsisf+0x5c>
    42e8:	21 50       	subi	r18, 0x01	; 1
    42ea:	30 40       	sbci	r19, 0x00	; 0
    42ec:	40 40       	sbci	r20, 0x00	; 0
    42ee:	50 40       	sbci	r21, 0x00	; 0
    42f0:	2e 21       	and	r18, r14
    42f2:	3f 21       	and	r19, r15
    42f4:	40 23       	and	r20, r16
    42f6:	51 23       	and	r21, r17
    42f8:	61 e0       	ldi	r22, 0x01	; 1
    42fa:	70 e0       	ldi	r23, 0x00	; 0
    42fc:	80 e0       	ldi	r24, 0x00	; 0
    42fe:	90 e0       	ldi	r25, 0x00	; 0
    4300:	21 15       	cp	r18, r1
    4302:	31 05       	cpc	r19, r1
    4304:	41 05       	cpc	r20, r1
    4306:	51 05       	cpc	r21, r1
    4308:	19 f4       	brne	.+6      	; 0x4310 <__floatunsisf+0x90>
    430a:	60 e0       	ldi	r22, 0x00	; 0
    430c:	70 e0       	ldi	r23, 0x00	; 0
    430e:	cb 01       	movw	r24, r22
    4310:	04 c0       	rjmp	.+8      	; 0x431a <__floatunsisf+0x9a>
    4312:	16 95       	lsr	r17
    4314:	07 95       	ror	r16
    4316:	f7 94       	ror	r15
    4318:	e7 94       	ror	r14
    431a:	aa 95       	dec	r26
    431c:	d2 f7       	brpl	.-12     	; 0x4312 <__floatunsisf+0x92>
    431e:	e6 2a       	or	r14, r22
    4320:	f7 2a       	or	r15, r23
    4322:	08 2b       	or	r16, r24
    4324:	19 2b       	or	r17, r25
    4326:	ed 82       	std	Y+5, r14	; 0x05
    4328:	fe 82       	std	Y+6, r15	; 0x06
    432a:	0f 83       	std	Y+7, r16	; 0x07
    432c:	18 87       	std	Y+8, r17	; 0x08
    432e:	8e e1       	ldi	r24, 0x1E	; 30
    4330:	90 e0       	ldi	r25, 0x00	; 0
    4332:	8e 1b       	sub	r24, r30
    4334:	9f 0b       	sbc	r25, r31
    4336:	9c 83       	std	Y+4, r25	; 0x04
    4338:	8b 83       	std	Y+3, r24	; 0x03
    433a:	12 c0       	rjmp	.+36     	; 0x4360 <__floatunsisf+0xe0>
    433c:	30 97       	sbiw	r30, 0x00	; 0
    433e:	81 f0       	breq	.+32     	; 0x4360 <__floatunsisf+0xe0>
    4340:	0e 2e       	mov	r0, r30
    4342:	04 c0       	rjmp	.+8      	; 0x434c <__floatunsisf+0xcc>
    4344:	ee 0c       	add	r14, r14
    4346:	ff 1c       	adc	r15, r15
    4348:	00 1f       	adc	r16, r16
    434a:	11 1f       	adc	r17, r17
    434c:	0a 94       	dec	r0
    434e:	d2 f7       	brpl	.-12     	; 0x4344 <__floatunsisf+0xc4>
    4350:	ed 82       	std	Y+5, r14	; 0x05
    4352:	fe 82       	std	Y+6, r15	; 0x06
    4354:	0f 83       	std	Y+7, r16	; 0x07
    4356:	18 87       	std	Y+8, r17	; 0x08
    4358:	ce 1a       	sub	r12, r30
    435a:	df 0a       	sbc	r13, r31
    435c:	dc 82       	std	Y+4, r13	; 0x04
    435e:	cb 82       	std	Y+3, r12	; 0x03
    4360:	ce 01       	movw	r24, r28
    4362:	01 96       	adiw	r24, 0x01	; 1
    4364:	0e 94 12 22 	call	0x4424	; 0x4424 <__pack_f>
    4368:	28 96       	adiw	r28, 0x08	; 8
    436a:	e8 e0       	ldi	r30, 0x08	; 8
    436c:	0c 94 2b 24 	jmp	0x4856	; 0x4856 <__epilogue_restores__+0x14>

00004370 <__clzsi2>:
    4370:	af 92       	push	r10
    4372:	bf 92       	push	r11
    4374:	cf 92       	push	r12
    4376:	df 92       	push	r13
    4378:	ef 92       	push	r14
    437a:	ff 92       	push	r15
    437c:	0f 93       	push	r16
    437e:	1f 93       	push	r17
    4380:	7b 01       	movw	r14, r22
    4382:	8c 01       	movw	r16, r24
    4384:	80 e0       	ldi	r24, 0x00	; 0
    4386:	e8 16       	cp	r14, r24
    4388:	80 e0       	ldi	r24, 0x00	; 0
    438a:	f8 06       	cpc	r15, r24
    438c:	81 e0       	ldi	r24, 0x01	; 1
    438e:	08 07       	cpc	r16, r24
    4390:	80 e0       	ldi	r24, 0x00	; 0
    4392:	18 07       	cpc	r17, r24
    4394:	58 f4       	brcc	.+22     	; 0x43ac <__clzsi2+0x3c>
    4396:	ef ef       	ldi	r30, 0xFF	; 255
    4398:	ee 16       	cp	r14, r30
    439a:	f1 04       	cpc	r15, r1
    439c:	01 05       	cpc	r16, r1
    439e:	11 05       	cpc	r17, r1
    43a0:	09 f0       	breq	.+2      	; 0x43a4 <__clzsi2+0x34>
    43a2:	90 f4       	brcc	.+36     	; 0x43c8 <__clzsi2+0x58>
    43a4:	80 e0       	ldi	r24, 0x00	; 0
    43a6:	90 e0       	ldi	r25, 0x00	; 0
    43a8:	dc 01       	movw	r26, r24
    43aa:	17 c0       	rjmp	.+46     	; 0x43da <__clzsi2+0x6a>
    43ac:	f0 e0       	ldi	r31, 0x00	; 0
    43ae:	ef 16       	cp	r14, r31
    43b0:	f0 e0       	ldi	r31, 0x00	; 0
    43b2:	ff 06       	cpc	r15, r31
    43b4:	f0 e0       	ldi	r31, 0x00	; 0
    43b6:	0f 07       	cpc	r16, r31
    43b8:	f1 e0       	ldi	r31, 0x01	; 1
    43ba:	1f 07       	cpc	r17, r31
    43bc:	50 f4       	brcc	.+20     	; 0x43d2 <__clzsi2+0x62>
    43be:	80 e1       	ldi	r24, 0x10	; 16
    43c0:	90 e0       	ldi	r25, 0x00	; 0
    43c2:	a0 e0       	ldi	r26, 0x00	; 0
    43c4:	b0 e0       	ldi	r27, 0x00	; 0
    43c6:	09 c0       	rjmp	.+18     	; 0x43da <__clzsi2+0x6a>
    43c8:	88 e0       	ldi	r24, 0x08	; 8
    43ca:	90 e0       	ldi	r25, 0x00	; 0
    43cc:	a0 e0       	ldi	r26, 0x00	; 0
    43ce:	b0 e0       	ldi	r27, 0x00	; 0
    43d0:	04 c0       	rjmp	.+8      	; 0x43da <__clzsi2+0x6a>
    43d2:	88 e1       	ldi	r24, 0x18	; 24
    43d4:	90 e0       	ldi	r25, 0x00	; 0
    43d6:	a0 e0       	ldi	r26, 0x00	; 0
    43d8:	b0 e0       	ldi	r27, 0x00	; 0
    43da:	20 e2       	ldi	r18, 0x20	; 32
    43dc:	30 e0       	ldi	r19, 0x00	; 0
    43de:	40 e0       	ldi	r20, 0x00	; 0
    43e0:	50 e0       	ldi	r21, 0x00	; 0
    43e2:	28 1b       	sub	r18, r24
    43e4:	39 0b       	sbc	r19, r25
    43e6:	4a 0b       	sbc	r20, r26
    43e8:	5b 0b       	sbc	r21, r27
    43ea:	57 01       	movw	r10, r14
    43ec:	68 01       	movw	r12, r16
    43ee:	04 c0       	rjmp	.+8      	; 0x43f8 <__clzsi2+0x88>
    43f0:	d6 94       	lsr	r13
    43f2:	c7 94       	ror	r12
    43f4:	b7 94       	ror	r11
    43f6:	a7 94       	ror	r10
    43f8:	8a 95       	dec	r24
    43fa:	d2 f7       	brpl	.-12     	; 0x43f0 <__clzsi2+0x80>
    43fc:	d6 01       	movw	r26, r12
    43fe:	c5 01       	movw	r24, r10
    4400:	83 5e       	subi	r24, 0xE3	; 227
    4402:	9e 4f       	sbci	r25, 0xFE	; 254
    4404:	fc 01       	movw	r30, r24
    4406:	80 81       	ld	r24, Z
    4408:	28 1b       	sub	r18, r24
    440a:	31 09       	sbc	r19, r1
    440c:	41 09       	sbc	r20, r1
    440e:	51 09       	sbc	r21, r1
    4410:	c9 01       	movw	r24, r18
    4412:	1f 91       	pop	r17
    4414:	0f 91       	pop	r16
    4416:	ff 90       	pop	r15
    4418:	ef 90       	pop	r14
    441a:	df 90       	pop	r13
    441c:	cf 90       	pop	r12
    441e:	bf 90       	pop	r11
    4420:	af 90       	pop	r10
    4422:	08 95       	ret

00004424 <__pack_f>:
    4424:	ef 92       	push	r14
    4426:	ff 92       	push	r15
    4428:	0f 93       	push	r16
    442a:	1f 93       	push	r17
    442c:	cf 93       	push	r28
    442e:	df 93       	push	r29
    4430:	fc 01       	movw	r30, r24
    4432:	24 81       	ldd	r18, Z+4	; 0x04
    4434:	35 81       	ldd	r19, Z+5	; 0x05
    4436:	46 81       	ldd	r20, Z+6	; 0x06
    4438:	57 81       	ldd	r21, Z+7	; 0x07
    443a:	61 81       	ldd	r22, Z+1	; 0x01
    443c:	80 81       	ld	r24, Z
    443e:	82 30       	cpi	r24, 0x02	; 2
    4440:	20 f4       	brcc	.+8      	; 0x444a <__pack_f+0x26>
    4442:	40 61       	ori	r20, 0x10	; 16
    4444:	ef ef       	ldi	r30, 0xFF	; 255
    4446:	f0 e0       	ldi	r31, 0x00	; 0
    4448:	a3 c0       	rjmp	.+326    	; 0x4590 <__pack_f+0x16c>
    444a:	84 30       	cpi	r24, 0x04	; 4
    444c:	09 f4       	brne	.+2      	; 0x4450 <__pack_f+0x2c>
    444e:	9b c0       	rjmp	.+310    	; 0x4586 <__pack_f+0x162>
    4450:	82 30       	cpi	r24, 0x02	; 2
    4452:	09 f4       	brne	.+2      	; 0x4456 <__pack_f+0x32>
    4454:	92 c0       	rjmp	.+292    	; 0x457a <__pack_f+0x156>
    4456:	21 15       	cp	r18, r1
    4458:	31 05       	cpc	r19, r1
    445a:	41 05       	cpc	r20, r1
    445c:	51 05       	cpc	r21, r1
    445e:	09 f4       	brne	.+2      	; 0x4462 <__pack_f+0x3e>
    4460:	8f c0       	rjmp	.+286    	; 0x4580 <__pack_f+0x15c>
    4462:	02 80       	ldd	r0, Z+2	; 0x02
    4464:	f3 81       	ldd	r31, Z+3	; 0x03
    4466:	e0 2d       	mov	r30, r0
    4468:	7f ef       	ldi	r23, 0xFF	; 255
    446a:	e2 38       	cpi	r30, 0x82	; 130
    446c:	f7 07       	cpc	r31, r23
    446e:	0c f0       	brlt	.+2      	; 0x4472 <__pack_f+0x4e>
    4470:	5a c0       	rjmp	.+180    	; 0x4526 <__pack_f+0x102>
    4472:	c2 e8       	ldi	r28, 0x82	; 130
    4474:	df ef       	ldi	r29, 0xFF	; 255
    4476:	ce 1b       	sub	r28, r30
    4478:	df 0b       	sbc	r29, r31
    447a:	ca 31       	cpi	r28, 0x1A	; 26
    447c:	d1 05       	cpc	r29, r1
    447e:	6c f5       	brge	.+90     	; 0x44da <__pack_f+0xb6>
    4480:	79 01       	movw	r14, r18
    4482:	8a 01       	movw	r16, r20
    4484:	0c 2e       	mov	r0, r28
    4486:	04 c0       	rjmp	.+8      	; 0x4490 <__pack_f+0x6c>
    4488:	16 95       	lsr	r17
    448a:	07 95       	ror	r16
    448c:	f7 94       	ror	r15
    448e:	e7 94       	ror	r14
    4490:	0a 94       	dec	r0
    4492:	d2 f7       	brpl	.-12     	; 0x4488 <__pack_f+0x64>
    4494:	81 e0       	ldi	r24, 0x01	; 1
    4496:	90 e0       	ldi	r25, 0x00	; 0
    4498:	a0 e0       	ldi	r26, 0x00	; 0
    449a:	b0 e0       	ldi	r27, 0x00	; 0
    449c:	0c 2e       	mov	r0, r28
    449e:	04 c0       	rjmp	.+8      	; 0x44a8 <__pack_f+0x84>
    44a0:	88 0f       	add	r24, r24
    44a2:	99 1f       	adc	r25, r25
    44a4:	aa 1f       	adc	r26, r26
    44a6:	bb 1f       	adc	r27, r27
    44a8:	0a 94       	dec	r0
    44aa:	d2 f7       	brpl	.-12     	; 0x44a0 <__pack_f+0x7c>
    44ac:	01 97       	sbiw	r24, 0x01	; 1
    44ae:	a1 09       	sbc	r26, r1
    44b0:	b1 09       	sbc	r27, r1
    44b2:	82 23       	and	r24, r18
    44b4:	93 23       	and	r25, r19
    44b6:	a4 23       	and	r26, r20
    44b8:	b5 23       	and	r27, r21
    44ba:	21 e0       	ldi	r18, 0x01	; 1
    44bc:	30 e0       	ldi	r19, 0x00	; 0
    44be:	40 e0       	ldi	r20, 0x00	; 0
    44c0:	50 e0       	ldi	r21, 0x00	; 0
    44c2:	00 97       	sbiw	r24, 0x00	; 0
    44c4:	a1 05       	cpc	r26, r1
    44c6:	b1 05       	cpc	r27, r1
    44c8:	19 f4       	brne	.+6      	; 0x44d0 <__pack_f+0xac>
    44ca:	20 e0       	ldi	r18, 0x00	; 0
    44cc:	30 e0       	ldi	r19, 0x00	; 0
    44ce:	a9 01       	movw	r20, r18
    44d0:	2e 29       	or	r18, r14
    44d2:	3f 29       	or	r19, r15
    44d4:	40 2b       	or	r20, r16
    44d6:	51 2b       	or	r21, r17
    44d8:	03 c0       	rjmp	.+6      	; 0x44e0 <__pack_f+0xbc>
    44da:	20 e0       	ldi	r18, 0x00	; 0
    44dc:	30 e0       	ldi	r19, 0x00	; 0
    44de:	a9 01       	movw	r20, r18
    44e0:	da 01       	movw	r26, r20
    44e2:	c9 01       	movw	r24, r18
    44e4:	8f 77       	andi	r24, 0x7F	; 127
    44e6:	90 70       	andi	r25, 0x00	; 0
    44e8:	a0 70       	andi	r26, 0x00	; 0
    44ea:	b0 70       	andi	r27, 0x00	; 0
    44ec:	80 34       	cpi	r24, 0x40	; 64
    44ee:	91 05       	cpc	r25, r1
    44f0:	a1 05       	cpc	r26, r1
    44f2:	b1 05       	cpc	r27, r1
    44f4:	39 f4       	brne	.+14     	; 0x4504 <__pack_f+0xe0>
    44f6:	27 ff       	sbrs	r18, 7
    44f8:	09 c0       	rjmp	.+18     	; 0x450c <__pack_f+0xe8>
    44fa:	20 5c       	subi	r18, 0xC0	; 192
    44fc:	3f 4f       	sbci	r19, 0xFF	; 255
    44fe:	4f 4f       	sbci	r20, 0xFF	; 255
    4500:	5f 4f       	sbci	r21, 0xFF	; 255
    4502:	04 c0       	rjmp	.+8      	; 0x450c <__pack_f+0xe8>
    4504:	21 5c       	subi	r18, 0xC1	; 193
    4506:	3f 4f       	sbci	r19, 0xFF	; 255
    4508:	4f 4f       	sbci	r20, 0xFF	; 255
    450a:	5f 4f       	sbci	r21, 0xFF	; 255
    450c:	e1 e0       	ldi	r30, 0x01	; 1
    450e:	f0 e0       	ldi	r31, 0x00	; 0
    4510:	20 30       	cpi	r18, 0x00	; 0
    4512:	80 e0       	ldi	r24, 0x00	; 0
    4514:	38 07       	cpc	r19, r24
    4516:	80 e0       	ldi	r24, 0x00	; 0
    4518:	48 07       	cpc	r20, r24
    451a:	80 e4       	ldi	r24, 0x40	; 64
    451c:	58 07       	cpc	r21, r24
    451e:	28 f5       	brcc	.+74     	; 0x456a <__pack_f+0x146>
    4520:	e0 e0       	ldi	r30, 0x00	; 0
    4522:	f0 e0       	ldi	r31, 0x00	; 0
    4524:	22 c0       	rjmp	.+68     	; 0x456a <__pack_f+0x146>
    4526:	e0 38       	cpi	r30, 0x80	; 128
    4528:	f1 05       	cpc	r31, r1
    452a:	6c f5       	brge	.+90     	; 0x4586 <__pack_f+0x162>
    452c:	e1 58       	subi	r30, 0x81	; 129
    452e:	ff 4f       	sbci	r31, 0xFF	; 255
    4530:	da 01       	movw	r26, r20
    4532:	c9 01       	movw	r24, r18
    4534:	8f 77       	andi	r24, 0x7F	; 127
    4536:	90 70       	andi	r25, 0x00	; 0
    4538:	a0 70       	andi	r26, 0x00	; 0
    453a:	b0 70       	andi	r27, 0x00	; 0
    453c:	80 34       	cpi	r24, 0x40	; 64
    453e:	91 05       	cpc	r25, r1
    4540:	a1 05       	cpc	r26, r1
    4542:	b1 05       	cpc	r27, r1
    4544:	39 f4       	brne	.+14     	; 0x4554 <__pack_f+0x130>
    4546:	27 ff       	sbrs	r18, 7
    4548:	09 c0       	rjmp	.+18     	; 0x455c <__pack_f+0x138>
    454a:	20 5c       	subi	r18, 0xC0	; 192
    454c:	3f 4f       	sbci	r19, 0xFF	; 255
    454e:	4f 4f       	sbci	r20, 0xFF	; 255
    4550:	5f 4f       	sbci	r21, 0xFF	; 255
    4552:	04 c0       	rjmp	.+8      	; 0x455c <__pack_f+0x138>
    4554:	21 5c       	subi	r18, 0xC1	; 193
    4556:	3f 4f       	sbci	r19, 0xFF	; 255
    4558:	4f 4f       	sbci	r20, 0xFF	; 255
    455a:	5f 4f       	sbci	r21, 0xFF	; 255
    455c:	57 ff       	sbrs	r21, 7
    455e:	05 c0       	rjmp	.+10     	; 0x456a <__pack_f+0x146>
    4560:	56 95       	lsr	r21
    4562:	47 95       	ror	r20
    4564:	37 95       	ror	r19
    4566:	27 95       	ror	r18
    4568:	31 96       	adiw	r30, 0x01	; 1
    456a:	87 e0       	ldi	r24, 0x07	; 7
    456c:	56 95       	lsr	r21
    456e:	47 95       	ror	r20
    4570:	37 95       	ror	r19
    4572:	27 95       	ror	r18
    4574:	8a 95       	dec	r24
    4576:	d1 f7       	brne	.-12     	; 0x456c <__pack_f+0x148>
    4578:	0b c0       	rjmp	.+22     	; 0x4590 <__pack_f+0x16c>
    457a:	e0 e0       	ldi	r30, 0x00	; 0
    457c:	f0 e0       	ldi	r31, 0x00	; 0
    457e:	05 c0       	rjmp	.+10     	; 0x458a <__pack_f+0x166>
    4580:	e0 e0       	ldi	r30, 0x00	; 0
    4582:	f0 e0       	ldi	r31, 0x00	; 0
    4584:	05 c0       	rjmp	.+10     	; 0x4590 <__pack_f+0x16c>
    4586:	ef ef       	ldi	r30, 0xFF	; 255
    4588:	f0 e0       	ldi	r31, 0x00	; 0
    458a:	20 e0       	ldi	r18, 0x00	; 0
    458c:	30 e0       	ldi	r19, 0x00	; 0
    458e:	a9 01       	movw	r20, r18
    4590:	8e 2f       	mov	r24, r30
    4592:	87 95       	ror	r24
    4594:	88 27       	eor	r24, r24
    4596:	87 95       	ror	r24
    4598:	94 2f       	mov	r25, r20
    459a:	9f 77       	andi	r25, 0x7F	; 127
    459c:	67 95       	ror	r22
    459e:	66 27       	eor	r22, r22
    45a0:	67 95       	ror	r22
    45a2:	e6 95       	lsr	r30
    45a4:	a9 2f       	mov	r26, r25
    45a6:	a8 2b       	or	r26, r24
    45a8:	fe 2f       	mov	r31, r30
    45aa:	f6 2b       	or	r31, r22
    45ac:	62 2f       	mov	r22, r18
    45ae:	73 2f       	mov	r23, r19
    45b0:	8a 2f       	mov	r24, r26
    45b2:	9f 2f       	mov	r25, r31
    45b4:	cd b7       	in	r28, 0x3d	; 61
    45b6:	de b7       	in	r29, 0x3e	; 62
    45b8:	e6 e0       	ldi	r30, 0x06	; 6
    45ba:	0c 94 2d 24 	jmp	0x485a	; 0x485a <__epilogue_restores__+0x18>

000045be <__unpack_f>:
    45be:	dc 01       	movw	r26, r24
    45c0:	fb 01       	movw	r30, r22
    45c2:	2c 91       	ld	r18, X
    45c4:	11 96       	adiw	r26, 0x01	; 1
    45c6:	3c 91       	ld	r19, X
    45c8:	11 97       	sbiw	r26, 0x01	; 1
    45ca:	12 96       	adiw	r26, 0x02	; 2
    45cc:	8c 91       	ld	r24, X
    45ce:	12 97       	sbiw	r26, 0x02	; 2
    45d0:	48 2f       	mov	r20, r24
    45d2:	4f 77       	andi	r20, 0x7F	; 127
    45d4:	50 e0       	ldi	r21, 0x00	; 0
    45d6:	98 2f       	mov	r25, r24
    45d8:	99 1f       	adc	r25, r25
    45da:	99 27       	eor	r25, r25
    45dc:	99 1f       	adc	r25, r25
    45de:	13 96       	adiw	r26, 0x03	; 3
    45e0:	6c 91       	ld	r22, X
    45e2:	13 97       	sbiw	r26, 0x03	; 3
    45e4:	86 2f       	mov	r24, r22
    45e6:	88 0f       	add	r24, r24
    45e8:	89 2b       	or	r24, r25
    45ea:	90 e0       	ldi	r25, 0x00	; 0
    45ec:	66 1f       	adc	r22, r22
    45ee:	66 27       	eor	r22, r22
    45f0:	66 1f       	adc	r22, r22
    45f2:	61 83       	std	Z+1, r22	; 0x01
    45f4:	00 97       	sbiw	r24, 0x00	; 0
    45f6:	39 f5       	brne	.+78     	; 0x4646 <__unpack_f+0x88>
    45f8:	21 15       	cp	r18, r1
    45fa:	31 05       	cpc	r19, r1
    45fc:	41 05       	cpc	r20, r1
    45fe:	51 05       	cpc	r21, r1
    4600:	11 f4       	brne	.+4      	; 0x4606 <__unpack_f+0x48>
    4602:	82 e0       	ldi	r24, 0x02	; 2
    4604:	29 c0       	rjmp	.+82     	; 0x4658 <__unpack_f+0x9a>
    4606:	82 e8       	ldi	r24, 0x82	; 130
    4608:	9f ef       	ldi	r25, 0xFF	; 255
    460a:	93 83       	std	Z+3, r25	; 0x03
    460c:	82 83       	std	Z+2, r24	; 0x02
    460e:	67 e0       	ldi	r22, 0x07	; 7
    4610:	22 0f       	add	r18, r18
    4612:	33 1f       	adc	r19, r19
    4614:	44 1f       	adc	r20, r20
    4616:	55 1f       	adc	r21, r21
    4618:	6a 95       	dec	r22
    461a:	d1 f7       	brne	.-12     	; 0x4610 <__unpack_f+0x52>
    461c:	83 e0       	ldi	r24, 0x03	; 3
    461e:	80 83       	st	Z, r24
    4620:	09 c0       	rjmp	.+18     	; 0x4634 <__unpack_f+0x76>
    4622:	22 0f       	add	r18, r18
    4624:	33 1f       	adc	r19, r19
    4626:	44 1f       	adc	r20, r20
    4628:	55 1f       	adc	r21, r21
    462a:	82 81       	ldd	r24, Z+2	; 0x02
    462c:	93 81       	ldd	r25, Z+3	; 0x03
    462e:	01 97       	sbiw	r24, 0x01	; 1
    4630:	93 83       	std	Z+3, r25	; 0x03
    4632:	82 83       	std	Z+2, r24	; 0x02
    4634:	20 30       	cpi	r18, 0x00	; 0
    4636:	80 e0       	ldi	r24, 0x00	; 0
    4638:	38 07       	cpc	r19, r24
    463a:	80 e0       	ldi	r24, 0x00	; 0
    463c:	48 07       	cpc	r20, r24
    463e:	80 e4       	ldi	r24, 0x40	; 64
    4640:	58 07       	cpc	r21, r24
    4642:	78 f3       	brcs	.-34     	; 0x4622 <__unpack_f+0x64>
    4644:	20 c0       	rjmp	.+64     	; 0x4686 <__unpack_f+0xc8>
    4646:	8f 3f       	cpi	r24, 0xFF	; 255
    4648:	91 05       	cpc	r25, r1
    464a:	79 f4       	brne	.+30     	; 0x466a <__unpack_f+0xac>
    464c:	21 15       	cp	r18, r1
    464e:	31 05       	cpc	r19, r1
    4650:	41 05       	cpc	r20, r1
    4652:	51 05       	cpc	r21, r1
    4654:	19 f4       	brne	.+6      	; 0x465c <__unpack_f+0x9e>
    4656:	84 e0       	ldi	r24, 0x04	; 4
    4658:	80 83       	st	Z, r24
    465a:	08 95       	ret
    465c:	44 ff       	sbrs	r20, 4
    465e:	03 c0       	rjmp	.+6      	; 0x4666 <__unpack_f+0xa8>
    4660:	81 e0       	ldi	r24, 0x01	; 1
    4662:	80 83       	st	Z, r24
    4664:	10 c0       	rjmp	.+32     	; 0x4686 <__unpack_f+0xc8>
    4666:	10 82       	st	Z, r1
    4668:	0e c0       	rjmp	.+28     	; 0x4686 <__unpack_f+0xc8>
    466a:	8f 57       	subi	r24, 0x7F	; 127
    466c:	90 40       	sbci	r25, 0x00	; 0
    466e:	93 83       	std	Z+3, r25	; 0x03
    4670:	82 83       	std	Z+2, r24	; 0x02
    4672:	83 e0       	ldi	r24, 0x03	; 3
    4674:	80 83       	st	Z, r24
    4676:	87 e0       	ldi	r24, 0x07	; 7
    4678:	22 0f       	add	r18, r18
    467a:	33 1f       	adc	r19, r19
    467c:	44 1f       	adc	r20, r20
    467e:	55 1f       	adc	r21, r21
    4680:	8a 95       	dec	r24
    4682:	d1 f7       	brne	.-12     	; 0x4678 <__unpack_f+0xba>
    4684:	50 64       	ori	r21, 0x40	; 64
    4686:	24 83       	std	Z+4, r18	; 0x04
    4688:	35 83       	std	Z+5, r19	; 0x05
    468a:	46 83       	std	Z+6, r20	; 0x06
    468c:	57 83       	std	Z+7, r21	; 0x07
    468e:	08 95       	ret

00004690 <__fpcmp_parts_f>:
    4690:	fc 01       	movw	r30, r24
    4692:	db 01       	movw	r26, r22
    4694:	90 81       	ld	r25, Z
    4696:	92 30       	cpi	r25, 0x02	; 2
    4698:	08 f4       	brcc	.+2      	; 0x469c <__fpcmp_parts_f+0xc>
    469a:	49 c0       	rjmp	.+146    	; 0x472e <__fpcmp_parts_f+0x9e>
    469c:	8c 91       	ld	r24, X
    469e:	82 30       	cpi	r24, 0x02	; 2
    46a0:	08 f4       	brcc	.+2      	; 0x46a4 <__fpcmp_parts_f+0x14>
    46a2:	45 c0       	rjmp	.+138    	; 0x472e <__fpcmp_parts_f+0x9e>
    46a4:	94 30       	cpi	r25, 0x04	; 4
    46a6:	51 f4       	brne	.+20     	; 0x46bc <__fpcmp_parts_f+0x2c>
    46a8:	61 81       	ldd	r22, Z+1	; 0x01
    46aa:	84 30       	cpi	r24, 0x04	; 4
    46ac:	b1 f5       	brne	.+108    	; 0x471a <__fpcmp_parts_f+0x8a>
    46ae:	11 96       	adiw	r26, 0x01	; 1
    46b0:	2c 91       	ld	r18, X
    46b2:	11 97       	sbiw	r26, 0x01	; 1
    46b4:	30 e0       	ldi	r19, 0x00	; 0
    46b6:	26 1b       	sub	r18, r22
    46b8:	31 09       	sbc	r19, r1
    46ba:	41 c0       	rjmp	.+130    	; 0x473e <__fpcmp_parts_f+0xae>
    46bc:	84 30       	cpi	r24, 0x04	; 4
    46be:	21 f0       	breq	.+8      	; 0x46c8 <__fpcmp_parts_f+0x38>
    46c0:	92 30       	cpi	r25, 0x02	; 2
    46c2:	41 f4       	brne	.+16     	; 0x46d4 <__fpcmp_parts_f+0x44>
    46c4:	82 30       	cpi	r24, 0x02	; 2
    46c6:	b1 f1       	breq	.+108    	; 0x4734 <__fpcmp_parts_f+0xa4>
    46c8:	11 96       	adiw	r26, 0x01	; 1
    46ca:	8c 91       	ld	r24, X
    46cc:	11 97       	sbiw	r26, 0x01	; 1
    46ce:	88 23       	and	r24, r24
    46d0:	a1 f1       	breq	.+104    	; 0x473a <__fpcmp_parts_f+0xaa>
    46d2:	2d c0       	rjmp	.+90     	; 0x472e <__fpcmp_parts_f+0x9e>
    46d4:	61 81       	ldd	r22, Z+1	; 0x01
    46d6:	82 30       	cpi	r24, 0x02	; 2
    46d8:	01 f1       	breq	.+64     	; 0x471a <__fpcmp_parts_f+0x8a>
    46da:	11 96       	adiw	r26, 0x01	; 1
    46dc:	8c 91       	ld	r24, X
    46de:	11 97       	sbiw	r26, 0x01	; 1
    46e0:	68 17       	cp	r22, r24
    46e2:	d9 f4       	brne	.+54     	; 0x471a <__fpcmp_parts_f+0x8a>
    46e4:	22 81       	ldd	r18, Z+2	; 0x02
    46e6:	33 81       	ldd	r19, Z+3	; 0x03
    46e8:	12 96       	adiw	r26, 0x02	; 2
    46ea:	8d 91       	ld	r24, X+
    46ec:	9c 91       	ld	r25, X
    46ee:	13 97       	sbiw	r26, 0x03	; 3
    46f0:	82 17       	cp	r24, r18
    46f2:	93 07       	cpc	r25, r19
    46f4:	94 f0       	brlt	.+36     	; 0x471a <__fpcmp_parts_f+0x8a>
    46f6:	28 17       	cp	r18, r24
    46f8:	39 07       	cpc	r19, r25
    46fa:	bc f0       	brlt	.+46     	; 0x472a <__fpcmp_parts_f+0x9a>
    46fc:	24 81       	ldd	r18, Z+4	; 0x04
    46fe:	35 81       	ldd	r19, Z+5	; 0x05
    4700:	46 81       	ldd	r20, Z+6	; 0x06
    4702:	57 81       	ldd	r21, Z+7	; 0x07
    4704:	14 96       	adiw	r26, 0x04	; 4
    4706:	8d 91       	ld	r24, X+
    4708:	9d 91       	ld	r25, X+
    470a:	0d 90       	ld	r0, X+
    470c:	bc 91       	ld	r27, X
    470e:	a0 2d       	mov	r26, r0
    4710:	82 17       	cp	r24, r18
    4712:	93 07       	cpc	r25, r19
    4714:	a4 07       	cpc	r26, r20
    4716:	b5 07       	cpc	r27, r21
    4718:	18 f4       	brcc	.+6      	; 0x4720 <__fpcmp_parts_f+0x90>
    471a:	66 23       	and	r22, r22
    471c:	41 f0       	breq	.+16     	; 0x472e <__fpcmp_parts_f+0x9e>
    471e:	0d c0       	rjmp	.+26     	; 0x473a <__fpcmp_parts_f+0xaa>
    4720:	28 17       	cp	r18, r24
    4722:	39 07       	cpc	r19, r25
    4724:	4a 07       	cpc	r20, r26
    4726:	5b 07       	cpc	r21, r27
    4728:	28 f4       	brcc	.+10     	; 0x4734 <__fpcmp_parts_f+0xa4>
    472a:	66 23       	and	r22, r22
    472c:	31 f0       	breq	.+12     	; 0x473a <__fpcmp_parts_f+0xaa>
    472e:	21 e0       	ldi	r18, 0x01	; 1
    4730:	30 e0       	ldi	r19, 0x00	; 0
    4732:	05 c0       	rjmp	.+10     	; 0x473e <__fpcmp_parts_f+0xae>
    4734:	20 e0       	ldi	r18, 0x00	; 0
    4736:	30 e0       	ldi	r19, 0x00	; 0
    4738:	02 c0       	rjmp	.+4      	; 0x473e <__fpcmp_parts_f+0xae>
    473a:	2f ef       	ldi	r18, 0xFF	; 255
    473c:	3f ef       	ldi	r19, 0xFF	; 255
    473e:	c9 01       	movw	r24, r18
    4740:	08 95       	ret

00004742 <__udivmodhi4>:
    4742:	aa 1b       	sub	r26, r26
    4744:	bb 1b       	sub	r27, r27
    4746:	51 e1       	ldi	r21, 0x11	; 17
    4748:	07 c0       	rjmp	.+14     	; 0x4758 <__udivmodhi4_ep>

0000474a <__udivmodhi4_loop>:
    474a:	aa 1f       	adc	r26, r26
    474c:	bb 1f       	adc	r27, r27
    474e:	a6 17       	cp	r26, r22
    4750:	b7 07       	cpc	r27, r23
    4752:	10 f0       	brcs	.+4      	; 0x4758 <__udivmodhi4_ep>
    4754:	a6 1b       	sub	r26, r22
    4756:	b7 0b       	sbc	r27, r23

00004758 <__udivmodhi4_ep>:
    4758:	88 1f       	adc	r24, r24
    475a:	99 1f       	adc	r25, r25
    475c:	5a 95       	dec	r21
    475e:	a9 f7       	brne	.-22     	; 0x474a <__udivmodhi4_loop>
    4760:	80 95       	com	r24
    4762:	90 95       	com	r25
    4764:	bc 01       	movw	r22, r24
    4766:	cd 01       	movw	r24, r26
    4768:	08 95       	ret

0000476a <__divmodhi4>:
    476a:	97 fb       	bst	r25, 7
    476c:	09 2e       	mov	r0, r25
    476e:	07 26       	eor	r0, r23
    4770:	0a d0       	rcall	.+20     	; 0x4786 <__divmodhi4_neg1>
    4772:	77 fd       	sbrc	r23, 7
    4774:	04 d0       	rcall	.+8      	; 0x477e <__divmodhi4_neg2>
    4776:	e5 df       	rcall	.-54     	; 0x4742 <__udivmodhi4>
    4778:	06 d0       	rcall	.+12     	; 0x4786 <__divmodhi4_neg1>
    477a:	00 20       	and	r0, r0
    477c:	1a f4       	brpl	.+6      	; 0x4784 <__divmodhi4_exit>

0000477e <__divmodhi4_neg2>:
    477e:	70 95       	com	r23
    4780:	61 95       	neg	r22
    4782:	7f 4f       	sbci	r23, 0xFF	; 255

00004784 <__divmodhi4_exit>:
    4784:	08 95       	ret

00004786 <__divmodhi4_neg1>:
    4786:	f6 f7       	brtc	.-4      	; 0x4784 <__divmodhi4_exit>
    4788:	90 95       	com	r25
    478a:	81 95       	neg	r24
    478c:	9f 4f       	sbci	r25, 0xFF	; 255
    478e:	08 95       	ret

00004790 <__divmodsi4>:
    4790:	97 fb       	bst	r25, 7
    4792:	09 2e       	mov	r0, r25
    4794:	05 26       	eor	r0, r21
    4796:	0e d0       	rcall	.+28     	; 0x47b4 <__divmodsi4_neg1>
    4798:	57 fd       	sbrc	r21, 7
    479a:	04 d0       	rcall	.+8      	; 0x47a4 <__divmodsi4_neg2>
    479c:	14 d0       	rcall	.+40     	; 0x47c6 <__udivmodsi4>
    479e:	0a d0       	rcall	.+20     	; 0x47b4 <__divmodsi4_neg1>
    47a0:	00 1c       	adc	r0, r0
    47a2:	38 f4       	brcc	.+14     	; 0x47b2 <__divmodsi4_exit>

000047a4 <__divmodsi4_neg2>:
    47a4:	50 95       	com	r21
    47a6:	40 95       	com	r20
    47a8:	30 95       	com	r19
    47aa:	21 95       	neg	r18
    47ac:	3f 4f       	sbci	r19, 0xFF	; 255
    47ae:	4f 4f       	sbci	r20, 0xFF	; 255
    47b0:	5f 4f       	sbci	r21, 0xFF	; 255

000047b2 <__divmodsi4_exit>:
    47b2:	08 95       	ret

000047b4 <__divmodsi4_neg1>:
    47b4:	f6 f7       	brtc	.-4      	; 0x47b2 <__divmodsi4_exit>
    47b6:	90 95       	com	r25
    47b8:	80 95       	com	r24
    47ba:	70 95       	com	r23
    47bc:	61 95       	neg	r22
    47be:	7f 4f       	sbci	r23, 0xFF	; 255
    47c0:	8f 4f       	sbci	r24, 0xFF	; 255
    47c2:	9f 4f       	sbci	r25, 0xFF	; 255
    47c4:	08 95       	ret

000047c6 <__udivmodsi4>:
    47c6:	a1 e2       	ldi	r26, 0x21	; 33
    47c8:	1a 2e       	mov	r1, r26
    47ca:	aa 1b       	sub	r26, r26
    47cc:	bb 1b       	sub	r27, r27
    47ce:	fd 01       	movw	r30, r26
    47d0:	0d c0       	rjmp	.+26     	; 0x47ec <__udivmodsi4_ep>

000047d2 <__udivmodsi4_loop>:
    47d2:	aa 1f       	adc	r26, r26
    47d4:	bb 1f       	adc	r27, r27
    47d6:	ee 1f       	adc	r30, r30
    47d8:	ff 1f       	adc	r31, r31
    47da:	a2 17       	cp	r26, r18
    47dc:	b3 07       	cpc	r27, r19
    47de:	e4 07       	cpc	r30, r20
    47e0:	f5 07       	cpc	r31, r21
    47e2:	20 f0       	brcs	.+8      	; 0x47ec <__udivmodsi4_ep>
    47e4:	a2 1b       	sub	r26, r18
    47e6:	b3 0b       	sbc	r27, r19
    47e8:	e4 0b       	sbc	r30, r20
    47ea:	f5 0b       	sbc	r31, r21

000047ec <__udivmodsi4_ep>:
    47ec:	66 1f       	adc	r22, r22
    47ee:	77 1f       	adc	r23, r23
    47f0:	88 1f       	adc	r24, r24
    47f2:	99 1f       	adc	r25, r25
    47f4:	1a 94       	dec	r1
    47f6:	69 f7       	brne	.-38     	; 0x47d2 <__udivmodsi4_loop>
    47f8:	60 95       	com	r22
    47fa:	70 95       	com	r23
    47fc:	80 95       	com	r24
    47fe:	90 95       	com	r25
    4800:	9b 01       	movw	r18, r22
    4802:	ac 01       	movw	r20, r24
    4804:	bd 01       	movw	r22, r26
    4806:	cf 01       	movw	r24, r30
    4808:	08 95       	ret

0000480a <__prologue_saves__>:
    480a:	2f 92       	push	r2
    480c:	3f 92       	push	r3
    480e:	4f 92       	push	r4
    4810:	5f 92       	push	r5
    4812:	6f 92       	push	r6
    4814:	7f 92       	push	r7
    4816:	8f 92       	push	r8
    4818:	9f 92       	push	r9
    481a:	af 92       	push	r10
    481c:	bf 92       	push	r11
    481e:	cf 92       	push	r12
    4820:	df 92       	push	r13
    4822:	ef 92       	push	r14
    4824:	ff 92       	push	r15
    4826:	0f 93       	push	r16
    4828:	1f 93       	push	r17
    482a:	cf 93       	push	r28
    482c:	df 93       	push	r29
    482e:	cd b7       	in	r28, 0x3d	; 61
    4830:	de b7       	in	r29, 0x3e	; 62
    4832:	ca 1b       	sub	r28, r26
    4834:	db 0b       	sbc	r29, r27
    4836:	0f b6       	in	r0, 0x3f	; 63
    4838:	f8 94       	cli
    483a:	de bf       	out	0x3e, r29	; 62
    483c:	0f be       	out	0x3f, r0	; 63
    483e:	cd bf       	out	0x3d, r28	; 61
    4840:	09 94       	ijmp

00004842 <__epilogue_restores__>:
    4842:	2a 88       	ldd	r2, Y+18	; 0x12
    4844:	39 88       	ldd	r3, Y+17	; 0x11
    4846:	48 88       	ldd	r4, Y+16	; 0x10
    4848:	5f 84       	ldd	r5, Y+15	; 0x0f
    484a:	6e 84       	ldd	r6, Y+14	; 0x0e
    484c:	7d 84       	ldd	r7, Y+13	; 0x0d
    484e:	8c 84       	ldd	r8, Y+12	; 0x0c
    4850:	9b 84       	ldd	r9, Y+11	; 0x0b
    4852:	aa 84       	ldd	r10, Y+10	; 0x0a
    4854:	b9 84       	ldd	r11, Y+9	; 0x09
    4856:	c8 84       	ldd	r12, Y+8	; 0x08
    4858:	df 80       	ldd	r13, Y+7	; 0x07
    485a:	ee 80       	ldd	r14, Y+6	; 0x06
    485c:	fd 80       	ldd	r15, Y+5	; 0x05
    485e:	0c 81       	ldd	r16, Y+4	; 0x04
    4860:	1b 81       	ldd	r17, Y+3	; 0x03
    4862:	aa 81       	ldd	r26, Y+2	; 0x02
    4864:	b9 81       	ldd	r27, Y+1	; 0x01
    4866:	ce 0f       	add	r28, r30
    4868:	d1 1d       	adc	r29, r1
    486a:	0f b6       	in	r0, 0x3f	; 63
    486c:	f8 94       	cli
    486e:	de bf       	out	0x3e, r29	; 62
    4870:	0f be       	out	0x3f, r0	; 63
    4872:	cd bf       	out	0x3d, r28	; 61
    4874:	ed 01       	movw	r28, r26
    4876:	08 95       	ret

00004878 <ceil>:
    4878:	3b d0       	rcall	.+118    	; 0x48f0 <__fp_trunc>
    487a:	80 f0       	brcs	.+32     	; 0x489c <ceil+0x24>
    487c:	9f 37       	cpi	r25, 0x7F	; 127
    487e:	40 f4       	brcc	.+16     	; 0x4890 <ceil+0x18>
    4880:	91 11       	cpse	r25, r1
    4882:	0e f4       	brtc	.+2      	; 0x4886 <ceil+0xe>
    4884:	4d c0       	rjmp	.+154    	; 0x4920 <__fp_szero>
    4886:	60 e0       	ldi	r22, 0x00	; 0
    4888:	70 e0       	ldi	r23, 0x00	; 0
    488a:	80 e8       	ldi	r24, 0x80	; 128
    488c:	9f e3       	ldi	r25, 0x3F	; 63
    488e:	08 95       	ret
    4890:	26 f0       	brts	.+8      	; 0x489a <ceil+0x22>
    4892:	1b 16       	cp	r1, r27
    4894:	61 1d       	adc	r22, r1
    4896:	71 1d       	adc	r23, r1
    4898:	81 1d       	adc	r24, r1
    489a:	01 c0       	rjmp	.+2      	; 0x489e <__fp_mintl>
    489c:	1b c0       	rjmp	.+54     	; 0x48d4 <__fp_mpack>

0000489e <__fp_mintl>:
    489e:	88 23       	and	r24, r24
    48a0:	71 f4       	brne	.+28     	; 0x48be <__fp_mintl+0x20>
    48a2:	77 23       	and	r23, r23
    48a4:	21 f0       	breq	.+8      	; 0x48ae <__fp_mintl+0x10>
    48a6:	98 50       	subi	r25, 0x08	; 8
    48a8:	87 2b       	or	r24, r23
    48aa:	76 2f       	mov	r23, r22
    48ac:	07 c0       	rjmp	.+14     	; 0x48bc <__fp_mintl+0x1e>
    48ae:	66 23       	and	r22, r22
    48b0:	11 f4       	brne	.+4      	; 0x48b6 <__fp_mintl+0x18>
    48b2:	99 27       	eor	r25, r25
    48b4:	0d c0       	rjmp	.+26     	; 0x48d0 <__fp_mintl+0x32>
    48b6:	90 51       	subi	r25, 0x10	; 16
    48b8:	86 2b       	or	r24, r22
    48ba:	70 e0       	ldi	r23, 0x00	; 0
    48bc:	60 e0       	ldi	r22, 0x00	; 0
    48be:	2a f0       	brmi	.+10     	; 0x48ca <__fp_mintl+0x2c>
    48c0:	9a 95       	dec	r25
    48c2:	66 0f       	add	r22, r22
    48c4:	77 1f       	adc	r23, r23
    48c6:	88 1f       	adc	r24, r24
    48c8:	da f7       	brpl	.-10     	; 0x48c0 <__fp_mintl+0x22>
    48ca:	88 0f       	add	r24, r24
    48cc:	96 95       	lsr	r25
    48ce:	87 95       	ror	r24
    48d0:	97 f9       	bld	r25, 7
    48d2:	08 95       	ret

000048d4 <__fp_mpack>:
    48d4:	9f 3f       	cpi	r25, 0xFF	; 255
    48d6:	31 f0       	breq	.+12     	; 0x48e4 <__fp_mpack_finite+0xc>

000048d8 <__fp_mpack_finite>:
    48d8:	91 50       	subi	r25, 0x01	; 1
    48da:	20 f4       	brcc	.+8      	; 0x48e4 <__fp_mpack_finite+0xc>
    48dc:	87 95       	ror	r24
    48de:	77 95       	ror	r23
    48e0:	67 95       	ror	r22
    48e2:	b7 95       	ror	r27
    48e4:	88 0f       	add	r24, r24
    48e6:	91 1d       	adc	r25, r1
    48e8:	96 95       	lsr	r25
    48ea:	87 95       	ror	r24
    48ec:	97 f9       	bld	r25, 7
    48ee:	08 95       	ret

000048f0 <__fp_trunc>:
    48f0:	45 d0       	rcall	.+138    	; 0x497c <__fp_splitA>
    48f2:	a0 f0       	brcs	.+40     	; 0x491c <__fp_trunc+0x2c>
    48f4:	be e7       	ldi	r27, 0x7E	; 126
    48f6:	b9 17       	cp	r27, r25
    48f8:	88 f4       	brcc	.+34     	; 0x491c <__fp_trunc+0x2c>
    48fa:	bb 27       	eor	r27, r27
    48fc:	9f 38       	cpi	r25, 0x8F	; 143
    48fe:	60 f4       	brcc	.+24     	; 0x4918 <__fp_trunc+0x28>
    4900:	16 16       	cp	r1, r22
    4902:	b1 1d       	adc	r27, r1
    4904:	67 2f       	mov	r22, r23
    4906:	78 2f       	mov	r23, r24
    4908:	88 27       	eor	r24, r24
    490a:	98 5f       	subi	r25, 0xF8	; 248
    490c:	f7 cf       	rjmp	.-18     	; 0x48fc <__fp_trunc+0xc>
    490e:	86 95       	lsr	r24
    4910:	77 95       	ror	r23
    4912:	67 95       	ror	r22
    4914:	b1 1d       	adc	r27, r1
    4916:	93 95       	inc	r25
    4918:	96 39       	cpi	r25, 0x96	; 150
    491a:	c8 f3       	brcs	.-14     	; 0x490e <__fp_trunc+0x1e>
    491c:	08 95       	ret

0000491e <__fp_zero>:
    491e:	e8 94       	clt

00004920 <__fp_szero>:
    4920:	bb 27       	eor	r27, r27
    4922:	66 27       	eor	r22, r22
    4924:	77 27       	eor	r23, r23
    4926:	cb 01       	movw	r24, r22
    4928:	97 f9       	bld	r25, 7
    492a:	08 95       	ret

0000492c <round>:
    492c:	27 d0       	rcall	.+78     	; 0x497c <__fp_splitA>
    492e:	e0 f0       	brcs	.+56     	; 0x4968 <round+0x3c>
    4930:	9e 37       	cpi	r25, 0x7E	; 126
    4932:	d8 f0       	brcs	.+54     	; 0x496a <round+0x3e>
    4934:	96 39       	cpi	r25, 0x96	; 150
    4936:	b8 f4       	brcc	.+46     	; 0x4966 <round+0x3a>
    4938:	9e 38       	cpi	r25, 0x8E	; 142
    493a:	48 f4       	brcc	.+18     	; 0x494e <round+0x22>
    493c:	67 2f       	mov	r22, r23
    493e:	78 2f       	mov	r23, r24
    4940:	88 27       	eor	r24, r24
    4942:	98 5f       	subi	r25, 0xF8	; 248
    4944:	f9 cf       	rjmp	.-14     	; 0x4938 <round+0xc>
    4946:	86 95       	lsr	r24
    4948:	77 95       	ror	r23
    494a:	67 95       	ror	r22
    494c:	93 95       	inc	r25
    494e:	95 39       	cpi	r25, 0x95	; 149
    4950:	d0 f3       	brcs	.-12     	; 0x4946 <round+0x1a>
    4952:	b6 2f       	mov	r27, r22
    4954:	b1 70       	andi	r27, 0x01	; 1
    4956:	6b 0f       	add	r22, r27
    4958:	71 1d       	adc	r23, r1
    495a:	81 1d       	adc	r24, r1
    495c:	20 f4       	brcc	.+8      	; 0x4966 <round+0x3a>
    495e:	87 95       	ror	r24
    4960:	77 95       	ror	r23
    4962:	67 95       	ror	r22
    4964:	93 95       	inc	r25
    4966:	9b cf       	rjmp	.-202    	; 0x489e <__fp_mintl>
    4968:	b5 cf       	rjmp	.-150    	; 0x48d4 <__fp_mpack>
    496a:	da cf       	rjmp	.-76     	; 0x4920 <__fp_szero>

0000496c <__fp_split3>:
    496c:	57 fd       	sbrc	r21, 7
    496e:	90 58       	subi	r25, 0x80	; 128
    4970:	44 0f       	add	r20, r20
    4972:	55 1f       	adc	r21, r21
    4974:	59 f0       	breq	.+22     	; 0x498c <__fp_splitA+0x10>
    4976:	5f 3f       	cpi	r21, 0xFF	; 255
    4978:	71 f0       	breq	.+28     	; 0x4996 <__fp_splitA+0x1a>
    497a:	47 95       	ror	r20

0000497c <__fp_splitA>:
    497c:	88 0f       	add	r24, r24
    497e:	97 fb       	bst	r25, 7
    4980:	99 1f       	adc	r25, r25
    4982:	61 f0       	breq	.+24     	; 0x499c <__fp_splitA+0x20>
    4984:	9f 3f       	cpi	r25, 0xFF	; 255
    4986:	79 f0       	breq	.+30     	; 0x49a6 <__fp_splitA+0x2a>
    4988:	87 95       	ror	r24
    498a:	08 95       	ret
    498c:	12 16       	cp	r1, r18
    498e:	13 06       	cpc	r1, r19
    4990:	14 06       	cpc	r1, r20
    4992:	55 1f       	adc	r21, r21
    4994:	f2 cf       	rjmp	.-28     	; 0x497a <__fp_split3+0xe>
    4996:	46 95       	lsr	r20
    4998:	f1 df       	rcall	.-30     	; 0x497c <__fp_splitA>
    499a:	08 c0       	rjmp	.+16     	; 0x49ac <__fp_splitA+0x30>
    499c:	16 16       	cp	r1, r22
    499e:	17 06       	cpc	r1, r23
    49a0:	18 06       	cpc	r1, r24
    49a2:	99 1f       	adc	r25, r25
    49a4:	f1 cf       	rjmp	.-30     	; 0x4988 <__fp_splitA+0xc>
    49a6:	86 95       	lsr	r24
    49a8:	71 05       	cpc	r23, r1
    49aa:	61 05       	cpc	r22, r1
    49ac:	08 94       	sec
    49ae:	08 95       	ret

000049b0 <_exit>:
    49b0:	f8 94       	cli

000049b2 <__stop_program>:
    49b2:	ff cf       	rjmp	.-2      	; 0x49b2 <__stop_program>
