INFO: [XSIM 43-3496] Using init file passed via -initfile option "/mnt/side_windows/Vivado_linux/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /mnt/side_windows/Vivado_linux/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_multiply_block_top glbl -prj multiply_block.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /mnt/side_windows/Vivado_linux/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s multiply_block 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/ip/xil_defaultlib/multiply_block_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_ap_fadd_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/ip/xil_defaultlib/multiply_block_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_ap_fmul_2_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/AESL_axi_master_INPUT_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_INPUT_r'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/AESL_axi_master_OUTPUT_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_OUTPUT_r'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/AESL_axi_slave_CONTROL_BUS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_CONTROL_BUS'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_multiply_block_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block_CONTROL_BUS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_CONTROL_BUS_s_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block_INPUT_r_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_INPUT_r_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_INPUT_r_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_INPUT_r_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_INPUT_r_m_axi_buffer'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_INPUT_r_m_axi_decoder'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_INPUT_r_m_axi_throttl'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_INPUT_r_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_INPUT_r_m_axi_write'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block_mA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_mA_ram'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_mA'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block_mC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_mC_ram'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_mC'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/side_windows/UPSUD/A2/HLS/Block_Matrix_HLS/block_matrix/solution2/sim/vhdl/multiply_block_OUTPUT_r_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_OUTPUT_r_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_OUTPUT_r_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_OUTPUT_r_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_OUTPUT_r_m_axi_buffer'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_OUTPUT_r_m_axi_decoder'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_OUTPUT_r_m_axi_throttl'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_OUTPUT_r_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'multiply_block_OUTPUT_r_m_axi_write'
Starting static elaboration
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/multiply_block_ap_fadd_3_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/multiply_block_ap_fmul_2_max_dsp_32.vhd:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg
Compiling package floating_point_v7_1_8.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.multiply_block_CONTROL_BUS_s_axi [multiply_block_control_bus_s_axi...]
Compiling architecture behav of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_throttl [multiply_block_input_r_m_axi_thr...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_fifo [\multiply_block_INPUT_r_m_axi_fi...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_reg_slice [\multiply_block_INPUT_r_m_axi_re...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_fifo [\multiply_block_INPUT_r_m_axi_fi...]
Compiling architecture arch of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_buffer [\multiply_block_INPUT_r_m_axi_bu...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_fifo [\multiply_block_INPUT_r_m_axi_fi...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_fifo [\multiply_block_INPUT_r_m_axi_fi...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_write [\multiply_block_INPUT_r_m_axi_wr...]
Compiling architecture arch of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_buffer [\multiply_block_INPUT_r_m_axi_bu...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_reg_slice [\multiply_block_INPUT_r_m_axi_re...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi_read [\multiply_block_INPUT_r_m_axi_re...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_INPUT_r_m_axi [\multiply_block_INPUT_r_m_axi(nu...]
Compiling architecture behav of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_throttl [multiply_block_output_r_m_axi_th...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_fifo [\multiply_block_OUTPUT_r_m_axi_f...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_reg_slice [\multiply_block_OUTPUT_r_m_axi_r...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_fifo [\multiply_block_OUTPUT_r_m_axi_f...]
Compiling architecture arch of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_buffer [\multiply_block_OUTPUT_r_m_axi_b...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_fifo [\multiply_block_OUTPUT_r_m_axi_f...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_fifo [\multiply_block_OUTPUT_r_m_axi_f...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_write [\multiply_block_OUTPUT_r_m_axi_w...]
Compiling architecture arch of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_buffer [\multiply_block_OUTPUT_r_m_axi_b...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_reg_slice [\multiply_block_OUTPUT_r_m_axi_r...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi_read [\multiply_block_OUTPUT_r_m_axi_r...]
Compiling architecture behave of entity xil_defaultlib.multiply_block_OUTPUT_r_m_axi [\multiply_block_OUTPUT_r_m_axi(n...]
Compiling architecture rtl of entity xil_defaultlib.multiply_block_mA_ram [\multiply_block_mA_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.multiply_block_mA [multiply_block_ma_default]
Compiling architecture rtl of entity xil_defaultlib.multiply_block_mC_ram [\multiply_block_mC_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.multiply_block_mC [multiply_block_mc_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture multiply_block_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.multiply_block_ap_fadd_3_full_dsp_32 [multiply_block_ap_fadd_3_full_ds...]
Compiling architecture arch of entity xil_defaultlib.multiply_block_fadd_32ns_32ns_32_5_full_dsp_1 [multiply_block_fadd_32ns_32ns_32...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture multiply_block_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.multiply_block_ap_fmul_2_max_dsp_32 [multiply_block_ap_fmul_2_max_dsp...]
Compiling architecture arch of entity xil_defaultlib.multiply_block_fmul_32ns_32ns_32_4_max_dsp_1 [\multiply_block_fmul_32ns_32ns_3...]
Compiling architecture behav of entity xil_defaultlib.multiply_block [multiply_block_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_INPUT_r [aesl_axi_master_input_r_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_OUTPUT_r [aesl_axi_master_output_r_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CONTROL_BUS [aesl_axi_slave_control_bus_defau...]
Compiling architecture behav of entity xil_defaultlib.apatb_multiply_block_top
Built simulation snapshot multiply_block
