==39152== Cachegrind, a cache and branch-prediction profiler
==39152== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39152== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39152== Command: ./sift .
==39152== 
--39152-- warning: L3 cache found, using its data for the LL simulation.
--39152-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39152-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39152== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39152== (see section Limitations in user manual)
==39152== NOTE: further instances of this message will not be shown
==39152== 
==39152== I   refs:      3,167,698,658
==39152== I1  misses:            1,882
==39152== LLi misses:            1,861
==39152== I1  miss rate:          0.00%
==39152== LLi miss rate:          0.00%
==39152== 
==39152== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39152== D1  misses:       13,609,485  ( 11,292,829 rd   +   2,316,656 wr)
==39152== LLd misses:        3,737,984  (  1,909,693 rd   +   1,828,291 wr)
==39152== D1  miss rate:           1.4% (        1.7%     +         0.8%  )
==39152== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39152== 
==39152== LL refs:          13,611,367  ( 11,294,711 rd   +   2,316,656 wr)
==39152== LL misses:         3,739,845  (  1,911,554 rd   +   1,828,291 wr)
==39152== LL miss rate:            0.1% (        0.0%     +         0.6%  )
