
Laboratoire_5_git.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001eb0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08002038  08002038  00012038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  0800203c  0800203c  0001203c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000024  20000000  08002040  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  6 .bss          00000134  20000024  20000024  00020024  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000158  20000158  00020024  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000f3fa  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000025df  00000000  00000000  0002f44e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d98  00000000  00000000  00031a30  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c40  00000000  00000000  000327c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005752  00000000  00000000  00033408  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003f10  00000000  00000000  00038b5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003ca6a  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003814  00000000  00000000  0003cae8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002020 	.word	0x08002020

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08002020 	.word	0x08002020

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	460b      	mov	r3, r1
 8000296:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000298:	2300      	movs	r3, #0
 800029a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <DAC_SetChannel1Data+0x34>)
 800029e:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4413      	add	r3, r2
 80002a6:	3308      	adds	r3, #8
 80002a8:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	461a      	mov	r2, r3
 80002ae:	887b      	ldrh	r3, [r7, #2]
 80002b0:	6013      	str	r3, [r2, #0]
}
 80002b2:	bf00      	nop
 80002b4:	3714      	adds	r7, #20
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	40007400 	.word	0x40007400

080002c4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b085      	sub	sp, #20
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4b25      	ldr	r3, [pc, #148]	; (8000370 <DMA_Init+0xac>)
 80002dc:	4013      	ands	r3, r2
 80002de:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	681a      	ldr	r2, [r3, #0]
 80002e4:	683b      	ldr	r3, [r7, #0]
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002ee:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002fa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000306:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800030c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000312:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000318:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	4313      	orrs	r3, r2
 800031e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	68fa      	ldr	r2, [r7, #12]
 8000324:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	695b      	ldr	r3, [r3, #20]
 800032a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	f023 0307 	bic.w	r3, r3, #7
 8000332:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000338:	683b      	ldr	r3, [r7, #0]
 800033a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033c:	4313      	orrs	r3, r2
 800033e:	68fa      	ldr	r2, [r7, #12]
 8000340:	4313      	orrs	r3, r2
 8000342:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	68fa      	ldr	r2, [r7, #12]
 8000348:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	691a      	ldr	r2, [r3, #16]
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	685a      	ldr	r2, [r3, #4]
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	689a      	ldr	r2, [r3, #8]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	60da      	str	r2, [r3, #12]
}
 8000362:	bf00      	nop
 8000364:	3714      	adds	r7, #20
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	f01c803f 	.word	0xf01c803f

08000374 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	460b      	mov	r3, r1
 800037e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000380:	78fb      	ldrb	r3, [r7, #3]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d006      	beq.n	8000394 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f043 0201 	orr.w	r2, r3, #1
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000392:	e005      	b.n	80003a0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	f023 0201 	bic.w	r2, r3, #1
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	601a      	str	r2, [r3, #0]
}
 80003a0:	bf00      	nop
 80003a2:	370c      	adds	r7, #12
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr

080003ac <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80003b4:	2300      	movs	r3, #0
 80003b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f003 0301 	and.w	r3, r3, #1
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d002      	beq.n	80003ca <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80003c4:	2301      	movs	r3, #1
 80003c6:	73fb      	strb	r3, [r7, #15]
 80003c8:	e001      	b.n	80003ce <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80003ca:	2300      	movs	r3, #0
 80003cc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80003ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80003dc:	b480      	push	{r7}
 80003de:	b087      	sub	sp, #28
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
 80003e4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80003e6:	2300      	movs	r3, #0
 80003e8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80003ea:	2300      	movs	r3, #0
 80003ec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	4a15      	ldr	r2, [pc, #84]	; (8000448 <DMA_GetFlagStatus+0x6c>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d802      	bhi.n	80003fc <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003f6:	4b15      	ldr	r3, [pc, #84]	; (800044c <DMA_GetFlagStatus+0x70>)
 80003f8:	613b      	str	r3, [r7, #16]
 80003fa:	e001      	b.n	8000400 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003fc:	4b14      	ldr	r3, [pc, #80]	; (8000450 <DMA_GetFlagStatus+0x74>)
 80003fe:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000400:	683b      	ldr	r3, [r7, #0]
 8000402:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000406:	2b00      	cmp	r3, #0
 8000408:	d003      	beq.n	8000412 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800040a:	693b      	ldr	r3, [r7, #16]
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	60fb      	str	r3, [r7, #12]
 8000410:	e002      	b.n	8000418 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000412:	693b      	ldr	r3, [r7, #16]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800041e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000422:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000424:	68fa      	ldr	r2, [r7, #12]
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	4013      	ands	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	d002      	beq.n	8000434 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800042e:	2301      	movs	r3, #1
 8000430:	75fb      	strb	r3, [r7, #23]
 8000432:	e001      	b.n	8000438 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000434:	2300      	movs	r3, #0
 8000436:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000438:	7dfb      	ldrb	r3, [r7, #23]
}
 800043a:	4618      	mov	r0, r3
 800043c:	371c      	adds	r7, #28
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	4002640f 	.word	0x4002640f
 800044c:	40026000 	.word	0x40026000
 8000450:	40026400 	.word	0x40026400

08000454 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000454:	b480      	push	{r7}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
 800045c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <DMA_ClearFlag+0x50>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d802      	bhi.n	800046c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000466:	4b10      	ldr	r3, [pc, #64]	; (80004a8 <DMA_ClearFlag+0x54>)
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	e001      	b.n	8000470 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800046c:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <DMA_ClearFlag+0x58>)
 800046e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000476:	2b00      	cmp	r3, #0
 8000478:	d007      	beq.n	800048a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000480:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000488:	e006      	b.n	8000498 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000490:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000494:	68fa      	ldr	r2, [r7, #12]
 8000496:	6093      	str	r3, [r2, #8]
}
 8000498:	bf00      	nop
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	4002640f 	.word	0x4002640f
 80004a8:	40026000 	.word	0x40026000
 80004ac:	40026400 	.word	0x40026400

080004b0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b087      	sub	sp, #28
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80004ba:	2300      	movs	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
 80004be:	2300      	movs	r3, #0
 80004c0:	613b      	str	r3, [r7, #16]
 80004c2:	2300      	movs	r3, #0
 80004c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004c6:	2300      	movs	r3, #0
 80004c8:	617b      	str	r3, [r7, #20]
 80004ca:	e076      	b.n	80005ba <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80004cc:	2201      	movs	r2, #1
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	fa02 f303 	lsl.w	r3, r2, r3
 80004d4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	681a      	ldr	r2, [r3, #0]
 80004da:	693b      	ldr	r3, [r7, #16]
 80004dc:	4013      	ands	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	693b      	ldr	r3, [r7, #16]
 80004e4:	429a      	cmp	r2, r3
 80004e6:	d165      	bne.n	80005b4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	005b      	lsls	r3, r3, #1
 80004f0:	2103      	movs	r1, #3
 80004f2:	fa01 f303 	lsl.w	r3, r1, r3
 80004f6:	43db      	mvns	r3, r3
 80004f8:	401a      	ands	r2, r3
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	791b      	ldrb	r3, [r3, #4]
 8000506:	4619      	mov	r1, r3
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	fa01 f303 	lsl.w	r3, r1, r3
 8000510:	431a      	orrs	r2, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	791b      	ldrb	r3, [r3, #4]
 800051a:	2b01      	cmp	r3, #1
 800051c:	d003      	beq.n	8000526 <GPIO_Init+0x76>
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	791b      	ldrb	r3, [r3, #4]
 8000522:	2b02      	cmp	r3, #2
 8000524:	d12e      	bne.n	8000584 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	689a      	ldr	r2, [r3, #8]
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	2103      	movs	r1, #3
 8000530:	fa01 f303 	lsl.w	r3, r1, r3
 8000534:	43db      	mvns	r3, r3
 8000536:	401a      	ands	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	689a      	ldr	r2, [r3, #8]
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	795b      	ldrb	r3, [r3, #5]
 8000544:	4619      	mov	r1, r3
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	fa01 f303 	lsl.w	r3, r1, r3
 800054e:	431a      	orrs	r2, r3
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	685a      	ldr	r2, [r3, #4]
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	b29b      	uxth	r3, r3
 800055c:	4619      	mov	r1, r3
 800055e:	2301      	movs	r3, #1
 8000560:	408b      	lsls	r3, r1
 8000562:	43db      	mvns	r3, r3
 8000564:	401a      	ands	r2, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	685b      	ldr	r3, [r3, #4]
 800056e:	683a      	ldr	r2, [r7, #0]
 8000570:	7992      	ldrb	r2, [r2, #6]
 8000572:	4611      	mov	r1, r2
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	b292      	uxth	r2, r2
 8000578:	fa01 f202 	lsl.w	r2, r1, r2
 800057c:	b292      	uxth	r2, r2
 800057e:	431a      	orrs	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	68da      	ldr	r2, [r3, #12]
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	b29b      	uxth	r3, r3
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	2103      	movs	r1, #3
 8000590:	fa01 f303 	lsl.w	r3, r1, r3
 8000594:	43db      	mvns	r3, r3
 8000596:	401a      	ands	r2, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	68da      	ldr	r2, [r3, #12]
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	79db      	ldrb	r3, [r3, #7]
 80005a4:	4619      	mov	r1, r3
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	fa01 f303 	lsl.w	r3, r1, r3
 80005ae:	431a      	orrs	r2, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	3301      	adds	r3, #1
 80005b8:	617b      	str	r3, [r7, #20]
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	2b0f      	cmp	r3, #15
 80005be:	d985      	bls.n	80004cc <GPIO_Init+0x1c>
    }
  }
}
 80005c0:	bf00      	nop
 80005c2:	371c      	adds	r7, #28
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	460b      	mov	r3, r1
 80005d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	887a      	ldrh	r2, [r7, #2]
 80005dc:	831a      	strh	r2, [r3, #24]
}
 80005de:	bf00      	nop
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80005ea:	b480      	push	{r7}
 80005ec:	b083      	sub	sp, #12
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
 80005f2:	460b      	mov	r3, r1
 80005f4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	887a      	ldrh	r2, [r7, #2]
 80005fa:	835a      	strh	r2, [r3, #26]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	807b      	strh	r3, [r7, #2]
 8000614:	4613      	mov	r3, r2
 8000616:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000618:	2300      	movs	r3, #0
 800061a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000620:	787a      	ldrb	r2, [r7, #1]
 8000622:	887b      	ldrh	r3, [r7, #2]
 8000624:	f003 0307 	and.w	r3, r3, #7
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	fa02 f303 	lsl.w	r3, r2, r3
 800062e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000630:	887b      	ldrh	r3, [r7, #2]
 8000632:	08db      	lsrs	r3, r3, #3
 8000634:	b29b      	uxth	r3, r3
 8000636:	4618      	mov	r0, r3
 8000638:	887b      	ldrh	r3, [r7, #2]
 800063a:	08db      	lsrs	r3, r3, #3
 800063c:	b29b      	uxth	r3, r3
 800063e:	461a      	mov	r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3208      	adds	r2, #8
 8000644:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000648:	887b      	ldrh	r3, [r7, #2]
 800064a:	f003 0307 	and.w	r3, r3, #7
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	210f      	movs	r1, #15
 8000652:	fa01 f303 	lsl.w	r3, r1, r3
 8000656:	43db      	mvns	r3, r3
 8000658:	ea02 0103 	and.w	r1, r2, r3
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f100 0208 	add.w	r2, r0, #8
 8000662:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000666:	887b      	ldrh	r3, [r7, #2]
 8000668:	08db      	lsrs	r3, r3, #3
 800066a:	b29b      	uxth	r3, r3
 800066c:	461a      	mov	r2, r3
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	3208      	adds	r2, #8
 8000672:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	4313      	orrs	r3, r2
 800067a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800067c:	887b      	ldrh	r3, [r7, #2]
 800067e:	08db      	lsrs	r3, r3, #3
 8000680:	b29b      	uxth	r3, r3
 8000682:	461a      	mov	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3208      	adds	r2, #8
 8000688:	68b9      	ldr	r1, [r7, #8]
 800068a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800068e:	bf00      	nop
 8000690:	3714      	adds	r7, #20
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
	...

0800069c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800069c:	b480      	push	{r7}
 800069e:	b089      	sub	sp, #36	; 0x24
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61bb      	str	r3, [r7, #24]
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
 80006ac:	2300      	movs	r3, #0
 80006ae:	61fb      	str	r3, [r7, #28]
 80006b0:	2302      	movs	r3, #2
 80006b2:	613b      	str	r3, [r7, #16]
 80006b4:	2300      	movs	r3, #0
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	2302      	movs	r3, #2
 80006ba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80006bc:	4b47      	ldr	r3, [pc, #284]	; (80007dc <RCC_GetClocksFreq+0x140>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	f003 030c 	and.w	r3, r3, #12
 80006c4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80006c6:	69bb      	ldr	r3, [r7, #24]
 80006c8:	2b04      	cmp	r3, #4
 80006ca:	d007      	beq.n	80006dc <RCC_GetClocksFreq+0x40>
 80006cc:	2b08      	cmp	r3, #8
 80006ce:	d009      	beq.n	80006e4 <RCC_GetClocksFreq+0x48>
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d13d      	bne.n	8000750 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	4a42      	ldr	r2, [pc, #264]	; (80007e0 <RCC_GetClocksFreq+0x144>)
 80006d8:	601a      	str	r2, [r3, #0]
      break;
 80006da:	e03d      	b.n	8000758 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a41      	ldr	r2, [pc, #260]	; (80007e4 <RCC_GetClocksFreq+0x148>)
 80006e0:	601a      	str	r2, [r3, #0]
      break;
 80006e2:	e039      	b.n	8000758 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80006e4:	4b3d      	ldr	r3, [pc, #244]	; (80007dc <RCC_GetClocksFreq+0x140>)
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	0d9b      	lsrs	r3, r3, #22
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80006f0:	4b3a      	ldr	r3, [pc, #232]	; (80007dc <RCC_GetClocksFreq+0x140>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006f8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d00c      	beq.n	800071a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000700:	4a38      	ldr	r2, [pc, #224]	; (80007e4 <RCC_GetClocksFreq+0x148>)
 8000702:	68bb      	ldr	r3, [r7, #8]
 8000704:	fbb2 f3f3 	udiv	r3, r2, r3
 8000708:	4a34      	ldr	r2, [pc, #208]	; (80007dc <RCC_GetClocksFreq+0x140>)
 800070a:	6852      	ldr	r2, [r2, #4]
 800070c:	0992      	lsrs	r2, r2, #6
 800070e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000712:	fb02 f303 	mul.w	r3, r2, r3
 8000716:	61fb      	str	r3, [r7, #28]
 8000718:	e00b      	b.n	8000732 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800071a:	4a31      	ldr	r2, [pc, #196]	; (80007e0 <RCC_GetClocksFreq+0x144>)
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000722:	4a2e      	ldr	r2, [pc, #184]	; (80007dc <RCC_GetClocksFreq+0x140>)
 8000724:	6852      	ldr	r2, [r2, #4]
 8000726:	0992      	lsrs	r2, r2, #6
 8000728:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800072c:	fb02 f303 	mul.w	r3, r2, r3
 8000730:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000732:	4b2a      	ldr	r3, [pc, #168]	; (80007dc <RCC_GetClocksFreq+0x140>)
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	0c1b      	lsrs	r3, r3, #16
 8000738:	f003 0303 	and.w	r3, r3, #3
 800073c:	3301      	adds	r3, #1
 800073e:	005b      	lsls	r3, r3, #1
 8000740:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000742:	69fa      	ldr	r2, [r7, #28]
 8000744:	693b      	ldr	r3, [r7, #16]
 8000746:	fbb2 f2f3 	udiv	r2, r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	601a      	str	r2, [r3, #0]
      break;
 800074e:	e003      	b.n	8000758 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4a23      	ldr	r2, [pc, #140]	; (80007e0 <RCC_GetClocksFreq+0x144>)
 8000754:	601a      	str	r2, [r3, #0]
      break;
 8000756:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000758:	4b20      	ldr	r3, [pc, #128]	; (80007dc <RCC_GetClocksFreq+0x140>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000760:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000762:	69bb      	ldr	r3, [r7, #24]
 8000764:	091b      	lsrs	r3, r3, #4
 8000766:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000768:	4a1f      	ldr	r2, [pc, #124]	; (80007e8 <RCC_GetClocksFreq+0x14c>)
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	4413      	add	r3, r2
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	b2db      	uxtb	r3, r3
 8000772:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	40da      	lsrs	r2, r3
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000780:	4b16      	ldr	r3, [pc, #88]	; (80007dc <RCC_GetClocksFreq+0x140>)
 8000782:	689b      	ldr	r3, [r3, #8]
 8000784:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000788:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800078a:	69bb      	ldr	r3, [r7, #24]
 800078c:	0a9b      	lsrs	r3, r3, #10
 800078e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000790:	4a15      	ldr	r2, [pc, #84]	; (80007e8 <RCC_GetClocksFreq+0x14c>)
 8000792:	69bb      	ldr	r3, [r7, #24]
 8000794:	4413      	add	r3, r2
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	685a      	ldr	r2, [r3, #4]
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	40da      	lsrs	r2, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <RCC_GetClocksFreq+0x140>)
 80007aa:	689b      	ldr	r3, [r3, #8]
 80007ac:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80007b0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80007b2:	69bb      	ldr	r3, [r7, #24]
 80007b4:	0b5b      	lsrs	r3, r3, #13
 80007b6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80007b8:	4a0b      	ldr	r2, [pc, #44]	; (80007e8 <RCC_GetClocksFreq+0x14c>)
 80007ba:	69bb      	ldr	r3, [r7, #24]
 80007bc:	4413      	add	r3, r2
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	685a      	ldr	r2, [r3, #4]
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	40da      	lsrs	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	60da      	str	r2, [r3, #12]
}
 80007d0:	bf00      	nop
 80007d2:	3724      	adds	r7, #36	; 0x24
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	40023800 	.word	0x40023800
 80007e0:	00f42400 	.word	0x00f42400
 80007e4:	007a1200 	.word	0x007a1200
 80007e8:	20000000 	.word	0x20000000

080007ec <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	460b      	mov	r3, r1
 80007f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007f8:	78fb      	ldrb	r3, [r7, #3]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d006      	beq.n	800080c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007fe:	490a      	ldr	r1, [pc, #40]	; (8000828 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000800:	4b09      	ldr	r3, [pc, #36]	; (8000828 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4313      	orrs	r3, r2
 8000808:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800080a:	e006      	b.n	800081a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800080c:	4906      	ldr	r1, [pc, #24]	; (8000828 <RCC_AHB1PeriphClockCmd+0x3c>)
 800080e:	4b06      	ldr	r3, [pc, #24]	; (8000828 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000810:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	43db      	mvns	r3, r3
 8000816:	4013      	ands	r3, r2
 8000818:	630b      	str	r3, [r1, #48]	; 0x30
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	460b      	mov	r3, r1
 8000836:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000838:	78fb      	ldrb	r3, [r7, #3]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d006      	beq.n	800084c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800083e:	490a      	ldr	r1, [pc, #40]	; (8000868 <RCC_APB1PeriphClockCmd+0x3c>)
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <RCC_APB1PeriphClockCmd+0x3c>)
 8000842:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4313      	orrs	r3, r2
 8000848:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800084a:	e006      	b.n	800085a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800084c:	4906      	ldr	r1, [pc, #24]	; (8000868 <RCC_APB1PeriphClockCmd+0x3c>)
 800084e:	4b06      	ldr	r3, [pc, #24]	; (8000868 <RCC_APB1PeriphClockCmd+0x3c>)
 8000850:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	43db      	mvns	r3, r3
 8000856:	4013      	ands	r3, r2
 8000858:	640b      	str	r3, [r1, #64]	; 0x40
}
 800085a:	bf00      	nop
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800

0800086c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	887a      	ldrh	r2, [r7, #2]
 800087c:	819a      	strh	r2, [r3, #12]
}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800088a:	b480      	push	{r7}
 800088c:	b085      	sub	sp, #20
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]
 8000892:	460b      	mov	r3, r1
 8000894:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000896:	2300      	movs	r3, #0
 8000898:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	891b      	ldrh	r3, [r3, #8]
 800089e:	b29a      	uxth	r2, r3
 80008a0:	887b      	ldrh	r3, [r7, #2]
 80008a2:	4013      	ands	r3, r2
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d002      	beq.n	80008b0 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80008aa:	2301      	movs	r3, #1
 80008ac:	73fb      	strb	r3, [r7, #15]
 80008ae:	e001      	b.n	80008b4 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80008b0:	2300      	movs	r3, #0
 80008b2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
	...

080008c4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	881b      	ldrh	r3, [r3, #0]
 80008d6:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a29      	ldr	r2, [pc, #164]	; (8000980 <TIM_TimeBaseInit+0xbc>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d013      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a28      	ldr	r2, [pc, #160]	; (8000984 <TIM_TimeBaseInit+0xc0>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d00f      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008ee:	d00b      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4a25      	ldr	r2, [pc, #148]	; (8000988 <TIM_TimeBaseInit+0xc4>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d007      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	4a24      	ldr	r2, [pc, #144]	; (800098c <TIM_TimeBaseInit+0xc8>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d003      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4a23      	ldr	r2, [pc, #140]	; (8000990 <TIM_TimeBaseInit+0xcc>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d108      	bne.n	800091a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000908:	89fb      	ldrh	r3, [r7, #14]
 800090a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800090e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	885a      	ldrh	r2, [r3, #2]
 8000914:	89fb      	ldrh	r3, [r7, #14]
 8000916:	4313      	orrs	r3, r2
 8000918:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4a1d      	ldr	r2, [pc, #116]	; (8000994 <TIM_TimeBaseInit+0xd0>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d00c      	beq.n	800093c <TIM_TimeBaseInit+0x78>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4a1c      	ldr	r2, [pc, #112]	; (8000998 <TIM_TimeBaseInit+0xd4>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d008      	beq.n	800093c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800092a:	89fb      	ldrh	r3, [r7, #14]
 800092c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000930:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	891a      	ldrh	r2, [r3, #8]
 8000936:	89fb      	ldrh	r3, [r7, #14]
 8000938:	4313      	orrs	r3, r2
 800093a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	89fa      	ldrh	r2, [r7, #14]
 8000940:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	881a      	ldrh	r2, [r3, #0]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a0a      	ldr	r2, [pc, #40]	; (8000980 <TIM_TimeBaseInit+0xbc>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d003      	beq.n	8000962 <TIM_TimeBaseInit+0x9e>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a09      	ldr	r2, [pc, #36]	; (8000984 <TIM_TimeBaseInit+0xc0>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d104      	bne.n	800096c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	7a9b      	ldrb	r3, [r3, #10]
 8000966:	b29a      	uxth	r2, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2201      	movs	r2, #1
 8000970:	829a      	strh	r2, [r3, #20]
}
 8000972:	bf00      	nop
 8000974:	3714      	adds	r7, #20
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40010000 	.word	0x40010000
 8000984:	40010400 	.word	0x40010400
 8000988:	40000400 	.word	0x40000400
 800098c:	40000800 	.word	0x40000800
 8000990:	40000c00 	.word	0x40000c00
 8000994:	40001000 	.word	0x40001000
 8000998:	40001400 	.word	0x40001400

0800099c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009a8:	78fb      	ldrb	r3, [r7, #3]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d008      	beq.n	80009c0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80009be:	e007      	b.n	80009d0 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	f023 0301 	bic.w	r3, r3, #1
 80009ca:	b29a      	uxth	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	801a      	strh	r2, [r3, #0]
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08a      	sub	sp, #40	; 0x28
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80009e6:	2300      	movs	r3, #0
 80009e8:	627b      	str	r3, [r7, #36]	; 0x24
 80009ea:	2300      	movs	r3, #0
 80009ec:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80009f2:	2300      	movs	r3, #0
 80009f4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	8a1b      	ldrh	r3, [r3, #16]
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80009fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a00:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a04:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	88db      	ldrh	r3, [r3, #6]
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	899b      	ldrh	r3, [r3, #12]
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a24:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a28:	f023 030c 	bic.w	r3, r3, #12
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	889a      	ldrh	r2, [r3, #4]
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	891b      	ldrh	r3, [r3, #8]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	461a      	mov	r2, r3
 8000a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a46:	4313      	orrs	r3, r2
 8000a48:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	8a9b      	ldrh	r3, [r3, #20]
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	899b      	ldrh	r3, [r3, #12]
 8000a66:	461a      	mov	r2, r3
 8000a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fe0e 	bl	800069c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4a30      	ldr	r2, [pc, #192]	; (8000b44 <USART_Init+0x168>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d003      	beq.n	8000a90 <USART_Init+0xb4>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	4a2f      	ldr	r2, [pc, #188]	; (8000b48 <USART_Init+0x16c>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d102      	bne.n	8000a96 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	623b      	str	r3, [r7, #32]
 8000a94:	e001      	b.n	8000a9a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	899b      	ldrh	r3, [r3, #12]
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	b21b      	sxth	r3, r3
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	da0c      	bge.n	8000ac0 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000aa6:	6a3a      	ldr	r2, [r7, #32]
 8000aa8:	4613      	mov	r3, r2
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	4413      	add	r3, r2
 8000aae:	009a      	lsls	r2, r3, #2
 8000ab0:	441a      	add	r2, r3
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000abc:	61fb      	str	r3, [r7, #28]
 8000abe:	e00b      	b.n	8000ad8 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000ac0:	6a3a      	ldr	r2, [r7, #32]
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	4413      	add	r3, r2
 8000ac8:	009a      	lsls	r2, r3, #2
 8000aca:	441a      	add	r2, r3
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ad6:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	4a1c      	ldr	r2, [pc, #112]	; (8000b4c <USART_Init+0x170>)
 8000adc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ae0:	095b      	lsrs	r3, r3, #5
 8000ae2:	011b      	lsls	r3, r3, #4
 8000ae4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae8:	091b      	lsrs	r3, r3, #4
 8000aea:	2264      	movs	r2, #100	; 0x64
 8000aec:	fb02 f303 	mul.w	r3, r2, r3
 8000af0:	69fa      	ldr	r2, [r7, #28]
 8000af2:	1ad3      	subs	r3, r2, r3
 8000af4:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	899b      	ldrh	r3, [r3, #12]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	b21b      	sxth	r3, r3
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	da0c      	bge.n	8000b1c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b02:	69bb      	ldr	r3, [r7, #24]
 8000b04:	00db      	lsls	r3, r3, #3
 8000b06:	3332      	adds	r3, #50	; 0x32
 8000b08:	4a10      	ldr	r2, [pc, #64]	; (8000b4c <USART_Init+0x170>)
 8000b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b0e:	095b      	lsrs	r3, r3, #5
 8000b10:	f003 0307 	and.w	r3, r3, #7
 8000b14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b16:	4313      	orrs	r3, r2
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
 8000b1a:	e00b      	b.n	8000b34 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000b1c:	69bb      	ldr	r3, [r7, #24]
 8000b1e:	011b      	lsls	r3, r3, #4
 8000b20:	3332      	adds	r3, #50	; 0x32
 8000b22:	4a0a      	ldr	r2, [pc, #40]	; (8000b4c <USART_Init+0x170>)
 8000b24:	fba2 2303 	umull	r2, r3, r2, r3
 8000b28:	095b      	lsrs	r3, r3, #5
 8000b2a:	f003 030f 	and.w	r3, r3, #15
 8000b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b30:	4313      	orrs	r3, r2
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	811a      	strh	r2, [r3, #8]
}
 8000b3c:	bf00      	nop
 8000b3e:	3728      	adds	r7, #40	; 0x28
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40011000 	.word	0x40011000
 8000b48:	40011400 	.word	0x40011400
 8000b4c:	51eb851f 	.word	0x51eb851f

08000b50 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000b5c:	78fb      	ldrb	r3, [r7, #3]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d008      	beq.n	8000b74 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	899b      	ldrh	r3, [r3, #12]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b6c:	b29a      	uxth	r2, r3
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000b72:	e007      	b.n	8000b84 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	899b      	ldrh	r3, [r3, #12]
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b7e:	b29a      	uxth	r2, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	819a      	strh	r2, [r3, #12]
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	889b      	ldrh	r3, [r3, #4]
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ba2:	b29b      	uxth	r3, r3
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b087      	sub	sp, #28
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	807b      	strh	r3, [r7, #2]
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	2300      	movs	r3, #0
 8000bca:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000bd4:	887b      	ldrh	r3, [r7, #2]
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	095b      	lsrs	r3, r3, #5
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000bde:	887b      	ldrh	r3, [r7, #2]
 8000be0:	f003 031f 	and.w	r3, r3, #31
 8000be4:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000be6:	2201      	movs	r2, #1
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d103      	bne.n	8000bfe <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	330c      	adds	r3, #12
 8000bfa:	617b      	str	r3, [r7, #20]
 8000bfc:	e009      	b.n	8000c12 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d103      	bne.n	8000c0c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	3310      	adds	r3, #16
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	e002      	b.n	8000c12 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	3314      	adds	r3, #20
 8000c10:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000c12:	787b      	ldrb	r3, [r7, #1]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d006      	beq.n	8000c26 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	697a      	ldr	r2, [r7, #20]
 8000c1c:	6811      	ldr	r1, [r2, #0]
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	430a      	orrs	r2, r1
 8000c22:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000c24:	e006      	b.n	8000c34 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	697a      	ldr	r2, [r7, #20]
 8000c2a:	6811      	ldr	r1, [r2, #0]
 8000c2c:	68ba      	ldr	r2, [r7, #8]
 8000c2e:	43d2      	mvns	r2, r2
 8000c30:	400a      	ands	r2, r1
 8000c32:	601a      	str	r2, [r3, #0]
}
 8000c34:	bf00      	nop
 8000c36:	371c      	adds	r7, #28
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b087      	sub	sp, #28
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
 8000c54:	2300      	movs	r3, #0
 8000c56:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000c5c:	887b      	ldrh	r3, [r7, #2]
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	095b      	lsrs	r3, r3, #5
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000c66:	887b      	ldrh	r3, [r7, #2]
 8000c68:	f003 031f 	and.w	r3, r3, #31
 8000c6c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000c6e:	2201      	movs	r2, #1
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	fa02 f303 	lsl.w	r3, r2, r3
 8000c76:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d107      	bne.n	8000c8e <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	899b      	ldrh	r3, [r3, #12]
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	461a      	mov	r2, r3
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	617b      	str	r3, [r7, #20]
 8000c8c:	e011      	b.n	8000cb2 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	2b02      	cmp	r3, #2
 8000c92:	d107      	bne.n	8000ca4 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	8a1b      	ldrh	r3, [r3, #16]
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	e006      	b.n	8000cb2 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	8a9b      	ldrh	r3, [r3, #20]
 8000ca8:	b29b      	uxth	r3, r3
 8000caa:	461a      	mov	r2, r3
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000cb2:	887b      	ldrh	r3, [r7, #2]
 8000cb4:	0a1b      	lsrs	r3, r3, #8
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000cba:	2201      	movs	r2, #1
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	881b      	ldrh	r3, [r3, #0]
 8000cc8:	b29b      	uxth	r3, r3
 8000cca:	461a      	mov	r2, r3
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d005      	beq.n	8000ce4 <USART_GetITStatus+0xa4>
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d002      	beq.n	8000ce4 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	74fb      	strb	r3, [r7, #19]
 8000ce2:	e001      	b.n	8000ce8 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000ce8:	7cfb      	ldrb	r3, [r7, #19]
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	371c      	adds	r7, #28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b085      	sub	sp, #20
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
 8000cfe:	460b      	mov	r3, r1
 8000d00:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000d02:	2300      	movs	r3, #0
 8000d04:	81fb      	strh	r3, [r7, #14]
 8000d06:	2300      	movs	r3, #0
 8000d08:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8000d0a:	887b      	ldrh	r3, [r7, #2]
 8000d0c:	0a1b      	lsrs	r3, r3, #8
 8000d0e:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000d10:	89fb      	ldrh	r3, [r7, #14]
 8000d12:	2201      	movs	r2, #1
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8000d1a:	89bb      	ldrh	r3, [r7, #12]
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	801a      	strh	r2, [r3, #0]
}
 8000d24:	bf00      	nop
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000d34:	4b38      	ldr	r3, [pc, #224]	; (8000e18 <Audio_MAL_IRQHandler+0xe8>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b38      	ldr	r3, [pc, #224]	; (8000e1c <Audio_MAL_IRQHandler+0xec>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4610      	mov	r0, r2
 8000d40:	f7ff fb4c 	bl	80003dc <DMA_GetFlagStatus>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d064      	beq.n	8000e14 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000d4a:	4b35      	ldr	r3, [pc, #212]	; (8000e20 <Audio_MAL_IRQHandler+0xf0>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d04c      	beq.n	8000dec <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000d52:	bf00      	nop
 8000d54:	4b30      	ldr	r3, [pc, #192]	; (8000e18 <Audio_MAL_IRQHandler+0xe8>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff fb27 	bl	80003ac <DMA_GetCmdStatus>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d1f7      	bne.n	8000d54 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000d64:	4b2c      	ldr	r3, [pc, #176]	; (8000e18 <Audio_MAL_IRQHandler+0xe8>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4b2c      	ldr	r3, [pc, #176]	; (8000e1c <Audio_MAL_IRQHandler+0xec>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4610      	mov	r0, r2
 8000d70:	f7ff fb70 	bl	8000454 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000d74:	4b2b      	ldr	r3, [pc, #172]	; (8000e24 <Audio_MAL_IRQHandler+0xf4>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4b2b      	ldr	r3, [pc, #172]	; (8000e28 <Audio_MAL_IRQHandler+0xf8>)
 8000d7c:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000d7e:	4b28      	ldr	r3, [pc, #160]	; (8000e20 <Audio_MAL_IRQHandler+0xf0>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d86:	4293      	cmp	r3, r2
 8000d88:	bf28      	it	cs
 8000d8a:	4613      	movcs	r3, r2
 8000d8c:	4a26      	ldr	r2, [pc, #152]	; (8000e28 <Audio_MAL_IRQHandler+0xf8>)
 8000d8e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000d90:	4b21      	ldr	r3, [pc, #132]	; (8000e18 <Audio_MAL_IRQHandler+0xe8>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4924      	ldr	r1, [pc, #144]	; (8000e28 <Audio_MAL_IRQHandler+0xf8>)
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff fa94 	bl	80002c4 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000d9c:	4b1e      	ldr	r3, [pc, #120]	; (8000e18 <Audio_MAL_IRQHandler+0xe8>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2101      	movs	r1, #1
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fae6 	bl	8000374 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000da8:	4b1e      	ldr	r3, [pc, #120]	; (8000e24 <Audio_MAL_IRQHandler+0xf4>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4b1c      	ldr	r3, [pc, #112]	; (8000e20 <Audio_MAL_IRQHandler+0xf0>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000db4:	d203      	bcs.n	8000dbe <Audio_MAL_IRQHandler+0x8e>
 8000db6:	4b1a      	ldr	r3, [pc, #104]	; (8000e20 <Audio_MAL_IRQHandler+0xf0>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	e000      	b.n	8000dc0 <Audio_MAL_IRQHandler+0x90>
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	; (8000e2c <Audio_MAL_IRQHandler+0xfc>)
 8000dc0:	4413      	add	r3, r2
 8000dc2:	4a18      	ldr	r2, [pc, #96]	; (8000e24 <Audio_MAL_IRQHandler+0xf4>)
 8000dc4:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000dc6:	4b16      	ldr	r3, [pc, #88]	; (8000e20 <Audio_MAL_IRQHandler+0xf0>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	4b15      	ldr	r3, [pc, #84]	; (8000e20 <Audio_MAL_IRQHandler+0xf0>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	bf28      	it	cs
 8000dd6:	460b      	movcs	r3, r1
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	4a11      	ldr	r2, [pc, #68]	; (8000e20 <Audio_MAL_IRQHandler+0xf0>)
 8000ddc:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000dde:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <Audio_MAL_IRQHandler+0xe8>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2101      	movs	r1, #1
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fac5 	bl	8000374 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000dea:	e013      	b.n	8000e14 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000dec:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <Audio_MAL_IRQHandler+0xe8>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff fabe 	bl	8000374 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000df8:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <Audio_MAL_IRQHandler+0xe8>)
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <Audio_MAL_IRQHandler+0xec>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4619      	mov	r1, r3
 8000e02:	4610      	mov	r0, r2
 8000e04:	f7ff fb26 	bl	8000454 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000e08:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <Audio_MAL_IRQHandler+0xf4>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 f894 	bl	8000f3c <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000018 	.word	0x20000018
 8000e1c:	2000001c 	.word	0x2000001c
 8000e20:	20000010 	.word	0x20000010
 8000e24:	20000084 	.word	0x20000084
 8000e28:	200000c4 	.word	0x200000c4
 8000e2c:	0001fffe 	.word	0x0001fffe

08000e30 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000e34:	f7ff ff7c 	bl	8000d30 <Audio_MAL_IRQHandler>
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000e40:	f7ff ff76 	bl	8000d30 <Audio_MAL_IRQHandler>
}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000e4c:	2102      	movs	r1, #2
 8000e4e:	480d      	ldr	r0, [pc, #52]	; (8000e84 <SPI3_IRQHandler+0x3c>)
 8000e50:	f7ff fd1b 	bl	800088a <SPI_I2S_GetFlagStatus>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d011      	beq.n	8000e7e <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <SPI3_IRQHandler+0x40>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d106      	bne.n	8000e70 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000e62:	f000 f876 	bl	8000f52 <EVAL_AUDIO_GetSampleCallBack>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4619      	mov	r1, r3
 8000e6a:	2004      	movs	r0, #4
 8000e6c:	f7ff fa0e 	bl	800028c <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000e70:	f000 f86f 	bl	8000f52 <EVAL_AUDIO_GetSampleCallBack>
 8000e74:	4603      	mov	r3, r0
 8000e76:	4619      	mov	r1, r3
 8000e78:	4802      	ldr	r0, [pc, #8]	; (8000e84 <SPI3_IRQHandler+0x3c>)
 8000e7a:	f7ff fcf7 	bl	800086c <SPI_I2S_SendData>
  }
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40003c00 	.word	0x40003c00
 8000e88:	20000014 	.word	0x20000014

08000e8c <init_LCD>:

#include "LCD.h"

void init_LCD(void){
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	  TM_DELAY_Init();
 8000e90:	f000 fd68 	bl	8001964 <TM_DELAY_Init>
	  TM_HD44780_Init(16,2);
 8000e94:	2102      	movs	r1, #2
 8000e96:	2010      	movs	r0, #16
 8000e98:	f000 fe8c 	bl	8001bb4 <TM_HD44780_Init>

}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <Ecriture_temps>:

void Ecriture_temps(unsigned int temps){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]

	char buffer[5];
	Convertir_str(buffer,temps);
 8000ea8:	f107 0308 	add.w	r3, r7, #8
 8000eac:	6879      	ldr	r1, [r7, #4]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f858 	bl	8000f64 <Convertir_str>
	TM_HD44780_Puts(6,0,buffer);
 8000eb4:	f107 0308 	add.w	r3, r7, #8
 8000eb8:	461a      	mov	r2, r3
 8000eba:	2100      	movs	r1, #0
 8000ebc:	2006      	movs	r0, #6
 8000ebe:	f000 feed 	bl	8001c9c <TM_HD44780_Puts>

}
 8000ec2:	bf00      	nop
 8000ec4:	3710      	adds	r7, #16
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <init_LED>:
 *      Author: Flix-Antoine Demers
 */

#include "LED.h"

void init_LED(void){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	2008      	movs	r0, #8
 8000ed4:	f7ff fc8a 	bl	80007ec <RCC_AHB1PeriphClockCmd>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000ed8:	4b0a      	ldr	r3, [pc, #40]	; (8000f04 <init_LED+0x38>)
 8000eda:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ede:	601a      	str	r2, [r3, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000ee0:	4b08      	ldr	r3, [pc, #32]	; (8000f04 <init_LED+0x38>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	711a      	strb	r2, [r3, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000ee6:	4b07      	ldr	r3, [pc, #28]	; (8000f04 <init_LED+0x38>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	719a      	strb	r2, [r3, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000eec:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <init_LED+0x38>)
 8000eee:	2203      	movs	r2, #3
 8000ef0:	715a      	strb	r2, [r3, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ef2:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <init_LED+0x38>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	71da      	strb	r2, [r3, #7]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000ef8:	4902      	ldr	r1, [pc, #8]	; (8000f04 <init_LED+0x38>)
 8000efa:	4803      	ldr	r0, [pc, #12]	; (8000f08 <init_LED+0x3c>)
 8000efc:	f7ff fad8 	bl	80004b0 <GPIO_Init>

}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000130 	.word	0x20000130
 8000f08:	40020c00 	.word	0x40020c00

08000f0c <LED_ON>:

void LED_ON(void){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
    GPIO_SetBits(GPIOD, GPIO_Pin_12);
 8000f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f14:	4802      	ldr	r0, [pc, #8]	; (8000f20 <LED_ON+0x14>)
 8000f16:	f7ff fb59 	bl	80005cc <GPIO_SetBits>
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40020c00 	.word	0x40020c00

08000f24 <LED_OFF>:

void LED_OFF(void){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	 GPIO_ResetBits(GPIOD, GPIO_Pin_12);
 8000f28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f2c:	4802      	ldr	r0, [pc, #8]	; (8000f38 <LED_OFF+0x14>)
 8000f2e:	f7ff fb5c 	bl	80005ea <GPIO_ResetBits>
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40020c00 	.word	0x40020c00

08000f3c <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8000f46:	bf00      	nop
}
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 8000f52:	b480      	push	{r7}
 8000f54:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return;
 8000f56:	bf00      	nop
 8000f58:	bf00      	nop
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <Convertir_str>:

#include "Temps.h"

void Convertir_str(char* buffer, unsigned int temps){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
	sprintf(buffer,"%d",temps);
 8000f6e:	683a      	ldr	r2, [r7, #0]
 8000f70:	4903      	ldr	r1, [pc, #12]	; (8000f80 <Convertir_str+0x1c>)
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f000 fc1c 	bl	80017b0 <sprintf>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	08002000 	.word	0x08002000

08000f84 <Decremente_Global>:

void Decremente_Global(void){
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
	if(TimingGlobal == 0){
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <Decremente_Global+0x34>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d109      	bne.n	8000fa4 <Decremente_Global+0x20>
		temps_ecoule++; /*si une seconde ecoule en interruption, alors une seconde ajoutee*/
 8000f90:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <Decremente_Global+0x38>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	3301      	adds	r3, #1
 8000f96:	4a09      	ldr	r2, [pc, #36]	; (8000fbc <Decremente_Global+0x38>)
 8000f98:	6013      	str	r3, [r2, #0]
	    TimingGlobal = 1000;
 8000f9a:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <Decremente_Global+0x34>)
 8000f9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fa0:	601a      	str	r2, [r3, #0]
	}                        /*on remet le TimingGlobal a 1000 pour compter une nouvelle seconde*/

     else{
		TimingGlobal--;       /*Si une seconde ne s'est pas ecoulee, alors un decremente*/
     }
}
 8000fa2:	e004      	b.n	8000fae <Decremente_Global+0x2a>
		TimingGlobal--;       /*Si une seconde ne s'est pas ecoulee, alors un decremente*/
 8000fa4:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <Decremente_Global+0x34>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	4a03      	ldr	r2, [pc, #12]	; (8000fb8 <Decremente_Global+0x34>)
 8000fac:	6013      	str	r3, [r2, #0]
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	20000138 	.word	0x20000138
 8000fbc:	20000114 	.word	0x20000114

08000fc0 <TM_DELAY_1msHandler>:


void TM_DELAY_1msHandler(void){
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
    Decremente_Global();
 8000fc4:	f7ff ffde 	bl	8000f84 <Decremente_Global>
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <TIM2_INIT>:
	/*time_wait = nombre_microseconde_DAttente;
	while(time_wait > counter);
	counter = 0; /*reset*/
}

void TIM2_INIT(void){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	2001      	movs	r0, #1
 8000fd4:	f7ff fc2a 	bl	800082c <RCC_APB1PeriphClockCmd>
	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 100 - 1; // 1 MHz down to 10 KHz (0.1 ms)
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <TIM2_INIT+0x3c>)
 8000fda:	2263      	movs	r2, #99	; 0x63
 8000fdc:	605a      	str	r2, [r3, #4]
	TIM_TimeBaseStructure.TIM_Prescaler = 84 - 1; // Down to 1 MHz (adjust per your clock)
 8000fde:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <TIM2_INIT+0x3c>)
 8000fe0:	2253      	movs	r2, #83	; 0x53
 8000fe2:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <TIM2_INIT+0x3c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000fea:	4b07      	ldr	r3, [pc, #28]	; (8001008 <TIM2_INIT+0x3c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000ff0:	4905      	ldr	r1, [pc, #20]	; (8001008 <TIM2_INIT+0x3c>)
 8000ff2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ff6:	f7ff fc65 	bl	80008c4 <TIM_TimeBaseInit>
	/* TIM2 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001000:	f7ff fccc 	bl	800099c <TIM_Cmd>
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000104 	.word	0x20000104

0800100c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
	counter++;
 8001010:	4b04      	ldr	r3, [pc, #16]	; (8001024 <TIM2_IRQHandler+0x18>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	4a03      	ldr	r2, [pc, #12]	; (8001024 <TIM2_IRQHandler+0x18>)
 8001018:	6013      	str	r3, [r2, #0]
}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	2000011c 	.word	0x2000011c

08001028 <Delay>:
 * @param  Delays for specific amount of microseconds
 * @param  micros: Time in microseconds for delay
 * @retval None
 * @note   Declared as static inline
 */
static __INLINE void Delay(uint32_t micros) {
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	} while (--micros);
#else
	uint32_t amicros;

	/* Multiply micro seconds */
	amicros = (micros) * (mult);
 8001030:	4b10      	ldr	r3, [pc, #64]	; (8001074 <Delay+0x4c>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	fb02 f303 	mul.w	r3, r2, r3
 800103a:	60fb      	str	r3, [r7, #12]

	#ifdef __GNUC__
		if (SystemCoreClock == 180000000 || SystemCoreClock == 100000000) {
 800103c:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <Delay+0x50>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a0e      	ldr	r2, [pc, #56]	; (800107c <Delay+0x54>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d004      	beq.n	8001050 <Delay+0x28>
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <Delay+0x50>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a0d      	ldr	r2, [pc, #52]	; (8001080 <Delay+0x58>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d104      	bne.n	800105a <Delay+0x32>
			amicros -= mult;
 8001050:	4b08      	ldr	r3, [pc, #32]	; (8001074 <Delay+0x4c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	60fb      	str	r3, [r7, #12]
	#if defined(STM32F411xE)
	amicros += mult;
	#endif

	/* While loop */
	while (amicros--);
 800105a:	bf00      	nop
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	1e5a      	subs	r2, r3, #1
 8001060:	60fa      	str	r2, [r7, #12]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1fa      	bne.n	800105c <Delay+0x34>
#endif /* TM_DELAY_TIM */
}
 8001066:	bf00      	nop
 8001068:	3714      	adds	r7, #20
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000154 	.word	0x20000154
 8001078:	20000020 	.word	0x20000020
 800107c:	0aba9500 	.word	0x0aba9500
 8001080:	05f5e100 	.word	0x05f5e100

08001084 <INIT_UART>:

/* Includes ------------------------------------------------------------------*/
#include "UART.h"

/*Routine d'initialisation du module UART du microcontroleur*/
void INIT_UART(void){
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0

    /*initalisation des proprietes du module*/
	UART_InitStructure.USART_BaudRate = 19200;
 8001088:	4b32      	ldr	r3, [pc, #200]	; (8001154 <INIT_UART+0xd0>)
 800108a:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800108e:	601a      	str	r2, [r3, #0]
	UART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001090:	4b30      	ldr	r3, [pc, #192]	; (8001154 <INIT_UART+0xd0>)
 8001092:	2200      	movs	r2, #0
 8001094:	809a      	strh	r2, [r3, #4]
	UART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001096:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <INIT_UART+0xd0>)
 8001098:	2200      	movs	r2, #0
 800109a:	80da      	strh	r2, [r3, #6]
	UART_InitStructure.USART_Parity = USART_Parity_Even;
 800109c:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <INIT_UART+0xd0>)
 800109e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010a2:	811a      	strh	r2, [r3, #8]
	UART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80010a4:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <INIT_UART+0xd0>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	819a      	strh	r2, [r3, #12]
	UART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80010aa:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <INIT_UART+0xd0>)
 80010ac:	220c      	movs	r2, #12
 80010ae:	815a      	strh	r2, [r3, #10]

	/*initalisation des GPIO*/
	//RCC_AHB1PeriphClockCmd(UART4_TX_PIN | UART4_RX_PIN, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80010b0:	2101      	movs	r1, #1
 80010b2:	2004      	movs	r0, #4
 80010b4:	f7ff fb9a 	bl	80007ec <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
 80010b8:	2101      	movs	r1, #1
 80010ba:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80010be:	f7ff fbb5 	bl	800082c <RCC_APB1PeriphClockCmd>

	/*pas sure c'est quoi*/
	GPIO_PinAFConfig(GPIOC,GPIO_PinSource10,GPIO_AF_UART4);
 80010c2:	2208      	movs	r2, #8
 80010c4:	210a      	movs	r1, #10
 80010c6:	4824      	ldr	r0, [pc, #144]	; (8001158 <INIT_UART+0xd4>)
 80010c8:	f7ff fa9e 	bl	8000608 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC,GPIO_PinSource11,GPIO_AF_UART4);
 80010cc:	2208      	movs	r2, #8
 80010ce:	210b      	movs	r1, #11
 80010d0:	4821      	ldr	r0, [pc, #132]	; (8001158 <INIT_UART+0xd4>)
 80010d2:	f7ff fa99 	bl	8000608 <GPIO_PinAFConfig>

	/*Configuration de TX*/
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80010d6:	4b21      	ldr	r3, [pc, #132]	; (800115c <INIT_UART+0xd8>)
 80010d8:	2200      	movs	r2, #0
 80010da:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80010dc:	4b1f      	ldr	r3, [pc, #124]	; (800115c <INIT_UART+0xd8>)
 80010de:	2201      	movs	r2, #1
 80010e0:	71da      	strb	r2, [r3, #7]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80010e2:	4b1e      	ldr	r3, [pc, #120]	; (800115c <INIT_UART+0xd8>)
 80010e4:	2202      	movs	r2, #2
 80010e6:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80010e8:	4b1c      	ldr	r3, [pc, #112]	; (800115c <INIT_UART+0xd8>)
 80010ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010ee:	601a      	str	r2, [r3, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80010f0:	4b1a      	ldr	r3, [pc, #104]	; (800115c <INIT_UART+0xd8>)
 80010f2:	2202      	movs	r2, #2
 80010f4:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOC,&GPIO_InitStructure);
 80010f6:	4919      	ldr	r1, [pc, #100]	; (800115c <INIT_UART+0xd8>)
 80010f8:	4817      	ldr	r0, [pc, #92]	; (8001158 <INIT_UART+0xd4>)
 80010fa:	f7ff f9d9 	bl	80004b0 <GPIO_Init>

	/*Configuration de RX*/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80010fe:	4b17      	ldr	r3, [pc, #92]	; (800115c <INIT_UART+0xd8>)
 8001100:	2202      	movs	r2, #2
 8001102:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8001104:	4b15      	ldr	r3, [pc, #84]	; (800115c <INIT_UART+0xd8>)
 8001106:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800110a:	601a      	str	r2, [r3, #0]
	GPIO_Init(GPIOC,&GPIO_InitStructure);
 800110c:	4913      	ldr	r1, [pc, #76]	; (800115c <INIT_UART+0xd8>)
 800110e:	4812      	ldr	r0, [pc, #72]	; (8001158 <INIT_UART+0xd4>)
 8001110:	f7ff f9ce 	bl	80004b0 <GPIO_Init>

	USART_Init(UART4, &UART_InitStructure);
 8001114:	490f      	ldr	r1, [pc, #60]	; (8001154 <INIT_UART+0xd0>)
 8001116:	4812      	ldr	r0, [pc, #72]	; (8001160 <INIT_UART+0xdc>)
 8001118:	f7ff fc60 	bl	80009dc <USART_Init>

	USART_ITConfig(UART4, USART_IT_RXNE, ENABLE);
 800111c:	2201      	movs	r2, #1
 800111e:	f240 5125 	movw	r1, #1317	; 0x525
 8001122:	480f      	ldr	r0, [pc, #60]	; (8001160 <INIT_UART+0xdc>)
 8001124:	f7ff fd44 	bl	8000bb0 <USART_ITConfig>
	NVIC_InitStruct.NVIC_IRQChannel = UART4_IRQn;
 8001128:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <INIT_UART+0xe0>)
 800112a:	2234      	movs	r2, #52	; 0x34
 800112c:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 800112e:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <INIT_UART+0xe0>)
 8001130:	2201      	movs	r2, #1
 8001132:	70da      	strb	r2, [r3, #3]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <INIT_UART+0xe0>)
 8001136:	2200      	movs	r2, #0
 8001138:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <INIT_UART+0xe0>)
 800113c:	2200      	movs	r2, #0
 800113e:	709a      	strb	r2, [r3, #2]
	NVIC_Init(&NVIC_InitStruct);
 8001140:	4808      	ldr	r0, [pc, #32]	; (8001164 <INIT_UART+0xe0>)
 8001142:	f7ff f841 	bl	80001c8 <NVIC_Init>
	USART_Cmd(UART4,ENABLE);
 8001146:	2101      	movs	r1, #1
 8001148:	4805      	ldr	r0, [pc, #20]	; (8001160 <INIT_UART+0xdc>)
 800114a:	f7ff fd01 	bl	8000b50 <USART_Cmd>
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000120 	.word	0x20000120
 8001158:	40020800 	.word	0x40020800
 800115c:	20000130 	.word	0x20000130
 8001160:	40004c00 	.word	0x40004c00
 8001164:	20000150 	.word	0x20000150

08001168 <Traducteur_Commandes>:


void Traducteur_Commandes(char commande, char parametre, char checksum){
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
 8001172:	460b      	mov	r3, r1
 8001174:	71bb      	strb	r3, [r7, #6]
 8001176:	4613      	mov	r3, r2
 8001178:	717b      	strb	r3, [r7, #5]

	switch(commande){
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	2b42      	cmp	r3, #66	; 0x42
 800117e:	d010      	beq.n	80011a2 <Traducteur_Commandes+0x3a>
 8001180:	2b43      	cmp	r3, #67	; 0x43
 8001182:	d01e      	beq.n	80011c2 <Traducteur_Commandes+0x5a>
 8001184:	2b41      	cmp	r3, #65	; 0x41
 8001186:	d000      	beq.n	800118a <Traducteur_Commandes+0x22>
			curseur++;
		}

		break;
    }
}
 8001188:	e03f      	b.n	800120a <Traducteur_Commandes+0xa2>
		if (parametre == 0x30){
 800118a:	79bb      	ldrb	r3, [r7, #6]
 800118c:	2b30      	cmp	r3, #48	; 0x30
 800118e:	d102      	bne.n	8001196 <Traducteur_Commandes+0x2e>
			LED_OFF();
 8001190:	f7ff fec8 	bl	8000f24 <LED_OFF>
		break;
 8001194:	e036      	b.n	8001204 <Traducteur_Commandes+0x9c>
		else if(parametre == 0x31){
 8001196:	79bb      	ldrb	r3, [r7, #6]
 8001198:	2b31      	cmp	r3, #49	; 0x31
 800119a:	d133      	bne.n	8001204 <Traducteur_Commandes+0x9c>
			LED_ON();
 800119c:	f7ff feb6 	bl	8000f0c <LED_ON>
		break;
 80011a0:	e030      	b.n	8001204 <Traducteur_Commandes+0x9c>
		TM_HD44780_Clear();
 80011a2:	f000 fd6f 	bl	8001c84 <TM_HD44780_Clear>
		TM_HD44780_Puts(0, 0,"FDFB");
 80011a6:	4a1b      	ldr	r2, [pc, #108]	; (8001214 <Traducteur_Commandes+0xac>)
 80011a8:	2100      	movs	r1, #0
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 fd76 	bl	8001c9c <TM_HD44780_Puts>
		Ecriture_temps(temps_ecoule);
 80011b0:	4b19      	ldr	r3, [pc, #100]	; (8001218 <Traducteur_Commandes+0xb0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff fe73 	bl	8000ea0 <Ecriture_temps>
		curseur = 0;
 80011ba:	4b18      	ldr	r3, [pc, #96]	; (800121c <Traducteur_Commandes+0xb4>)
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
		break;
 80011c0:	e023      	b.n	800120a <Traducteur_Commandes+0xa2>
		if (curseur < 16){ /*pas de depassement*/
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <Traducteur_Commandes+0xb4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2b0f      	cmp	r3, #15
 80011c8:	dc1e      	bgt.n	8001208 <Traducteur_Commandes+0xa0>
			TM_HD44780_Puts(curseur, 1, &parametre);
 80011ca:	4b14      	ldr	r3, [pc, #80]	; (800121c <Traducteur_Commandes+0xb4>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	1dba      	adds	r2, r7, #6
 80011d2:	2101      	movs	r1, #1
 80011d4:	4618      	mov	r0, r3
 80011d6:	f000 fd61 	bl	8001c9c <TM_HD44780_Puts>
			TM_HD44780_Puts(curseur + 1, 1, "      ");
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <Traducteur_Commandes+0xb4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	3301      	adds	r3, #1
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	4a0e      	ldr	r2, [pc, #56]	; (8001220 <Traducteur_Commandes+0xb8>)
 80011e6:	2101      	movs	r1, #1
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 fd57 	bl	8001c9c <TM_HD44780_Puts>
			TM_HD44780_Puts(0, 0,"FDFB");
 80011ee:	4a09      	ldr	r2, [pc, #36]	; (8001214 <Traducteur_Commandes+0xac>)
 80011f0:	2100      	movs	r1, #0
 80011f2:	2000      	movs	r0, #0
 80011f4:	f000 fd52 	bl	8001c9c <TM_HD44780_Puts>
			curseur++;
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <Traducteur_Commandes+0xb4>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	3301      	adds	r3, #1
 80011fe:	4a07      	ldr	r2, [pc, #28]	; (800121c <Traducteur_Commandes+0xb4>)
 8001200:	6013      	str	r3, [r2, #0]
		break;
 8001202:	e001      	b.n	8001208 <Traducteur_Commandes+0xa0>
		break;
 8001204:	bf00      	nop
 8001206:	e000      	b.n	800120a <Traducteur_Commandes+0xa2>
		break;
 8001208:	bf00      	nop
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	08002004 	.word	0x08002004
 8001218:	20000114 	.word	0x20000114
 800121c:	20000118 	.word	0x20000118
 8001220:	0800200c 	.word	0x0800200c

08001224 <ajout_data_buffer>:

void ajout_data_buffer(char* buffer, char octet){
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	70fb      	strb	r3, [r7, #3]

	if(ptr_ecriture ==  ptr_lecture){ /*etat initale*/
 8001230:	4b1c      	ldr	r3, [pc, #112]	; (80012a4 <ajout_data_buffer+0x80>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <ajout_data_buffer+0x84>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	429a      	cmp	r2, r3
 800123a:	d10c      	bne.n	8001256 <ajout_data_buffer+0x32>
		buffer[ptr_ecriture] = octet;
 800123c:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <ajout_data_buffer+0x80>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	78fa      	ldrb	r2, [r7, #3]
 8001248:	701a      	strb	r2, [r3, #0]
	    ptr_ecriture++;
 800124a:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <ajout_data_buffer+0x80>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	3301      	adds	r3, #1
 8001250:	4a14      	ldr	r2, [pc, #80]	; (80012a4 <ajout_data_buffer+0x80>)
 8001252:	6013      	str	r3, [r2, #0]
	else if(ptr_ecriture != ptr_lecture){ /*on n'ecrit pas sur une lecture en cours*/
		buffer[ptr_ecriture] = octet;
	    ptr_ecriture++;
	}

}
 8001254:	e020      	b.n	8001298 <ajout_data_buffer+0x74>
	else if (ptr_ecriture > size - 1){
 8001256:	4b13      	ldr	r3, [pc, #76]	; (80012a4 <ajout_data_buffer+0x80>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2b13      	cmp	r3, #19
 800125c:	dd0a      	ble.n	8001274 <ajout_data_buffer+0x50>
		ptr_ecriture = 0;
 800125e:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <ajout_data_buffer+0x80>)
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
		buffer[ptr_ecriture] = octet;
 8001264:	4b0f      	ldr	r3, [pc, #60]	; (80012a4 <ajout_data_buffer+0x80>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4413      	add	r3, r2
 800126e:	78fa      	ldrb	r2, [r7, #3]
 8001270:	701a      	strb	r2, [r3, #0]
}
 8001272:	e011      	b.n	8001298 <ajout_data_buffer+0x74>
	else if(ptr_ecriture != ptr_lecture){ /*on n'ecrit pas sur une lecture en cours*/
 8001274:	4b0b      	ldr	r3, [pc, #44]	; (80012a4 <ajout_data_buffer+0x80>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <ajout_data_buffer+0x84>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	429a      	cmp	r2, r3
 800127e:	d00b      	beq.n	8001298 <ajout_data_buffer+0x74>
		buffer[ptr_ecriture] = octet;
 8001280:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <ajout_data_buffer+0x80>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	461a      	mov	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	78fa      	ldrb	r2, [r7, #3]
 800128c:	701a      	strb	r2, [r3, #0]
	    ptr_ecriture++;
 800128e:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <ajout_data_buffer+0x80>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	4a03      	ldr	r2, [pc, #12]	; (80012a4 <ajout_data_buffer+0x80>)
 8001296:	6013      	str	r3, [r2, #0]
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	20000110 	.word	0x20000110
 80012a8:	20000100 	.word	0x20000100

080012ac <lecture_data_buffer>:

void lecture_data_buffer(char* buffer){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]

	while(ptr_lecture != ptr_ecriture){
 80012b4:	e02f      	b.n	8001316 <lecture_data_buffer+0x6a>
        char liste[3];

		for(int i = 0; i < 3; i++) {
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	e01a      	b.n	80012f2 <lecture_data_buffer+0x46>
			if(ptr_lecture > size - 1) {
 80012bc:	4b1b      	ldr	r3, [pc, #108]	; (800132c <lecture_data_buffer+0x80>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b13      	cmp	r3, #19
 80012c2:	dd02      	ble.n	80012ca <lecture_data_buffer+0x1e>
				ptr_lecture = 0;
 80012c4:	4b19      	ldr	r3, [pc, #100]	; (800132c <lecture_data_buffer+0x80>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
			}
			liste[i] = buffer[ptr_lecture];
 80012ca:	4b18      	ldr	r3, [pc, #96]	; (800132c <lecture_data_buffer+0x80>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	461a      	mov	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4413      	add	r3, r2
 80012d4:	7819      	ldrb	r1, [r3, #0]
 80012d6:	f107 0208 	add.w	r2, r7, #8
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	4413      	add	r3, r2
 80012de:	460a      	mov	r2, r1
 80012e0:	701a      	strb	r2, [r3, #0]
			ptr_lecture ++;
 80012e2:	4b12      	ldr	r3, [pc, #72]	; (800132c <lecture_data_buffer+0x80>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	3301      	adds	r3, #1
 80012e8:	4a10      	ldr	r2, [pc, #64]	; (800132c <lecture_data_buffer+0x80>)
 80012ea:	6013      	str	r3, [r2, #0]
		for(int i = 0; i < 3; i++) {
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3301      	adds	r3, #1
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	dde1      	ble.n	80012bc <lecture_data_buffer+0x10>
		}

		if((liste[0] + liste[1] + liste[2])%256 == 0){
 80012f8:	7a3b      	ldrb	r3, [r7, #8]
 80012fa:	461a      	mov	r2, r3
 80012fc:	7a7b      	ldrb	r3, [r7, #9]
 80012fe:	4413      	add	r3, r2
 8001300:	7aba      	ldrb	r2, [r7, #10]
 8001302:	4413      	add	r3, r2
 8001304:	b2db      	uxtb	r3, r3
 8001306:	2b00      	cmp	r3, #0
 8001308:	d105      	bne.n	8001316 <lecture_data_buffer+0x6a>
		Traducteur_Commandes(liste[0],liste[1],liste[2]);
 800130a:	7a3b      	ldrb	r3, [r7, #8]
 800130c:	7a79      	ldrb	r1, [r7, #9]
 800130e:	7aba      	ldrb	r2, [r7, #10]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff ff29 	bl	8001168 <Traducteur_Commandes>
	while(ptr_lecture != ptr_ecriture){
 8001316:	4b05      	ldr	r3, [pc, #20]	; (800132c <lecture_data_buffer+0x80>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <lecture_data_buffer+0x84>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	429a      	cmp	r2, r3
 8001320:	d1c9      	bne.n	80012b6 <lecture_data_buffer+0xa>
		}
	}
}
 8001322:	bf00      	nop
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000100 	.word	0x20000100
 8001330:	20000110 	.word	0x20000110

08001334 <UART4_IRQHandler>:

void UART4_IRQHandler(void){
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0

    if(USART_GetITStatus(UART4, USART_IT_RXNE) != RESET) /*effectue interrupt lorsque recoit*/
 8001338:	f240 5125 	movw	r1, #1317	; 0x525
 800133c:	480c      	ldr	r0, [pc, #48]	; (8001370 <UART4_IRQHandler+0x3c>)
 800133e:	f7ff fc7f 	bl	8000c40 <USART_GetITStatus>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00d      	beq.n	8001364 <UART4_IRQHandler+0x30>
    {

       USART_ClearITPendingBit(UART4, USART_IT_RXNE);
 8001348:	f240 5125 	movw	r1, #1317	; 0x525
 800134c:	4808      	ldr	r0, [pc, #32]	; (8001370 <UART4_IRQHandler+0x3c>)
 800134e:	f7ff fcd2 	bl	8000cf6 <USART_ClearITPendingBit>
       ajout_data_buffer( buffer_commandes , (char) USART_ReceiveData(UART4) ); /*ajoute data au tab*/
 8001352:	4807      	ldr	r0, [pc, #28]	; (8001370 <UART4_IRQHandler+0x3c>)
 8001354:	f7ff fc1c 	bl	8000b90 <USART_ReceiveData>
 8001358:	4603      	mov	r3, r0
 800135a:	b2db      	uxtb	r3, r3
 800135c:	4619      	mov	r1, r3
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <UART4_IRQHandler+0x40>)
 8001360:	f7ff ff60 	bl	8001224 <ajout_data_buffer>
    }
    Delay(200);
 8001364:	20c8      	movs	r0, #200	; 0xc8
 8001366:	f7ff fe5f 	bl	8001028 <Delay>
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40004c00 	.word	0x40004c00
 8001374:	2000013c 	.word	0x2000013c

08001378 <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"


int main(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /*initalisation des variables*/
  temps_ecoule = 0;
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <main+0x58>)
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
  TimingGlobal = 1000;
 8001382:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <main+0x5c>)
 8001384:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001388:	601a      	str	r2, [r3, #0]
  curseur = 0;
 800138a:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <main+0x60>)
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
  ptr_ecriture = 0;
 8001390:	4b12      	ldr	r3, [pc, #72]	; (80013dc <main+0x64>)
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
  ptr_lecture = 0;
 8001396:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <main+0x68>)
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
  counter = 0;
 800139c:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <main+0x6c>)
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]

  INIT_UART();     /*initalise les pins du module UART (ainsi que le module lui-meme*/
 80013a2:	f7ff fe6f 	bl	8001084 <INIT_UART>
  init_LCD();      /*initialise le lcd*/
 80013a6:	f7ff fd71 	bl	8000e8c <init_LCD>
  init_LED();      /*initalise la LED a interfacer*/
 80013aa:	f7ff fd8f 	bl	8000ecc <init_LED>
  TIM2_INIT();        /*initalise le TIM0*/
 80013ae:	f7ff fe0d 	bl	8000fcc <TIM2_INIT>
  TM_HD44780_Puts(0, 0,"FDFB");
 80013b2:	4a0d      	ldr	r2, [pc, #52]	; (80013e8 <main+0x70>)
 80013b4:	2100      	movs	r1, #0
 80013b6:	2000      	movs	r0, #0
 80013b8:	f000 fc70 	bl	8001c9c <TM_HD44780_Puts>

  while (1) {
	 Ecriture_temps(temps_ecoule);
 80013bc:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <main+0x58>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fd6d 	bl	8000ea0 <Ecriture_temps>
	 lecture_data_buffer(buffer_commandes);
 80013c6:	4809      	ldr	r0, [pc, #36]	; (80013ec <main+0x74>)
 80013c8:	f7ff ff70 	bl	80012ac <lecture_data_buffer>
	 Ecriture_temps(temps_ecoule);
 80013cc:	e7f6      	b.n	80013bc <main+0x44>
 80013ce:	bf00      	nop
 80013d0:	20000114 	.word	0x20000114
 80013d4:	20000138 	.word	0x20000138
 80013d8:	20000118 	.word	0x20000118
 80013dc:	20000110 	.word	0x20000110
 80013e0:	20000100 	.word	0x20000100
 80013e4:	2000011c 	.word	0x2000011c
 80013e8:	08002014 	.word	0x08002014
 80013ec:	2000013c 	.word	0x2000013c

080013f0 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80013f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80013f2:	e003      	b.n	80013fc <LoopCopyDataInit>

080013f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80013f4:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80013f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80013f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80013fa:	3104      	adds	r1, #4

080013fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80013fc:	480a      	ldr	r0, [pc, #40]	; (8001428 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80013fe:	4b0b      	ldr	r3, [pc, #44]	; (800142c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8001400:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001402:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001404:	d3f6      	bcc.n	80013f4 <CopyDataInit>
  ldr  r2, =_sbss
 8001406:	4a0a      	ldr	r2, [pc, #40]	; (8001430 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8001408:	e002      	b.n	8001410 <LoopFillZerobss>

0800140a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800140a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800140c:	f842 3b04 	str.w	r3, [r2], #4

08001410 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001410:	4b08      	ldr	r3, [pc, #32]	; (8001434 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8001412:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001414:	d3f9      	bcc.n	800140a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001416:	f000 f839 	bl	800148c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800141a:	f000 fdcd 	bl	8001fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800141e:	f7ff ffab 	bl	8001378 <main>
  bx  lr    
 8001422:	4770      	bx	lr
  ldr  r3, =_sidata
 8001424:	08002040 	.word	0x08002040
  ldr  r0, =_sdata
 8001428:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800142c:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 8001430:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 8001434:	20000158 	.word	0x20000158

08001438 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001438:	e7fe      	b.n	8001438 <ADC_IRQHandler>

0800143a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800144c:	e7fe      	b.n	800144c <HardFault_Handler+0x4>

0800144e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001452:	e7fe      	b.n	8001452 <MemManage_Handler+0x4>

08001454 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001458:	e7fe      	b.n	8001458 <BusFault_Handler+0x4>

0800145a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800145a:	b480      	push	{r7}
 800145c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800145e:	e7fe      	b.n	800145e <UsageFault_Handler+0x4>

08001460 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0
}
 8001472:	bf00      	nop
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
	...

0800148c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001490:	4a16      	ldr	r2, [pc, #88]	; (80014ec <SystemInit+0x60>)
 8001492:	4b16      	ldr	r3, [pc, #88]	; (80014ec <SystemInit+0x60>)
 8001494:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001498:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800149c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014a0:	4a13      	ldr	r2, [pc, #76]	; (80014f0 <SystemInit+0x64>)
 80014a2:	4b13      	ldr	r3, [pc, #76]	; (80014f0 <SystemInit+0x64>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014ac:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <SystemInit+0x64>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80014b2:	4a0f      	ldr	r2, [pc, #60]	; (80014f0 <SystemInit+0x64>)
 80014b4:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <SystemInit+0x64>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014c0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <SystemInit+0x64>)
 80014c4:	4a0b      	ldr	r2, [pc, #44]	; (80014f4 <SystemInit+0x68>)
 80014c6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80014c8:	4a09      	ldr	r2, [pc, #36]	; (80014f0 <SystemInit+0x64>)
 80014ca:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <SystemInit+0x64>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <SystemInit+0x64>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80014da:	f000 f80d 	bl	80014f8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014de:	4b03      	ldr	r3, [pc, #12]	; (80014ec <SystemInit+0x60>)
 80014e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014e4:	609a      	str	r2, [r3, #8]
#endif
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	e000ed00 	.word	0xe000ed00
 80014f0:	40023800 	.word	0x40023800
 80014f4:	24003010 	.word	0x24003010

080014f8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	2300      	movs	r3, #0
 8001504:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001506:	4a36      	ldr	r2, [pc, #216]	; (80015e0 <SetSysClock+0xe8>)
 8001508:	4b35      	ldr	r3, [pc, #212]	; (80015e0 <SetSysClock+0xe8>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001510:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001512:	4b33      	ldr	r3, [pc, #204]	; (80015e0 <SetSysClock+0xe8>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3301      	adds	r3, #1
 8001520:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d103      	bne.n	8001530 <SetSysClock+0x38>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800152e:	d1f0      	bne.n	8001512 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001530:	4b2b      	ldr	r3, [pc, #172]	; (80015e0 <SetSysClock+0xe8>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d002      	beq.n	8001542 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800153c:	2301      	movs	r3, #1
 800153e:	603b      	str	r3, [r7, #0]
 8001540:	e001      	b.n	8001546 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001542:	2300      	movs	r3, #0
 8001544:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d142      	bne.n	80015d2 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800154c:	4a24      	ldr	r2, [pc, #144]	; (80015e0 <SetSysClock+0xe8>)
 800154e:	4b24      	ldr	r3, [pc, #144]	; (80015e0 <SetSysClock+0xe8>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001556:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001558:	4a22      	ldr	r2, [pc, #136]	; (80015e4 <SetSysClock+0xec>)
 800155a:	4b22      	ldr	r3, [pc, #136]	; (80015e4 <SetSysClock+0xec>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001562:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001564:	4a1e      	ldr	r2, [pc, #120]	; (80015e0 <SetSysClock+0xe8>)
 8001566:	4b1e      	ldr	r3, [pc, #120]	; (80015e0 <SetSysClock+0xe8>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800156c:	4a1c      	ldr	r2, [pc, #112]	; (80015e0 <SetSysClock+0xe8>)
 800156e:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <SetSysClock+0xe8>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001576:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001578:	4a19      	ldr	r2, [pc, #100]	; (80015e0 <SetSysClock+0xe8>)
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <SetSysClock+0xe8>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001582:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <SetSysClock+0xe8>)
 8001586:	4a18      	ldr	r2, [pc, #96]	; (80015e8 <SetSysClock+0xf0>)
 8001588:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800158a:	4a15      	ldr	r2, [pc, #84]	; (80015e0 <SetSysClock+0xe8>)
 800158c:	4b14      	ldr	r3, [pc, #80]	; (80015e0 <SetSysClock+0xe8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001594:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001596:	bf00      	nop
 8001598:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <SetSysClock+0xe8>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0f9      	beq.n	8001598 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80015a4:	4b11      	ldr	r3, [pc, #68]	; (80015ec <SetSysClock+0xf4>)
 80015a6:	f240 6205 	movw	r2, #1541	; 0x605
 80015aa:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80015ac:	4a0c      	ldr	r2, [pc, #48]	; (80015e0 <SetSysClock+0xe8>)
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <SetSysClock+0xe8>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f023 0303 	bic.w	r3, r3, #3
 80015b6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80015b8:	4a09      	ldr	r2, [pc, #36]	; (80015e0 <SetSysClock+0xe8>)
 80015ba:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <SetSysClock+0xe8>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f043 0302 	orr.w	r3, r3, #2
 80015c2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80015c4:	bf00      	nop
 80015c6:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <SetSysClock+0xe8>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 030c 	and.w	r3, r3, #12
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d1f9      	bne.n	80015c6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40007000 	.word	0x40007000
 80015e8:	07405408 	.word	0x07405408
 80015ec:	40023c00 	.word	0x40023c00

080015f0 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b087      	sub	sp, #28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
	int div = 1;
 80015fc:	2301      	movs	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001600:	e004      	b.n	800160c <ts_itoa+0x1c>
		div *= base;
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	fb02 f303 	mul.w	r3, r2, r3
 800160a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	fbb2 f2f3 	udiv	r2, r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	429a      	cmp	r2, r3
 8001618:	d2f3      	bcs.n	8001602 <ts_itoa+0x12>

	while (div != 0)
 800161a:	e029      	b.n	8001670 <ts_itoa+0x80>
	{
		int num = d/div;
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	fbb2 f3f3 	udiv	r3, r2, r3
 8001624:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	fbb3 f1f2 	udiv	r1, r3, r2
 800162e:	fb02 f201 	mul.w	r2, r2, r1
 8001632:	1a9b      	subs	r3, r3, r2
 8001634:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	fb92 f3f3 	sdiv	r3, r2, r3
 800163e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	2b09      	cmp	r3, #9
 8001644:	dd0a      	ble.n	800165c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	1c59      	adds	r1, r3, #1
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	6011      	str	r1, [r2, #0]
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	3237      	adds	r2, #55	; 0x37
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	701a      	strb	r2, [r3, #0]
 800165a:	e009      	b.n	8001670 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	1c59      	adds	r1, r3, #1
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	6011      	str	r1, [r2, #0]
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	3230      	adds	r2, #48	; 0x30
 800166c:	b2d2      	uxtb	r2, r2
 800166e:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1d2      	bne.n	800161c <ts_itoa+0x2c>
	}
}
 8001676:	bf00      	nop
 8001678:	371c      	adds	r7, #28
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b088      	sub	sp, #32
 8001686:	af00      	add	r7, sp, #0
 8001688:	60f8      	str	r0, [r7, #12]
 800168a:	60b9      	str	r1, [r7, #8]
 800168c:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001692:	e07d      	b.n	8001790 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b25      	cmp	r3, #37	; 0x25
 800169a:	d171      	bne.n	8001780 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	3301      	adds	r3, #1
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b64      	cmp	r3, #100	; 0x64
 80016a8:	d01e      	beq.n	80016e8 <ts_formatstring+0x66>
 80016aa:	2b64      	cmp	r3, #100	; 0x64
 80016ac:	dc06      	bgt.n	80016bc <ts_formatstring+0x3a>
 80016ae:	2b58      	cmp	r3, #88	; 0x58
 80016b0:	d050      	beq.n	8001754 <ts_formatstring+0xd2>
 80016b2:	2b63      	cmp	r3, #99	; 0x63
 80016b4:	d00e      	beq.n	80016d4 <ts_formatstring+0x52>
 80016b6:	2b25      	cmp	r3, #37	; 0x25
 80016b8:	d058      	beq.n	800176c <ts_formatstring+0xea>
 80016ba:	e05d      	b.n	8001778 <ts_formatstring+0xf6>
 80016bc:	2b73      	cmp	r3, #115	; 0x73
 80016be:	d02b      	beq.n	8001718 <ts_formatstring+0x96>
 80016c0:	2b73      	cmp	r3, #115	; 0x73
 80016c2:	dc02      	bgt.n	80016ca <ts_formatstring+0x48>
 80016c4:	2b69      	cmp	r3, #105	; 0x69
 80016c6:	d00f      	beq.n	80016e8 <ts_formatstring+0x66>
 80016c8:	e056      	b.n	8001778 <ts_formatstring+0xf6>
 80016ca:	2b75      	cmp	r3, #117	; 0x75
 80016cc:	d037      	beq.n	800173e <ts_formatstring+0xbc>
 80016ce:	2b78      	cmp	r3, #120	; 0x78
 80016d0:	d040      	beq.n	8001754 <ts_formatstring+0xd2>
 80016d2:	e051      	b.n	8001778 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	1c5a      	adds	r2, r3, #1
 80016d8:	60fa      	str	r2, [r7, #12]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	1d11      	adds	r1, r2, #4
 80016de:	6079      	str	r1, [r7, #4]
 80016e0:	6812      	ldr	r2, [r2, #0]
 80016e2:	b2d2      	uxtb	r2, r2
 80016e4:	701a      	strb	r2, [r3, #0]
				break;
 80016e6:	e047      	b.n	8001778 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	1d1a      	adds	r2, r3, #4
 80016ec:	607a      	str	r2, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	da07      	bge.n	8001708 <ts_formatstring+0x86>
					{
						val *= -1;
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	425b      	negs	r3, r3
 80016fc:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	1c5a      	adds	r2, r3, #1
 8001702:	60fa      	str	r2, [r7, #12]
 8001704:	222d      	movs	r2, #45	; 0x2d
 8001706:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001708:	69f9      	ldr	r1, [r7, #28]
 800170a:	f107 030c 	add.w	r3, r7, #12
 800170e:	220a      	movs	r2, #10
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff ff6d 	bl	80015f0 <ts_itoa>
				}
				break;
 8001716:	e02f      	b.n	8001778 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	1d1a      	adds	r2, r3, #4
 800171c:	607a      	str	r2, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001722:	e007      	b.n	8001734 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	60fa      	str	r2, [r7, #12]
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	1c51      	adds	r1, r2, #1
 800172e:	61b9      	str	r1, [r7, #24]
 8001730:	7812      	ldrb	r2, [r2, #0]
 8001732:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1f3      	bne.n	8001724 <ts_formatstring+0xa2>
					}
				}
				break;
 800173c:	e01c      	b.n	8001778 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	1d1a      	adds	r2, r3, #4
 8001742:	607a      	str	r2, [r7, #4]
 8001744:	6819      	ldr	r1, [r3, #0]
 8001746:	f107 030c 	add.w	r3, r7, #12
 800174a:	220a      	movs	r2, #10
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff ff4f 	bl	80015f0 <ts_itoa>
				break;
 8001752:	e011      	b.n	8001778 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	1d1a      	adds	r2, r3, #4
 8001758:	607a      	str	r2, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4619      	mov	r1, r3
 800175e:	f107 030c 	add.w	r3, r7, #12
 8001762:	2210      	movs	r2, #16
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff43 	bl	80015f0 <ts_itoa>
				break;
 800176a:	e005      	b.n	8001778 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	1c5a      	adds	r2, r3, #1
 8001770:	60fa      	str	r2, [r7, #12]
 8001772:	2225      	movs	r2, #37	; 0x25
 8001774:	701a      	strb	r2, [r3, #0]
				  break;
 8001776:	bf00      	nop
			}
			fmt++;
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	3301      	adds	r3, #1
 800177c:	60bb      	str	r3, [r7, #8]
 800177e:	e007      	b.n	8001790 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	1c5a      	adds	r2, r3, #1
 8001784:	60fa      	str	r2, [r7, #12]
 8001786:	68ba      	ldr	r2, [r7, #8]
 8001788:	1c51      	adds	r1, r2, #1
 800178a:	60b9      	str	r1, [r7, #8]
 800178c:	7812      	ldrb	r2, [r2, #0]
 800178e:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	f47f af7d 	bne.w	8001694 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2200      	movs	r2, #0
 800179e:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	461a      	mov	r2, r3
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	1ad3      	subs	r3, r2, r3
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3720      	adds	r7, #32
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <sprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int sprintf(char *buf, const char *fmt, ...)
{
 80017b0:	b40e      	push	{r1, r2, r3}
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b085      	sub	sp, #20
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80017ba:	f107 0320 	add.w	r3, r7, #32
 80017be:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80017c0:	68ba      	ldr	r2, [r7, #8]
 80017c2:	69f9      	ldr	r1, [r7, #28]
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f7ff ff5c 	bl	8001682 <ts_formatstring>
 80017ca:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 80017cc:	68fb      	ldr	r3, [r7, #12]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3714      	adds	r7, #20
 80017d2:	46bd      	mov	sp, r7
 80017d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017d8:	b003      	add	sp, #12
 80017da:	4770      	bx	lr

080017dc <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	6039      	str	r1, [r7, #0]
 80017e6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	da0b      	bge.n	8001808 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80017f0:	490d      	ldr	r1, [pc, #52]	; (8001828 <NVIC_SetPriority+0x4c>)
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	f003 030f 	and.w	r3, r3, #15
 80017f8:	3b04      	subs	r3, #4
 80017fa:	683a      	ldr	r2, [r7, #0]
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	0112      	lsls	r2, r2, #4
 8001800:	b2d2      	uxtb	r2, r2
 8001802:	440b      	add	r3, r1
 8001804:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001806:	e009      	b.n	800181c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001808:	4908      	ldr	r1, [pc, #32]	; (800182c <NVIC_SetPriority+0x50>)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	0112      	lsls	r2, r2, #4
 8001814:	b2d2      	uxtb	r2, r2
 8001816:	440b      	add	r3, r1
 8001818:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000ed00 	.word	0xe000ed00
 800182c:	e000e100 	.word	0xe000e100

08001830 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800183e:	d301      	bcc.n	8001844 <SysTick_Config+0x14>
 8001840:	2301      	movs	r3, #1
 8001842:	e011      	b.n	8001868 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001844:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <SysTick_Config+0x40>)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800184c:	3b01      	subs	r3, #1
 800184e:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8001850:	210f      	movs	r1, #15
 8001852:	f04f 30ff 	mov.w	r0, #4294967295
 8001856:	f7ff ffc1 	bl	80017dc <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800185a:	4b05      	ldr	r3, [pc, #20]	; (8001870 <SysTick_Config+0x40>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001860:	4b03      	ldr	r3, [pc, #12]	; (8001870 <SysTick_Config+0x40>)
 8001862:	2207      	movs	r2, #7
 8001864:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	e000e010 	.word	0xe000e010

08001874 <SysTick_Handler>:
void TM_DELAY_TIM_IRQ_HANDLER(void) {
	TM_DELAY_TIM->SR = ~TIM_IT_Update;
#elif defined(KEIL_IDE)
void TimingDelay_Decrement(void) {
#else
void SysTick_Handler(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
#endif
	uint8_t i;
	
	TM_Time++;
 800187a:	4b37      	ldr	r3, [pc, #220]	; (8001958 <SysTick_Handler+0xe4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	3301      	adds	r3, #1
 8001880:	4a35      	ldr	r2, [pc, #212]	; (8001958 <SysTick_Handler+0xe4>)
 8001882:	6013      	str	r3, [r2, #0]
	if (TM_Time2 != 0x00) {
 8001884:	4b35      	ldr	r3, [pc, #212]	; (800195c <SysTick_Handler+0xe8>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d004      	beq.n	8001896 <SysTick_Handler+0x22>
		TM_Time2--;
 800188c:	4b33      	ldr	r3, [pc, #204]	; (800195c <SysTick_Handler+0xe8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	3b01      	subs	r3, #1
 8001892:	4a32      	ldr	r2, [pc, #200]	; (800195c <SysTick_Handler+0xe8>)
 8001894:	6013      	str	r3, [r2, #0]
	}
	
	/* Call user function */
	TM_DELAY_1msHandler();
 8001896:	f7ff fb93 	bl	8000fc0 <TM_DELAY_1msHandler>
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 800189a:	2300      	movs	r3, #0
 800189c:	71fb      	strb	r3, [r7, #7]
 800189e:	e052      	b.n	8001946 <SysTick_Handler+0xd2>
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	4a2f      	ldr	r2, [pc, #188]	; (8001960 <SysTick_Handler+0xec>)
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	4413      	add	r3, r2
 80018a8:	685b      	ldr	r3, [r3, #4]
		if (
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d048      	beq.n	8001940 <SysTick_Handler+0xcc>
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	4a2b      	ldr	r2, [pc, #172]	; (8001960 <SysTick_Handler+0xec>)
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	4413      	add	r3, r2
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	7b1b      	ldrb	r3, [r3, #12]
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d040      	beq.n	8001940 <SysTick_Handler+0xcc>
			CustomTimers.Timers[i]->CNT > 0    /*!< Counter is not NULL */
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	4a27      	ldr	r2, [pc, #156]	; (8001960 <SysTick_Handler+0xec>)
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	689b      	ldr	r3, [r3, #8]
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d038      	beq.n	8001940 <SysTick_Handler+0xcc>
		) {
			/* Decrease counter */
			CustomTimers.Timers[i]->CNT--;
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	4a23      	ldr	r2, [pc, #140]	; (8001960 <SysTick_Handler+0xec>)
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	689a      	ldr	r2, [r3, #8]
 80018da:	3a01      	subs	r2, #1
 80018dc:	609a      	str	r2, [r3, #8]
			
			/* Check if count is zero */
			if (CustomTimers.Timers[i]->CNT == 0) {
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	4a1f      	ldr	r2, [pc, #124]	; (8001960 <SysTick_Handler+0xec>)
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4413      	add	r3, r2
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d128      	bne.n	8001940 <SysTick_Handler+0xcc>
				/* Call user callback function */
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i]->UserParameters);
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	4a1b      	ldr	r2, [pc, #108]	; (8001960 <SysTick_Handler+0xec>)
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	691a      	ldr	r2, [r3, #16]
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	4918      	ldr	r1, [pc, #96]	; (8001960 <SysTick_Handler+0xec>)
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	440b      	add	r3, r1
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	4618      	mov	r0, r3
 8001908:	4790      	blx	r2
				
				/* Set new counter value */
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	4a14      	ldr	r2, [pc, #80]	; (8001960 <SysTick_Handler+0xec>)
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	685a      	ldr	r2, [r3, #4]
 8001914:	79fb      	ldrb	r3, [r7, #7]
 8001916:	4912      	ldr	r1, [pc, #72]	; (8001960 <SysTick_Handler+0xec>)
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	440b      	add	r3, r1
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6093      	str	r3, [r2, #8]
				
				/* Disable timer if auto reload feature is not used */
				if (!CustomTimers.Timers[i]->AutoReload) {
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	4a0e      	ldr	r2, [pc, #56]	; (8001960 <SysTick_Handler+0xec>)
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d106      	bne.n	8001940 <SysTick_Handler+0xcc>
					/* Disable counter */
					CustomTimers.Timers[i]->Enabled = 0;
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	4a0a      	ldr	r2, [pc, #40]	; (8001960 <SysTick_Handler+0xec>)
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	731a      	strb	r2, [r3, #12]
	for (i = 0; i < CustomTimers.Count; i++) {
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	3301      	adds	r3, #1
 8001944:	71fb      	strb	r3, [r7, #7]
 8001946:	4b06      	ldr	r3, [pc, #24]	; (8001960 <SysTick_Handler+0xec>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	79fa      	ldrb	r2, [r7, #7]
 800194c:	429a      	cmp	r2, r3
 800194e:	d3a7      	bcc.n	80018a0 <SysTick_Handler+0x2c>
				}
			}
		}
	}
}
 8001950:	bf00      	nop
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000040 	.word	0x20000040
 800195c:	20000044 	.word	0x20000044
 8001960:	2000004c 	.word	0x2000004c

08001964 <TM_DELAY_Init>:

void TM_DELAY_Init(void) {	
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
#if defined(TM_DELAY_TIM)
	TM_DELAY_INT_InitTIM();
#else
	/* Set Systick interrupt every 1ms */
	if (SysTick_Config(SystemCoreClock / 1000)) {
 8001968:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <TM_DELAY_Init+0x3c>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0d      	ldr	r2, [pc, #52]	; (80019a4 <TM_DELAY_Init+0x40>)
 800196e:	fba2 2303 	umull	r2, r3, r2, r3
 8001972:	099b      	lsrs	r3, r3, #6
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff5b 	bl	8001830 <SysTick_Config>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d000      	beq.n	8001982 <TM_DELAY_Init+0x1e>
		/* Capture error */
		while (1);
 8001980:	e7fe      	b.n	8001980 <TM_DELAY_Init+0x1c>
	}
	
	#ifdef __GNUC__
		/* Set multiplier for delay under 1us with pooling mode = not so accurate */
		mult = SystemCoreClock / 7000000;
 8001982:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <TM_DELAY_Init+0x3c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	099b      	lsrs	r3, r3, #6
 8001988:	4a07      	ldr	r2, [pc, #28]	; (80019a8 <TM_DELAY_Init+0x44>)
 800198a:	fba2 2303 	umull	r2, r3, r2, r3
 800198e:	0a9b      	lsrs	r3, r3, #10
 8001990:	4a06      	ldr	r2, [pc, #24]	; (80019ac <TM_DELAY_Init+0x48>)
 8001992:	6013      	str	r3, [r2, #0]
		mult = SystemCoreClock / 3000000;
	#endif
#endif
	
	/* Set initialized flag */
	TM_DELAY_Initialized = 1;
 8001994:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <TM_DELAY_Init+0x4c>)
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000020 	.word	0x20000020
 80019a4:	10624dd3 	.word	0x10624dd3
 80019a8:	02659117 	.word	0x02659117
 80019ac:	20000154 	.word	0x20000154
 80019b0:	20000048 	.word	0x20000048

080019b4 <TM_GPIO_Init>:
/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	4608      	mov	r0, r1
 80019be:	4611      	mov	r1, r2
 80019c0:	461a      	mov	r2, r3
 80019c2:	4603      	mov	r3, r0
 80019c4:	807b      	strh	r3, [r7, #2]
 80019c6:	460b      	mov	r3, r1
 80019c8:	707b      	strb	r3, [r7, #1]
 80019ca:	4613      	mov	r3, r2
 80019cc:	703b      	strb	r3, [r7, #0]
	/* Check input */
	if (GPIO_Pin == 0x00) {
 80019ce:	887b      	ldrh	r3, [r7, #2]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00e      	beq.n	80019f2 <TM_GPIO_Init+0x3e>
		return;
	}
	
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 f821 	bl	8001a1c <TM_GPIO_INT_EnableClock>
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 80019da:	7838      	ldrb	r0, [r7, #0]
 80019dc:	787a      	ldrb	r2, [r7, #1]
 80019de:	8879      	ldrh	r1, [r7, #2]
 80019e0:	7d3b      	ldrb	r3, [r7, #20]
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	7c3b      	ldrb	r3, [r7, #16]
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	4603      	mov	r3, r0
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f000 f82e 	bl	8001a4c <TM_GPIO_INT_Init>
 80019f0:	e000      	b.n	80019f4 <TM_GPIO_Init+0x40>
		return;
 80019f2:	bf00      	nop
}
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f103 433f 	add.w	r3, r3, #3204448256	; 0xbf000000
 8001a08:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8001a0c:	0a9b      	lsrs	r3, r3, #10
 8001a0e:	b29b      	uxth	r3, r3
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ffe8 	bl	80019fa <TM_GPIO_GetPortSource>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	2301      	movs	r3, #1
 8001a30:	fa03 f102 	lsl.w	r1, r3, r2
 8001a34:	4a04      	ldr	r2, [pc, #16]	; (8001a48 <TM_GPIO_INT_EnableClock+0x2c>)
 8001a36:	4b04      	ldr	r3, [pc, #16]	; (8001a48 <TM_GPIO_INT_EnableClock+0x2c>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	430b      	orrs	r3, r1
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800

08001a4c <TM_GPIO_INT_Init>:
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx) {
	/* Clear bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	4608      	mov	r0, r1
 8001a56:	4611      	mov	r1, r2
 8001a58:	461a      	mov	r2, r3
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	807b      	strh	r3, [r7, #2]
 8001a5e:	460b      	mov	r3, r1
 8001a60:	707b      	strb	r3, [r7, #1]
 8001a62:	4613      	mov	r3, r2
 8001a64:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ffc7 	bl	80019fa <TM_GPIO_GetPortSource>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	73bb      	strb	r3, [r7, #14]
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8001a70:	2300      	movs	r3, #0
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	e067      	b.n	8001b46 <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8001a76:	887a      	ldrh	r2, [r7, #2]
 8001a78:	7bfb      	ldrb	r3, [r7, #15]
 8001a7a:	fa42 f303 	asr.w	r3, r2, r3
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d05b      	beq.n	8001b3e <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8001a86:	7bbb      	ldrb	r3, [r7, #14]
 8001a88:	7bba      	ldrb	r2, [r7, #14]
 8001a8a:	4932      	ldr	r1, [pc, #200]	; (8001b54 <TM_GPIO_INT_Init+0x108>)
 8001a8c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001a90:	b211      	sxth	r1, r2
 8001a92:	7bfa      	ldrb	r2, [r7, #15]
 8001a94:	2001      	movs	r0, #1
 8001a96:	fa00 f202 	lsl.w	r2, r0, r2
 8001a9a:	b212      	sxth	r2, r2
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	b212      	sxth	r2, r2
 8001aa0:	b291      	uxth	r1, r2
 8001aa2:	4a2c      	ldr	r2, [pc, #176]	; (8001b54 <TM_GPIO_INT_Init+0x108>)
 8001aa4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	0052      	lsls	r2, r2, #1
 8001ab0:	2103      	movs	r1, #3
 8001ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab6:	43d2      	mvns	r2, r2
 8001ab8:	4013      	ands	r3, r2
 8001aba:	7e39      	ldrb	r1, [r7, #24]
 8001abc:	7bfa      	ldrb	r2, [r7, #15]
 8001abe:	0052      	lsls	r2, r2, #1
 8001ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	2103      	movs	r1, #3
 8001ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	4013      	ands	r3, r2
 8001adc:	7879      	ldrb	r1, [r7, #1]
 8001ade:	7bfa      	ldrb	r2, [r7, #15]
 8001ae0:	0052      	lsls	r2, r2, #1
 8001ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8001aec:	787b      	ldrb	r3, [r7, #1]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d002      	beq.n	8001af8 <TM_GPIO_INT_Init+0xac>
 8001af2:	787b      	ldrb	r3, [r7, #1]
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d123      	bne.n	8001b40 <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	7bfa      	ldrb	r2, [r7, #15]
 8001afe:	2101      	movs	r1, #1
 8001b00:	fa01 f202 	lsl.w	r2, r1, r2
 8001b04:	b292      	uxth	r2, r2
 8001b06:	43d2      	mvns	r2, r2
 8001b08:	4013      	ands	r3, r2
 8001b0a:	7839      	ldrb	r1, [r7, #0]
 8001b0c:	7bfa      	ldrb	r2, [r7, #15]
 8001b0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b12:	b292      	uxth	r2, r2
 8001b14:	431a      	orrs	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	2103      	movs	r1, #3
 8001b24:	fa01 f303 	lsl.w	r3, r1, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	7f39      	ldrb	r1, [r7, #28]
 8001b2e:	7bfa      	ldrb	r2, [r7, #15]
 8001b30:	0052      	lsls	r2, r2, #1
 8001b32:	fa01 f202 	lsl.w	r2, r1, r2
 8001b36:	431a      	orrs	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	e000      	b.n	8001b40 <TM_GPIO_INT_Init+0xf4>
			continue;
 8001b3e:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	3301      	adds	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	2b0f      	cmp	r3, #15
 8001b4a:	d994      	bls.n	8001a76 <TM_GPIO_INT_Init+0x2a>
		}
	}
}
 8001b4c:	bf00      	nop
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000064 	.word	0x20000064

08001b58 <Delay>:
static __INLINE void Delay(uint32_t micros) {
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
	amicros = (micros) * (mult);
 8001b60:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <Delay+0x4c>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	fb02 f303 	mul.w	r3, r2, r3
 8001b6a:	60fb      	str	r3, [r7, #12]
		if (SystemCoreClock == 180000000 || SystemCoreClock == 100000000) {
 8001b6c:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <Delay+0x50>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0e      	ldr	r2, [pc, #56]	; (8001bac <Delay+0x54>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d004      	beq.n	8001b80 <Delay+0x28>
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <Delay+0x50>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a0d      	ldr	r2, [pc, #52]	; (8001bb0 <Delay+0x58>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d104      	bne.n	8001b8a <Delay+0x32>
			amicros -= mult;
 8001b80:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <Delay+0x4c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	60fb      	str	r3, [r7, #12]
	while (amicros--);
 8001b8a:	bf00      	nop
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	1e5a      	subs	r2, r3, #1
 8001b90:	60fa      	str	r2, [r7, #12]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1fa      	bne.n	8001b8c <Delay+0x34>
}
 8001b96:	bf00      	nop
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	20000154 	.word	0x20000154
 8001ba8:	20000020 	.word	0x20000020
 8001bac:	0aba9500 	.word	0x0aba9500
 8001bb0:	05f5e100 	.word	0x05f5e100

08001bb4 <TM_HD44780_Init>:
#define HD44780_2LINE               0x08
#define HD44780_1LINE               0x00
#define HD44780_5x10DOTS            0x04
#define HD44780_5x8DOTS             0x00

void TM_HD44780_Init(uint8_t cols, uint8_t rows) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	460a      	mov	r2, r1
 8001bbe:	71fb      	strb	r3, [r7, #7]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	71bb      	strb	r3, [r7, #6]
	/* Initialize delay */
	TM_DELAY_Init();
 8001bc4:	f7ff fece 	bl	8001964 <TM_DELAY_Init>
	
	/* Init pinout */
	TM_HD44780_InitPins();
 8001bc8:	f000 f996 	bl	8001ef8 <TM_HD44780_InitPins>
	
	/* At least 40ms */
	HD44780_Delay(45000);
 8001bcc:	f64a 70c8 	movw	r0, #45000	; 0xafc8
 8001bd0:	f7ff ffc2 	bl	8001b58 <Delay>
	
	/* Set LCD width and height */
	HD44780_Opts.Rows = rows;
 8001bd4:	4a2a      	ldr	r2, [pc, #168]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001bd6:	79bb      	ldrb	r3, [r7, #6]
 8001bd8:	70d3      	strb	r3, [r2, #3]
	HD44780_Opts.Cols = cols;
 8001bda:	4a29      	ldr	r2, [pc, #164]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	7113      	strb	r3, [r2, #4]
	
	/* Set cursor pointer to beginning for LCD */
	HD44780_Opts.currentX = 0;
 8001be0:	4b27      	ldr	r3, [pc, #156]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	715a      	strb	r2, [r3, #5]
	HD44780_Opts.currentY = 0;
 8001be6:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	719a      	strb	r2, [r3, #6]
	
	HD44780_Opts.DisplayFunction = HD44780_4BITMODE | HD44780_5x8DOTS | HD44780_1LINE;
 8001bec:	4b24      	ldr	r3, [pc, #144]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	705a      	strb	r2, [r3, #1]
	if (rows > 1) {
 8001bf2:	79bb      	ldrb	r3, [r7, #6]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d906      	bls.n	8001c06 <TM_HD44780_Init+0x52>
		HD44780_Opts.DisplayFunction |= HD44780_2LINE;
 8001bf8:	4b21      	ldr	r3, [pc, #132]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001bfa:	785b      	ldrb	r3, [r3, #1]
 8001bfc:	f043 0308 	orr.w	r3, r3, #8
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001c04:	705a      	strb	r2, [r3, #1]
	}
	
	/* Try to set 4bit mode */
	TM_HD44780_Cmd4bit(0x03);
 8001c06:	2003      	movs	r0, #3
 8001c08:	f000 f8f2 	bl	8001df0 <TM_HD44780_Cmd4bit>
	HD44780_Delay(4500);
 8001c0c:	f241 1094 	movw	r0, #4500	; 0x1194
 8001c10:	f7ff ffa2 	bl	8001b58 <Delay>
	
	/* Second try */
	TM_HD44780_Cmd4bit(0x03);
 8001c14:	2003      	movs	r0, #3
 8001c16:	f000 f8eb 	bl	8001df0 <TM_HD44780_Cmd4bit>
	HD44780_Delay(4500);
 8001c1a:	f241 1094 	movw	r0, #4500	; 0x1194
 8001c1e:	f7ff ff9b 	bl	8001b58 <Delay>
	
	/* Third goo! */
	TM_HD44780_Cmd4bit(0x03);
 8001c22:	2003      	movs	r0, #3
 8001c24:	f000 f8e4 	bl	8001df0 <TM_HD44780_Cmd4bit>
	HD44780_Delay(4500);	
 8001c28:	f241 1094 	movw	r0, #4500	; 0x1194
 8001c2c:	f7ff ff94 	bl	8001b58 <Delay>
	
	/* Set 4-bit interface */
	TM_HD44780_Cmd4bit(0x02);
 8001c30:	2002      	movs	r0, #2
 8001c32:	f000 f8dd 	bl	8001df0 <TM_HD44780_Cmd4bit>
	HD44780_Delay(100);
 8001c36:	2064      	movs	r0, #100	; 0x64
 8001c38:	f7ff ff8e 	bl	8001b58 <Delay>
	
	/* Set # lines, font size, etc. */
	TM_HD44780_Cmd(HD44780_FUNCTIONSET | HD44780_Opts.DisplayFunction);
 8001c3c:	4b10      	ldr	r3, [pc, #64]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001c3e:	785b      	ldrb	r3, [r3, #1]
 8001c40:	f043 0320 	orr.w	r3, r3, #32
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	4618      	mov	r0, r3
 8001c48:	f000 f89a 	bl	8001d80 <TM_HD44780_Cmd>

	/* Turn the display on with no cursor or blinking default */
	HD44780_Opts.DisplayControl = HD44780_DISPLAYON;
 8001c4c:	4b0c      	ldr	r3, [pc, #48]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001c4e:	2204      	movs	r2, #4
 8001c50:	701a      	strb	r2, [r3, #0]
	TM_HD44780_DisplayOn();
 8001c52:	f000 f87f 	bl	8001d54 <TM_HD44780_DisplayOn>

	/* Clear lcd */
	TM_HD44780_Clear();
 8001c56:	f000 f815 	bl	8001c84 <TM_HD44780_Clear>

	/* Default font directions */
	HD44780_Opts.DisplayMode = HD44780_ENTRYLEFT | HD44780_ENTRYSHIFTDECREMENT;
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	709a      	strb	r2, [r3, #2]
	TM_HD44780_Cmd(HD44780_ENTRYMODESET | HD44780_Opts.DisplayMode);
 8001c60:	4b07      	ldr	r3, [pc, #28]	; (8001c80 <TM_HD44780_Init+0xcc>)
 8001c62:	789b      	ldrb	r3, [r3, #2]
 8001c64:	f043 0304 	orr.w	r3, r3, #4
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 f888 	bl	8001d80 <TM_HD44780_Cmd>

	/* Delay */
	HD44780_Delay(4500);
 8001c70:	f241 1094 	movw	r0, #4500	; 0x1194
 8001c74:	f7ff ff70 	bl	8001b58 <Delay>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	2000007c 	.word	0x2000007c

08001c84 <TM_HD44780_Clear>:

void TM_HD44780_Clear(void) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
	TM_HD44780_Cmd(HD44780_CLEARDISPLAY);
 8001c88:	2001      	movs	r0, #1
 8001c8a:	f000 f879 	bl	8001d80 <TM_HD44780_Cmd>
	HD44780_Delay(3000);
 8001c8e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001c92:	f7ff ff61 	bl	8001b58 <Delay>
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <TM_HD44780_Puts>:

void TM_HD44780_Puts(uint8_t x, uint8_t y, char* str) {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	603a      	str	r2, [r7, #0]
 8001ca6:	71fb      	strb	r3, [r7, #7]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	71bb      	strb	r3, [r7, #6]
	TM_HD44780_CursorSet(x, y);
 8001cac:	79ba      	ldrb	r2, [r7, #6]
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	4611      	mov	r1, r2
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 f8ee 	bl	8001e94 <TM_HD44780_CursorSet>
	while (*str) {
 8001cb8:	e042      	b.n	8001d40 <TM_HD44780_Puts+0xa4>
		if (HD44780_Opts.currentX >= HD44780_Opts.Cols) {
 8001cba:	4b25      	ldr	r3, [pc, #148]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cbc:	795a      	ldrb	r2, [r3, #5]
 8001cbe:	4b24      	ldr	r3, [pc, #144]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cc0:	791b      	ldrb	r3, [r3, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d310      	bcc.n	8001ce8 <TM_HD44780_Puts+0x4c>
			HD44780_Opts.currentX = 0;
 8001cc6:	4b22      	ldr	r3, [pc, #136]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	715a      	strb	r2, [r3, #5]
			HD44780_Opts.currentY++;
 8001ccc:	4b20      	ldr	r3, [pc, #128]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cce:	799b      	ldrb	r3, [r3, #6]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	4b1e      	ldr	r3, [pc, #120]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cd6:	719a      	strb	r2, [r3, #6]
			TM_HD44780_CursorSet(HD44780_Opts.currentX, HD44780_Opts.currentY);
 8001cd8:	4b1d      	ldr	r3, [pc, #116]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cda:	795a      	ldrb	r2, [r3, #5]
 8001cdc:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cde:	799b      	ldrb	r3, [r3, #6]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	f000 f8d6 	bl	8001e94 <TM_HD44780_CursorSet>
		}
		if (*str == '\n') {
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b0a      	cmp	r3, #10
 8001cee:	d10e      	bne.n	8001d0e <TM_HD44780_Puts+0x72>
			HD44780_Opts.currentY++;
 8001cf0:	4b17      	ldr	r3, [pc, #92]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cf2:	799b      	ldrb	r3, [r3, #6]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cfa:	719a      	strb	r2, [r3, #6]
			TM_HD44780_CursorSet(HD44780_Opts.currentX, HD44780_Opts.currentY);
 8001cfc:	4b14      	ldr	r3, [pc, #80]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001cfe:	795a      	ldrb	r2, [r3, #5]
 8001d00:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001d02:	799b      	ldrb	r3, [r3, #6]
 8001d04:	4619      	mov	r1, r3
 8001d06:	4610      	mov	r0, r2
 8001d08:	f000 f8c4 	bl	8001e94 <TM_HD44780_CursorSet>
 8001d0c:	e015      	b.n	8001d3a <TM_HD44780_Puts+0x9e>
		} else if (*str == '\r') {
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	2b0d      	cmp	r3, #13
 8001d14:	d106      	bne.n	8001d24 <TM_HD44780_Puts+0x88>
			TM_HD44780_CursorSet(0, HD44780_Opts.currentY);
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001d18:	799b      	ldrb	r3, [r3, #6]
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	f000 f8b9 	bl	8001e94 <TM_HD44780_CursorSet>
 8001d22:	e00a      	b.n	8001d3a <TM_HD44780_Puts+0x9e>
		} else {
			TM_HD44780_Data(*str);
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 f845 	bl	8001db8 <TM_HD44780_Data>
			HD44780_Opts.currentX++;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001d30:	795b      	ldrb	r3, [r3, #5]
 8001d32:	3301      	adds	r3, #1
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <TM_HD44780_Puts+0xb4>)
 8001d38:	715a      	strb	r2, [r3, #5]
		}
		str++;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	603b      	str	r3, [r7, #0]
	while (*str) {
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1b8      	bne.n	8001cba <TM_HD44780_Puts+0x1e>
	}
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	2000007c 	.word	0x2000007c

08001d54 <TM_HD44780_DisplayOn>:

void TM_HD44780_DisplayOn(void) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
	HD44780_Opts.DisplayControl |= HD44780_DISPLAYON;
 8001d58:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <TM_HD44780_DisplayOn+0x28>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	f043 0304 	orr.w	r3, r3, #4
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <TM_HD44780_DisplayOn+0x28>)
 8001d64:	701a      	strb	r2, [r3, #0]
	TM_HD44780_Cmd(HD44780_DISPLAYCONTROL | HD44780_Opts.DisplayControl);
 8001d66:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <TM_HD44780_DisplayOn+0x28>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	f043 0308 	orr.w	r3, r3, #8
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	4618      	mov	r0, r3
 8001d72:	f000 f805 	bl	8001d80 <TM_HD44780_Cmd>
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	2000007c 	.word	0x2000007c

08001d80 <TM_HD44780_Cmd>:
	TM_HD44780_CursorSet(x, y);
	TM_HD44780_Data(location);
}

/* Private functions */
static void TM_HD44780_Cmd(uint8_t cmd) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
	/* Command mode */
	HD44780_RS_LOW;
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	; (8001db4 <TM_HD44780_Cmd+0x34>)
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	835a      	strh	r2, [r3, #26]
	
	/* High nibble */
	TM_HD44780_Cmd4bit(cmd >> 4);
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	091b      	lsrs	r3, r3, #4
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	4618      	mov	r0, r3
 8001d98:	f000 f82a 	bl	8001df0 <TM_HD44780_Cmd4bit>
	/* Low nibble */
	TM_HD44780_Cmd4bit(cmd & 0x0F);
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 f823 	bl	8001df0 <TM_HD44780_Cmd4bit>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40020400 	.word	0x40020400

08001db8 <TM_HD44780_Data>:

static void TM_HD44780_Data(uint8_t data) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
	/* Data mode */
	HD44780_RS_HIGH;
 8001dc2:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <TM_HD44780_Data+0x34>)
 8001dc4:	2204      	movs	r2, #4
 8001dc6:	831a      	strh	r2, [r3, #24]
	
	/* High nibble */
	TM_HD44780_Cmd4bit(data >> 4);
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	091b      	lsrs	r3, r3, #4
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f000 f80e 	bl	8001df0 <TM_HD44780_Cmd4bit>
	/* Low nibble */
	TM_HD44780_Cmd4bit(data & 0x0F);
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f000 f807 	bl	8001df0 <TM_HD44780_Cmd4bit>
}
 8001de2:	bf00      	nop
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40020400 	.word	0x40020400

08001df0 <TM_HD44780_Cmd4bit>:

static void TM_HD44780_Cmd4bit(uint8_t cmd) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
	/* Set output port */
	TM_GPIO_SetPinValue(HD44780_D7_PORT, HD44780_D7_PIN, (cmd & 0x08));
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	f003 0308 	and.w	r3, r3, #8
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d004      	beq.n	8001e0e <TM_HD44780_Cmd4bit+0x1e>
 8001e04:	4b21      	ldr	r3, [pc, #132]	; (8001e8c <TM_HD44780_Cmd4bit+0x9c>)
 8001e06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e0a:	831a      	strh	r2, [r3, #24]
 8001e0c:	e003      	b.n	8001e16 <TM_HD44780_Cmd4bit+0x26>
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <TM_HD44780_Cmd4bit+0x9c>)
 8001e10:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e14:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinValue(HD44780_D6_PORT, HD44780_D6_PIN, (cmd & 0x04));
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	f003 0304 	and.w	r3, r3, #4
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d004      	beq.n	8001e2a <TM_HD44780_Cmd4bit+0x3a>
 8001e20:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <TM_HD44780_Cmd4bit+0x9c>)
 8001e22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e26:	831a      	strh	r2, [r3, #24]
 8001e28:	e003      	b.n	8001e32 <TM_HD44780_Cmd4bit+0x42>
 8001e2a:	4b18      	ldr	r3, [pc, #96]	; (8001e8c <TM_HD44780_Cmd4bit+0x9c>)
 8001e2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e30:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinValue(HD44780_D5_PORT, HD44780_D5_PIN, (cmd & 0x02));
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d004      	beq.n	8001e46 <TM_HD44780_Cmd4bit+0x56>
 8001e3c:	4b14      	ldr	r3, [pc, #80]	; (8001e90 <TM_HD44780_Cmd4bit+0xa0>)
 8001e3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e42:	831a      	strh	r2, [r3, #24]
 8001e44:	e003      	b.n	8001e4e <TM_HD44780_Cmd4bit+0x5e>
 8001e46:	4b12      	ldr	r3, [pc, #72]	; (8001e90 <TM_HD44780_Cmd4bit+0xa0>)
 8001e48:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e4c:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinValue(HD44780_D4_PORT, HD44780_D4_PIN, (cmd & 0x01));
 8001e4e:	79fb      	ldrb	r3, [r7, #7]
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d004      	beq.n	8001e62 <TM_HD44780_Cmd4bit+0x72>
 8001e58:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <TM_HD44780_Cmd4bit+0xa0>)
 8001e5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e5e:	831a      	strh	r2, [r3, #24]
 8001e60:	e003      	b.n	8001e6a <TM_HD44780_Cmd4bit+0x7a>
 8001e62:	4b0b      	ldr	r3, [pc, #44]	; (8001e90 <TM_HD44780_Cmd4bit+0xa0>)
 8001e64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e68:	835a      	strh	r2, [r3, #26]
	HD44780_E_BLINK;
 8001e6a:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <TM_HD44780_Cmd4bit+0x9c>)
 8001e6c:	2280      	movs	r2, #128	; 0x80
 8001e6e:	831a      	strh	r2, [r3, #24]
 8001e70:	2014      	movs	r0, #20
 8001e72:	f7ff fe71 	bl	8001b58 <Delay>
 8001e76:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <TM_HD44780_Cmd4bit+0x9c>)
 8001e78:	2280      	movs	r2, #128	; 0x80
 8001e7a:	835a      	strh	r2, [r3, #26]
 8001e7c:	2014      	movs	r0, #20
 8001e7e:	f7ff fe6b 	bl	8001b58 <Delay>
}
 8001e82:	bf00      	nop
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40020400 	.word	0x40020400
 8001e90:	40020800 	.word	0x40020800

08001e94 <TM_HD44780_CursorSet>:

static void TM_HD44780_CursorSet(uint8_t col, uint8_t row) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	460a      	mov	r2, r1
 8001e9e:	71fb      	strb	r3, [r7, #7]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8001ea4:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <TM_HD44780_CursorSet+0x5c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60fb      	str	r3, [r7, #12]
	
	/* Go to beginning */
	if (row >= HD44780_Opts.Rows) {
 8001eaa:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <TM_HD44780_CursorSet+0x60>)
 8001eac:	78db      	ldrb	r3, [r3, #3]
 8001eae:	79ba      	ldrb	r2, [r7, #6]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d301      	bcc.n	8001eb8 <TM_HD44780_CursorSet+0x24>
		row = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	71bb      	strb	r3, [r7, #6]
	}
	
	/* Set current column and row */
	HD44780_Opts.currentX = col;
 8001eb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ef4 <TM_HD44780_CursorSet+0x60>)
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	7153      	strb	r3, [r2, #5]
	HD44780_Opts.currentY = row;
 8001ebe:	4a0d      	ldr	r2, [pc, #52]	; (8001ef4 <TM_HD44780_CursorSet+0x60>)
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	7193      	strb	r3, [r2, #6]
	
	/* Set location address */
	TM_HD44780_Cmd(HD44780_SETDDRAMADDR | (col + row_offsets[row]));
 8001ec4:	79bb      	ldrb	r3, [r7, #6]
 8001ec6:	f107 0210 	add.w	r2, r7, #16
 8001eca:	4413      	add	r3, r2
 8001ecc:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	b25b      	sxtb	r3, r3
 8001ed8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001edc:	b25b      	sxtb	r3, r3
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff4d 	bl	8001d80 <TM_HD44780_Cmd>
}
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	0800201c 	.word	0x0800201c
 8001ef4:	2000007c 	.word	0x2000007c

08001ef8 <TM_HD44780_InitPins>:

static void TM_HD44780_InitPins(void) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af02      	add	r7, sp, #8
	/* Init all pins */
	TM_GPIO_Init(HD44780_RS_PORT, HD44780_RS_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8001efe:	2300      	movs	r3, #0
 8001f00:	9301      	str	r3, [sp, #4]
 8001f02:	2300      	movs	r3, #0
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	2300      	movs	r3, #0
 8001f08:	2201      	movs	r2, #1
 8001f0a:	2104      	movs	r1, #4
 8001f0c:	4828      	ldr	r0, [pc, #160]	; (8001fb0 <TM_HD44780_InitPins+0xb8>)
 8001f0e:	f7ff fd51 	bl	80019b4 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_E_PORT, HD44780_E_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8001f12:	2300      	movs	r3, #0
 8001f14:	9301      	str	r3, [sp, #4]
 8001f16:	2300      	movs	r3, #0
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	2180      	movs	r1, #128	; 0x80
 8001f20:	4823      	ldr	r0, [pc, #140]	; (8001fb0 <TM_HD44780_InitPins+0xb8>)
 8001f22:	f7ff fd47 	bl	80019b4 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_D4_PORT, HD44780_D4_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8001f26:	2300      	movs	r3, #0
 8001f28:	9301      	str	r3, [sp, #4]
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	2201      	movs	r2, #1
 8001f32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f36:	481f      	ldr	r0, [pc, #124]	; (8001fb4 <TM_HD44780_InitPins+0xbc>)
 8001f38:	f7ff fd3c 	bl	80019b4 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_D5_PORT, HD44780_D5_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	9301      	str	r3, [sp, #4]
 8001f40:	2300      	movs	r3, #0
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	2300      	movs	r3, #0
 8001f46:	2201      	movs	r2, #1
 8001f48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f4c:	4819      	ldr	r0, [pc, #100]	; (8001fb4 <TM_HD44780_InitPins+0xbc>)
 8001f4e:	f7ff fd31 	bl	80019b4 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_D6_PORT, HD44780_D6_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8001f52:	2300      	movs	r3, #0
 8001f54:	9301      	str	r3, [sp, #4]
 8001f56:	2300      	movs	r3, #0
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f62:	4813      	ldr	r0, [pc, #76]	; (8001fb0 <TM_HD44780_InitPins+0xb8>)
 8001f64:	f7ff fd26 	bl	80019b4 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_D7_PORT, HD44780_D7_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8001f68:	2300      	movs	r3, #0
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	2300      	movs	r3, #0
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f78:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <TM_HD44780_InitPins+0xb8>)
 8001f7a:	f7ff fd1b 	bl	80019b4 <TM_GPIO_Init>
	
	/* Set pins low */
	TM_GPIO_SetPinLow(HD44780_RS_PORT, HD44780_RS_PIN);
 8001f7e:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <TM_HD44780_InitPins+0xb8>)
 8001f80:	2204      	movs	r2, #4
 8001f82:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_E_PORT, HD44780_E_PIN);
 8001f84:	4b0a      	ldr	r3, [pc, #40]	; (8001fb0 <TM_HD44780_InitPins+0xb8>)
 8001f86:	2280      	movs	r2, #128	; 0x80
 8001f88:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_D4_PORT, HD44780_D4_PIN);
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	; (8001fb4 <TM_HD44780_InitPins+0xbc>)
 8001f8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f90:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_D5_PORT, HD44780_D5_PIN);
 8001f92:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <TM_HD44780_InitPins+0xbc>)
 8001f94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f98:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_D6_PORT, HD44780_D6_PIN);
 8001f9a:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <TM_HD44780_InitPins+0xb8>)
 8001f9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fa0:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_D7_PORT, HD44780_D7_PIN);
 8001fa2:	4b03      	ldr	r3, [pc, #12]	; (8001fb0 <TM_HD44780_InitPins+0xb8>)
 8001fa4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fa8:	835a      	strh	r2, [r3, #26]
}
 8001faa:	bf00      	nop
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40020400 	.word	0x40020400
 8001fb4:	40020800 	.word	0x40020800

08001fb8 <__libc_init_array>:
 8001fb8:	b570      	push	{r4, r5, r6, lr}
 8001fba:	4e0d      	ldr	r6, [pc, #52]	; (8001ff0 <__libc_init_array+0x38>)
 8001fbc:	4c0d      	ldr	r4, [pc, #52]	; (8001ff4 <__libc_init_array+0x3c>)
 8001fbe:	1ba4      	subs	r4, r4, r6
 8001fc0:	10a4      	asrs	r4, r4, #2
 8001fc2:	2500      	movs	r5, #0
 8001fc4:	42a5      	cmp	r5, r4
 8001fc6:	d109      	bne.n	8001fdc <__libc_init_array+0x24>
 8001fc8:	4e0b      	ldr	r6, [pc, #44]	; (8001ff8 <__libc_init_array+0x40>)
 8001fca:	4c0c      	ldr	r4, [pc, #48]	; (8001ffc <__libc_init_array+0x44>)
 8001fcc:	f000 f828 	bl	8002020 <_init>
 8001fd0:	1ba4      	subs	r4, r4, r6
 8001fd2:	10a4      	asrs	r4, r4, #2
 8001fd4:	2500      	movs	r5, #0
 8001fd6:	42a5      	cmp	r5, r4
 8001fd8:	d105      	bne.n	8001fe6 <__libc_init_array+0x2e>
 8001fda:	bd70      	pop	{r4, r5, r6, pc}
 8001fdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001fe0:	4798      	blx	r3
 8001fe2:	3501      	adds	r5, #1
 8001fe4:	e7ee      	b.n	8001fc4 <__libc_init_array+0xc>
 8001fe6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001fea:	4798      	blx	r3
 8001fec:	3501      	adds	r5, #1
 8001fee:	e7f2      	b.n	8001fd6 <__libc_init_array+0x1e>
 8001ff0:	08002038 	.word	0x08002038
 8001ff4:	08002038 	.word	0x08002038
 8001ff8:	08002038 	.word	0x08002038
 8001ffc:	0800203c 	.word	0x0800203c
 8002000:	00006425 	.word	0x00006425
 8002004:	42464446 	.word	0x42464446
 8002008:	00000000 	.word	0x00000000
 800200c:	20202020 	.word	0x20202020
 8002010:	00002020 	.word	0x00002020
 8002014:	42464446 	.word	0x42464446
 8002018:	00000000 	.word	0x00000000
 800201c:	54144000 	.word	0x54144000

08002020 <_init>:
 8002020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002022:	bf00      	nop
 8002024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002026:	bc08      	pop	{r3}
 8002028:	469e      	mov	lr, r3
 800202a:	4770      	bx	lr

0800202c <_fini>:
 800202c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800202e:	bf00      	nop
 8002030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002032:	bc08      	pop	{r3}
 8002034:	469e      	mov	lr, r3
 8002036:	4770      	bx	lr
