2014-01-02T17:26:00 - Refactor for clarity, might break a few tests though (fpga-verilog-lab)
