INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_audioserdeserz/project_audioserdeserz.srcs/sources_1/new/clockgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_audioserdeserz/project_audioserdeserz.srcs/sim_1/new/clockgen_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator_tb
