//
// Copyright (c) MPC Data Limited 2007. All Rights Reserved.
//
//------------------------------------------------------------------------------
//
//  File:  am3x_mcasp.h
//
//  AM3X McASP Peripheral Register Definitions.
//  


#ifndef __AM3X_MCASP_H
#define __AM3X_MCASP_H

typedef struct __MCASPREGS__ {
    volatile UINT32 PID;                    /* 0x000 */
    volatile UINT32 PWRDEMU;                /* 0x004 */
    volatile UINT32 RSVD_008_00C[2];        /* 0x000 */
    volatile UINT32 PFUNC;                  /* 0x010 */
    volatile UINT32 PDIR;                   /* 0x014 */
    volatile UINT32 PDOUT;                  /* 0x018 */
    union {
        volatile UINT32 PDIN;               /* 0x01C */
        volatile UINT32 PDSET;              /* 0x01C */
    };
    volatile UINT32 PDCLR;                  /* 0x020 */
    volatile UINT32 RSVD_024_02C[3];
    volatile UINT32 TLGC;                   /* 0x030 */
    volatile UINT32 TLMR;                   /* 0x034 */
    volatile UINT32 RSVD_038_040[3];
    volatile UINT32 GBLCTL;                 /* 0x044 */
    volatile UINT32 AMUTE;                  /* 0x048 */
    volatile UINT32 DLBCTL;                 /* 0x04C */
    volatile UINT32 DITCTL;                 /* 0x050 */
    volatile UINT32 RSVD_054_05C[3];
    volatile UINT32 RGBLCTL;                /* 0x060 */
    volatile UINT32 RMASK;                  /* 0x064 */
    volatile UINT32 RFMT;                   /* 0x068 */
    volatile UINT32 AFSRCTL;                /* 0x06C */
    volatile UINT32 ACLKRCTL;               /* 0x070 */
    volatile UINT32 AHCLKRCTL;              /* 0x074 */
    volatile UINT32 RTDM;                   /* 0x078 */
    volatile UINT32 RINTCTL;                /* 0x07C */
    volatile UINT32 RSTAT;                  /* 0x080 */
    volatile UINT32 RSLOT;                  /* 0x084 */
    volatile UINT32 RCLKCHK;                /* 0x088 */
    volatile UINT32 REVTCTL;                /* 0x08C */
    volatile UINT32 RSVD_090_9C[4];
    volatile UINT32 XGBLCTL;                /* 0x0A0 */
    volatile UINT32 XMASK;                  /* 0x0A4 */
    volatile UINT32 XFMT;                   /* 0x0A8 */
    volatile UINT32 AFSXCTL;                /* 0x0AC */
    volatile UINT32 ACLKXCTL;               /* 0x0B0 */
    volatile UINT32 AHCLKXCTL;              /* 0x0B4 */
    volatile UINT32 XTDM;                   /* 0x0B8 */
    volatile UINT32 XINTCTL;                /* 0x0BC */
    volatile UINT32 XSTAT;                  /* 0x0C0 */
    volatile UINT32 XSLOT;                  /* 0x0C4 */
    volatile UINT32 XCLKCHK;                /* 0x0C8 */
    volatile UINT32 XEVTCTL;                /* 0x0CC */
    volatile UINT32 RSVD_0D0_0FC[12];
    volatile UINT32 DITCSRA0;               /* 0x100 */
    volatile UINT32 DITCSRA1;               /* 0x104 */
    volatile UINT32 DITCSRA2;               /* 0x108 */
    volatile UINT32 DITCSRA3;               /* 0x10C */
    volatile UINT32 DITCSRA4;               /* 0x110 */
    volatile UINT32 DITCSRA5;               /* 0x114 */
    volatile UINT32 DITCSRB0;               /* 0x118 */
    volatile UINT32 DITCSRB1;               /* 0x11C */
    volatile UINT32 DITCSRB2;               /* 0x120 */
    volatile UINT32 DITCSRB3;               /* 0x124 */
    volatile UINT32 DITCSRB4;               /* 0x128 */
    volatile UINT32 DITCSRB5;               /* 0x12C */
    volatile UINT32 DITUDRA0;               /* 0x130 */
    volatile UINT32 DITUDRA1;               /* 0x134 */
    volatile UINT32 DITUDRA2;               /* 0x138 */
    volatile UINT32 DITUDRA3;               /* 0x13C */
    volatile UINT32 DITUDRA4;               /* 0x140 */
    volatile UINT32 DITUDRA5;               /* 0x144 */
    volatile UINT32 DITUDRB0;               /* 0x148 */
    volatile UINT32 DITUDRB1;               /* 0x14C */
    volatile UINT32 DITUDRB2;               /* 0x150 */
    volatile UINT32 DITUDRB3;               /* 0x154 */
    volatile UINT32 DITUDRB4;               /* 0x158 */
    volatile UINT32 DITUDRB5;               /* 0x15C */
    volatile UINT32 RSVD_160_17C[8];
    volatile UINT32 SRCTL0;                 /* 0x180 */
    volatile UINT32 SRCTL1;                 /* 0x184 */
    volatile UINT32 SRCTL2;                 /* 0x188 */
    volatile UINT32 SRCTL3;                 /* 0x18C */
    volatile UINT32 SRCTL4;                 /* 0x190 */
    volatile UINT32 SRCTL5;                 /* 0x194 */
    volatile UINT32 SRCTL6;                 /* 0x198 */
    volatile UINT32 SRCTL7;                 /* 0x19C */
    volatile UINT32 SRCTL8;                 /* 0x1A0 */
    volatile UINT32 SRCTL9;                 /* 0x1A4 */
    volatile UINT32 SRCTL10;                /* 0x1A8 */
    volatile UINT32 SRCTL11;                /* 0x1AC */
    volatile UINT32 SRCTL12;                /* 0x1B0 */
    volatile UINT32 SRCTL13;                /* 0x1B4 */
    volatile UINT32 SRCTL14;                /* 0x1B8 */
    volatile UINT32 SRCTL15;                /* 0x1BC */
    volatile UINT32 RSVD_1C0_1FC[16];
    volatile UINT32 XBUF0;                  /* 0x200 */
    volatile UINT32 XBUF1;                  /* 0x204 */
    volatile UINT32 XBUF2;                  /* 0x208 */
    volatile UINT32 XBUF3;                  /* 0x20C */
    volatile UINT32 XBUF4;                  /* 0x210 */
    volatile UINT32 XBUF5;                  /* 0x214 */
    volatile UINT32 XBUF6;                  /* 0x218 */
    volatile UINT32 XBUF7;                  /* 0x21C */
    volatile UINT32 XBUF8;                  /* 0x220 */
    volatile UINT32 XBUF9;                  /* 0x224 */
    volatile UINT32 XBUF10;                 /* 0x228 */
    volatile UINT32 XBUF11;                 /* 0x22C */
    volatile UINT32 XBUF12;                 /* 0x230 */
    volatile UINT32 XBUF13;                 /* 0x234 */
    volatile UINT32 XBUF14;                 /* 0x238 */
    volatile UINT32 XBUF15;                 /* 0x23C */
    volatile UINT32 RSVD_240_27C[16];
    volatile UINT32 RBUF0;                  /* 0x280 */
    volatile UINT32 RBUF1;                  /* 0x284 */
    volatile UINT32 RBUF2;                  /* 0x288 */
    volatile UINT32 RBUF3;                  /* 0x28C */
    volatile UINT32 RBUF4;                  /* 0x290 */
    volatile UINT32 RBUF5;                  /* 0x294 */
    volatile UINT32 RBUF6;                  /* 0x298 */
    volatile UINT32 RBUF7;                  /* 0x29C */
    volatile UINT32 RBUF8;                  /* 0x2A0 */
    volatile UINT32 RBUF9;                  /* 0x2A4 */
    volatile UINT32 RBUF10;                 /* 0x2A8 */
    volatile UINT32 RBUF11;                 /* 0x2AC */
    volatile UINT32 RBUF12;                 /* 0x2B0 */
    volatile UINT32 RBUF13;                 /* 0x2B4 */
    volatile UINT32 RBUF14;                 /* 0x2B8 */
    volatile UINT32 RBUF15;                 /* 0x2BC */
} AM3X_MCASP_REGS, *PMCASPREGS;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* PID */

#define AM3X_MCASP_PID_TYPE_MASK          (0x00FF0000)
#define AM3X_MCASP_PID_TYPE_SHIFT         (0x00000010)
#define AM3X_MCASP_PID_TYPE_RESETVAL      (0x00000010)

#define AM3X_MCASP_PID_CLASS_MASK         (0x0000FF00)
#define AM3X_MCASP_PID_CLASS_SHIFT        (0x00000008)
#define AM3X_MCASP_PID_CLASS_RESETVAL     (0x00000001)

#define AM3X_MCASP_PID_REV_MASK           (0x000000FF)
#define AM3X_MCASP_PID_REV_SHIFT          (0x00000000)
#define AM3X_MCASP_PID_REV_RESETVAL       (0x00000001)

#define AM3X_MCASP_PID_RESETVAL           (0x00100101)

/* PWRDEMU */

#define AM3X_MCASP_PWRDEMU_SOFT_MASK    (0x00000002)
#define AM3X_MCASP_PWRDEMU_SOFT_SHIFT   (0x00000001)
#define AM3X_MCASP_PWRDEMU_SOFT_RESETVAL (0x00000000)

#define AM3X_MCASP_PWRDEMU_FREE_MASK    (0x00000001)
#define AM3X_MCASP_PWRDEMU_FREE_SHIFT   (0x00000000)
#define AM3X_MCASP_PWRDEMU_FREE_RESETVAL (0x00000000)

/*----FREE Tokens----*/
#define AM3X_MCASP_PWRDEMU_FREE_OFF     (0x00000000)
#define AM3X_MCASP_PWRDEMU_FREE_ON      (0x00000001)

#define AM3X_MCASP_PWRDEMU_RESETVAL     (0x00000000)

/* PFUNC */

#define AM3X_MCASP_PFUNC_AFSR_MASK        (0x80000000)
#define AM3X_MCASP_PFUNC_AFSR_SHIFT       (0x0000001F)
#define AM3X_MCASP_PFUNC_AFSR_RESETVAL    (0x00000000)

/*----AFSR Tokens----*/
#define AM3X_MCASP_PFUNC_AFSR_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AFSR_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AHCLKR_MASK      (0x40000000)
#define AM3X_MCASP_PFUNC_AHCLKR_SHIFT     (0x0000001E)
#define AM3X_MCASP_PFUNC_AHCLKR_RESETVAL  (0x00000000)

/*----AHCLKR Tokens----*/
#define AM3X_MCASP_PFUNC_AHCLKR_MCASP     (0x00000000)
#define AM3X_MCASP_PFUNC_AHCLKR_GPIO      (0x00000001)

#define AM3X_MCASP_PFUNC_ACLKR_MASK       (0x20000000)
#define AM3X_MCASP_PFUNC_ACLKR_SHIFT      (0x0000001D)
#define AM3X_MCASP_PFUNC_ACLKR_RESETVAL   (0x00000000)

/*----ACLKR Tokens----*/
#define AM3X_MCASP_PFUNC_ACLKR_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_ACLKR_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AFSX_MASK        (0x10000000)
#define AM3X_MCASP_PFUNC_AFSX_SHIFT       (0x0000001C)
#define AM3X_MCASP_PFUNC_AFSX_RESETVAL    (0x00000000)

/*----AFSX Tokens----*/
#define AM3X_MCASP_PFUNC_AFSX_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AFSX_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AHCLKX_MASK      (0x08000000)
#define AM3X_MCASP_PFUNC_AHCLKX_SHIFT     (0x0000001B)
#define AM3X_MCASP_PFUNC_AHCLKX_RESETVAL  (0x00000000)

/*----AHCLKX Tokens----*/
#define AM3X_MCASP_PFUNC_AHCLKX_MCASP     (0x00000000)
#define AM3X_MCASP_PFUNC_AHCLKX_GPIO      (0x00000001)

#define AM3X_MCASP_PFUNC_ACLKX_MASK       (0x04000000)
#define AM3X_MCASP_PFUNC_ACLKX_SHIFT      (0x0000001A)
#define AM3X_MCASP_PFUNC_ACLKX_RESETVAL   (0x00000000)

/*----ACLKX Tokens----*/
#define AM3X_MCASP_PFUNC_ACLKX_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_ACLKX_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AMUTE_MASK       (0x02000000)
#define AM3X_MCASP_PFUNC_AMUTE_SHIFT      (0x00000019)
#define AM3X_MCASP_PFUNC_AMUTE_RESETVAL   (0x00000000)

/*----AMUTE Tokens----*/
#define AM3X_MCASP_PFUNC_AMUTE_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_AMUTE_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AXR15_MASK       (0x00008000)
#define AM3X_MCASP_PFUNC_AXR15_SHIFT      (0x0000000F)
#define AM3X_MCASP_PFUNC_AXR15_RESETVAL   (0x00000000)

/*----AXR15 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR15_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_AXR15_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AXR14_MASK       (0x00004000)
#define AM3X_MCASP_PFUNC_AXR14_SHIFT      (0x0000000E)
#define AM3X_MCASP_PFUNC_AXR14_RESETVAL   (0x00000000)

/*----AXR14 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR14_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_AXR14_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AXR13_MASK       (0x00002000)
#define AM3X_MCASP_PFUNC_AXR13_SHIFT      (0x0000000D)
#define AM3X_MCASP_PFUNC_AXR13_RESETVAL   (0x00000000)

/*----AXR13 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR13_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_AXR13_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AXR12_MASK       (0x00001000)
#define AM3X_MCASP_PFUNC_AXR12_SHIFT      (0x0000000C)
#define AM3X_MCASP_PFUNC_AXR12_RESETVAL   (0x00000000)

/*----AXR12 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR12_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_AXR12_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AXR11_MASK       (0x00000800)
#define AM3X_MCASP_PFUNC_AXR11_SHIFT      (0x0000000B)
#define AM3X_MCASP_PFUNC_AXR11_RESETVAL   (0x00000000)

/*----AXR11 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR11_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_AXR11_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AXR10_MASK       (0x00000400)
#define AM3X_MCASP_PFUNC_AXR10_SHIFT      (0x0000000A)
#define AM3X_MCASP_PFUNC_AXR10_RESETVAL   (0x00000000)

/*----AXR10 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR10_MCASP      (0x00000000)
#define AM3X_MCASP_PFUNC_AXR10_GPIO       (0x00000001)

#define AM3X_MCASP_PFUNC_AXR9_MASK        (0x00000200)
#define AM3X_MCASP_PFUNC_AXR9_SHIFT       (0x00000009)
#define AM3X_MCASP_PFUNC_AXR9_RESETVAL    (0x00000000)

/*----AXR9 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR9_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR9_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR8_MASK        (0x00000100)
#define AM3X_MCASP_PFUNC_AXR8_SHIFT       (0x00000008)
#define AM3X_MCASP_PFUNC_AXR8_RESETVAL    (0x00000000)

/*----AXR8 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR8_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR8_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR7_MASK        (0x00000080)
#define AM3X_MCASP_PFUNC_AXR7_SHIFT       (0x00000007)
#define AM3X_MCASP_PFUNC_AXR7_RESETVAL    (0x00000000)

/*----AXR7 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR7_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR7_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR6_MASK        (0x00000040)
#define AM3X_MCASP_PFUNC_AXR6_SHIFT       (0x00000006)
#define AM3X_MCASP_PFUNC_AXR6_RESETVAL    (0x00000000)

/*----AXR6 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR6_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR6_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR5_MASK        (0x00000020)
#define AM3X_MCASP_PFUNC_AXR5_SHIFT       (0x00000005)
#define AM3X_MCASP_PFUNC_AXR5_RESETVAL    (0x00000000)

/*----AXR5 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR5_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR5_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR4_MASK        (0x00000010)
#define AM3X_MCASP_PFUNC_AXR4_SHIFT       (0x00000004)
#define AM3X_MCASP_PFUNC_AXR4_RESETVAL    (0x00000000)

/*----AXR4 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR4_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR4_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR3_MASK        (0x00000008)
#define AM3X_MCASP_PFUNC_AXR3_SHIFT       (0x00000003)
#define AM3X_MCASP_PFUNC_AXR3_RESETVAL    (0x00000000)

/*----AXR3 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR3_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR3_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR2_MASK        (0x00000004)
#define AM3X_MCASP_PFUNC_AXR2_SHIFT       (0x00000002)
#define AM3X_MCASP_PFUNC_AXR2_RESETVAL    (0x00000000)

/*----AXR2 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR2_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR2_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR1_MASK        (0x00000002)
#define AM3X_MCASP_PFUNC_AXR1_SHIFT       (0x00000001)
#define AM3X_MCASP_PFUNC_AXR1_RESETVAL    (0x00000000)

/*----AXR1 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR1_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR1_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_AXR0_MASK        (0x00000001)
#define AM3X_MCASP_PFUNC_AXR0_SHIFT       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR0_RESETVAL    (0x00000000)

/*----AXR0 Tokens----*/
#define AM3X_MCASP_PFUNC_AXR0_MCASP       (0x00000000)
#define AM3X_MCASP_PFUNC_AXR0_GPIO        (0x00000001)

#define AM3X_MCASP_PFUNC_RESETVAL         (0x00000000)

/* PDIR */

#define AM3X_MCASP_PDIR_AFSR_MASK         (0x80000000)
#define AM3X_MCASP_PDIR_AFSR_SHIFT        (0x0000001F)
#define AM3X_MCASP_PDIR_AFSR_RESETVAL     (0x00000000)

/*----AFSR Tokens----*/
#define AM3X_MCASP_PDIR_AFSR_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AFSR_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AHCLKR_MASK       (0x40000000)
#define AM3X_MCASP_PDIR_AHCLKR_SHIFT      (0x0000001E)
#define AM3X_MCASP_PDIR_AHCLKR_RESETVAL   (0x00000000)

/*----AHCLKR Tokens----*/
#define AM3X_MCASP_PDIR_AHCLKR_INPUT      (0x00000000)
#define AM3X_MCASP_PDIR_AHCLKR_OUTPUT     (0x00000001)

#define AM3X_MCASP_PDIR_ACLKR_MASK        (0x20000000)
#define AM3X_MCASP_PDIR_ACLKR_SHIFT       (0x0000001D)
#define AM3X_MCASP_PDIR_ACLKR_RESETVAL    (0x00000000)

/*----ACLKR Tokens----*/
#define AM3X_MCASP_PDIR_ACLKR_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_ACLKR_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AFSX_MASK         (0x10000000)
#define AM3X_MCASP_PDIR_AFSX_SHIFT        (0x0000001C)
#define AM3X_MCASP_PDIR_AFSX_RESETVAL     (0x00000000)

/*----AFSX Tokens----*/
#define AM3X_MCASP_PDIR_AFSX_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AFSX_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AHCLKX_MASK       (0x08000000)
#define AM3X_MCASP_PDIR_AHCLKX_SHIFT      (0x0000001B)
#define AM3X_MCASP_PDIR_AHCLKX_RESETVAL   (0x00000000)

/*----AHCLKX Tokens----*/
#define AM3X_MCASP_PDIR_AHCLKX_INPUT      (0x00000000)
#define AM3X_MCASP_PDIR_AHCLKX_OUTPUT     (0x00000001)

#define AM3X_MCASP_PDIR_ACLKX_MASK        (0x04000000)
#define AM3X_MCASP_PDIR_ACLKX_SHIFT       (0x0000001A)
#define AM3X_MCASP_PDIR_ACLKX_RESETVAL    (0x00000000)

/*----ACLKX Tokens----*/
#define AM3X_MCASP_PDIR_ACLKX_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_ACLKX_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AMUTE_MASK        (0x02000000)
#define AM3X_MCASP_PDIR_AMUTE_SHIFT       (0x00000019)
#define AM3X_MCASP_PDIR_AMUTE_RESETVAL    (0x00000000)

/*----AMUTE Tokens----*/
#define AM3X_MCASP_PDIR_AMUTE_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_AMUTE_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AXR15_MASK        (0x00008000)
#define AM3X_MCASP_PDIR_AXR15_SHIFT       (0x0000000F)
#define AM3X_MCASP_PDIR_AXR15_RESETVAL    (0x00000000)

/*----AXR15 Tokens----*/
#define AM3X_MCASP_PDIR_AXR15_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_AXR15_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AXR14_MASK        (0x00004000)
#define AM3X_MCASP_PDIR_AXR14_SHIFT       (0x0000000E)
#define AM3X_MCASP_PDIR_AXR14_RESETVAL    (0x00000000)

/*----AXR14 Tokens----*/
#define AM3X_MCASP_PDIR_AXR14_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_AXR14_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AXR13_MASK        (0x00002000)
#define AM3X_MCASP_PDIR_AXR13_SHIFT       (0x0000000D)
#define AM3X_MCASP_PDIR_AXR13_RESETVAL    (0x00000000)

/*----AXR13 Tokens----*/
#define AM3X_MCASP_PDIR_AXR13_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_AXR13_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AXR12_MASK        (0x00001000)
#define AM3X_MCASP_PDIR_AXR12_SHIFT       (0x0000000C)
#define AM3X_MCASP_PDIR_AXR12_RESETVAL    (0x00000000)

/*----AXR12 Tokens----*/
#define AM3X_MCASP_PDIR_AXR12_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_AXR12_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AXR11_MASK        (0x00000800)
#define AM3X_MCASP_PDIR_AXR11_SHIFT       (0x0000000B)
#define AM3X_MCASP_PDIR_AXR11_RESETVAL    (0x00000000)

/*----AXR11 Tokens----*/
#define AM3X_MCASP_PDIR_AXR11_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_AXR11_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AXR10_MASK        (0x00000400)
#define AM3X_MCASP_PDIR_AXR10_SHIFT       (0x0000000A)
#define AM3X_MCASP_PDIR_AXR10_RESETVAL    (0x00000000)

/*----AXR10 Tokens----*/
#define AM3X_MCASP_PDIR_AXR10_INPUT       (0x00000000)
#define AM3X_MCASP_PDIR_AXR10_OUTPUT      (0x00000001)

#define AM3X_MCASP_PDIR_AXR9_MASK         (0x00000200)
#define AM3X_MCASP_PDIR_AXR9_SHIFT        (0x00000009)
#define AM3X_MCASP_PDIR_AXR9_RESETVAL     (0x00000000)

/*----AXR9 Tokens----*/
#define AM3X_MCASP_PDIR_AXR9_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR9_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR8_MASK         (0x00000100)
#define AM3X_MCASP_PDIR_AXR8_SHIFT        (0x00000008)
#define AM3X_MCASP_PDIR_AXR8_RESETVAL     (0x00000000)

/*----AXR8 Tokens----*/
#define AM3X_MCASP_PDIR_AXR8_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR8_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR7_MASK         (0x00000080)
#define AM3X_MCASP_PDIR_AXR7_SHIFT        (0x00000007)
#define AM3X_MCASP_PDIR_AXR7_RESETVAL     (0x00000000)

/*----AXR7 Tokens----*/
#define AM3X_MCASP_PDIR_AXR7_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR7_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR6_MASK         (0x00000040)
#define AM3X_MCASP_PDIR_AXR6_SHIFT        (0x00000006)
#define AM3X_MCASP_PDIR_AXR6_RESETVAL     (0x00000000)

/*----AXR6 Tokens----*/
#define AM3X_MCASP_PDIR_AXR6_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR6_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR5_MASK         (0x00000020)
#define AM3X_MCASP_PDIR_AXR5_SHIFT        (0x00000005)
#define AM3X_MCASP_PDIR_AXR5_RESETVAL     (0x00000000)

/*----AXR5 Tokens----*/
#define AM3X_MCASP_PDIR_AXR5_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR5_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR4_MASK         (0x00000010)
#define AM3X_MCASP_PDIR_AXR4_SHIFT        (0x00000004)
#define AM3X_MCASP_PDIR_AXR4_RESETVAL     (0x00000000)

/*----AXR4 Tokens----*/
#define AM3X_MCASP_PDIR_AXR4_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR4_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR3_MASK         (0x00000008)
#define AM3X_MCASP_PDIR_AXR3_SHIFT        (0x00000003)
#define AM3X_MCASP_PDIR_AXR3_RESETVAL     (0x00000000)

/*----AXR3 Tokens----*/
#define AM3X_MCASP_PDIR_AXR3_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR3_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR2_MASK         (0x00000004)
#define AM3X_MCASP_PDIR_AXR2_SHIFT        (0x00000002)
#define AM3X_MCASP_PDIR_AXR2_RESETVAL     (0x00000000)

/*----AXR2 Tokens----*/
#define AM3X_MCASP_PDIR_AXR2_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR2_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR1_MASK         (0x00000002)
#define AM3X_MCASP_PDIR_AXR1_SHIFT        (0x00000001)
#define AM3X_MCASP_PDIR_AXR1_RESETVAL     (0x00000000)

/*----AXR1 Tokens----*/
#define AM3X_MCASP_PDIR_AXR1_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR1_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_AXR0_MASK         (0x00000001)
#define AM3X_MCASP_PDIR_AXR0_SHIFT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR0_RESETVAL     (0x00000000)

/*----AXR0 Tokens----*/
#define AM3X_MCASP_PDIR_AXR0_INPUT        (0x00000000)
#define AM3X_MCASP_PDIR_AXR0_OUTPUT       (0x00000001)

#define AM3X_MCASP_PDIR_RESETVAL          (0x00000000)

/* PDOUT */

#define AM3X_MCASP_PDOUT_AFSR_MASK        (0x80000000)
#define AM3X_MCASP_PDOUT_AFSR_SHIFT       (0x0000001F)
#define AM3X_MCASP_PDOUT_AFSR_RESETVAL    (0x00000000)

/*----AFSR Tokens----*/
#define AM3X_MCASP_PDOUT_AFSR_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AFSR_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AHCLKR_MASK      (0x40000000)
#define AM3X_MCASP_PDOUT_AHCLKR_SHIFT     (0x0000001E)
#define AM3X_MCASP_PDOUT_AHCLKR_RESETVAL  (0x00000000)

/*----AHCLKR Tokens----*/
#define AM3X_MCASP_PDOUT_AHCLKR_DRIVE_LOW (0x00000000)
#define AM3X_MCASP_PDOUT_AHCLKR_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_ACLKR_MASK       (0x20000000)
#define AM3X_MCASP_PDOUT_ACLKR_SHIFT      (0x0000001D)
#define AM3X_MCASP_PDOUT_ACLKR_RESETVAL   (0x00000000)

/*----ACLKR Tokens----*/
#define AM3X_MCASP_PDOUT_ACLKR_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_ACLKR_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AFSX_MASK        (0x10000000)
#define AM3X_MCASP_PDOUT_AFSX_SHIFT       (0x0000001C)
#define AM3X_MCASP_PDOUT_AFSX_RESETVAL    (0x00000000)

/*----AFSX Tokens----*/
#define AM3X_MCASP_PDOUT_AFSX_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AFSX_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AHCLKX_MASK      (0x08000000)
#define AM3X_MCASP_PDOUT_AHCLKX_SHIFT     (0x0000001B)
#define AM3X_MCASP_PDOUT_AHCLKX_RESETVAL  (0x00000000)

/*----AHCLKX Tokens----*/
#define AM3X_MCASP_PDOUT_AHCLKX_DRIVE_LOW (0x00000000)
#define AM3X_MCASP_PDOUT_AHCLKX_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_ACLKX_MASK       (0x04000000)
#define AM3X_MCASP_PDOUT_ACLKX_SHIFT      (0x0000001A)
#define AM3X_MCASP_PDOUT_ACLKX_RESETVAL   (0x00000000)

/*----ACLKX Tokens----*/
#define AM3X_MCASP_PDOUT_ACLKX_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_ACLKX_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AMUTE_MASK       (0x02000000)
#define AM3X_MCASP_PDOUT_AMUTE_SHIFT      (0x00000019)
#define AM3X_MCASP_PDOUT_AMUTE_RESETVAL   (0x00000000)

/*----AMUTE Tokens----*/
#define AM3X_MCASP_PDOUT_AMUTE_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_AMUTE_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AXR15_MASK       (0x00008000)
#define AM3X_MCASP_PDOUT_AXR15_SHIFT      (0x0000000F)
#define AM3X_MCASP_PDOUT_AXR15_RESETVAL   (0x00000000)

/*----AXR15 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR15_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_AXR15_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AXR14_MASK       (0x00004000)
#define AM3X_MCASP_PDOUT_AXR14_SHIFT      (0x0000000E)
#define AM3X_MCASP_PDOUT_AXR14_RESETVAL   (0x00000000)

/*----AXR14 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR14_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_AXR14_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AXR13_MASK       (0x00002000)
#define AM3X_MCASP_PDOUT_AXR13_SHIFT      (0x0000000D)
#define AM3X_MCASP_PDOUT_AXR13_RESETVAL   (0x00000000)

/*----AXR13 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR13_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_AXR13_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AXR12_MASK       (0x00001000)
#define AM3X_MCASP_PDOUT_AXR12_SHIFT      (0x0000000C)
#define AM3X_MCASP_PDOUT_AXR12_RESETVAL   (0x00000000)

/*----AXR12 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR12_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_AXR12_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AXR11_MASK       (0x00000800)
#define AM3X_MCASP_PDOUT_AXR11_SHIFT      (0x0000000B)
#define AM3X_MCASP_PDOUT_AXR11_RESETVAL   (0x00000000)

/*----AXR11 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR11_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_AXR11_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AXR10_MASK       (0x00000400)
#define AM3X_MCASP_PDOUT_AXR10_SHIFT      (0x0000000A)
#define AM3X_MCASP_PDOUT_AXR10_RESETVAL   (0x00000000)

/*----AXR10 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR10_DRIVE_LOW  (0x00000000)
#define AM3X_MCASP_PDOUT_AXR10_DRIVE_HIGH (0x00000001)

#define AM3X_MCASP_PDOUT_AXR9_MASK        (0x00000200)
#define AM3X_MCASP_PDOUT_AXR9_SHIFT       (0x00000009)
#define AM3X_MCASP_PDOUT_AXR9_RESETVAL    (0x00000000)

/*----AXR9 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR9_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR9_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR8_MASK        (0x00000100)
#define AM3X_MCASP_PDOUT_AXR8_SHIFT       (0x00000008)
#define AM3X_MCASP_PDOUT_AXR8_RESETVAL    (0x00000000)

/*----AXR8 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR8_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR8_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR7_MASK        (0x00000080)
#define AM3X_MCASP_PDOUT_AXR7_SHIFT       (0x00000007)
#define AM3X_MCASP_PDOUT_AXR7_RESETVAL    (0x00000000)

/*----AXR7 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR7_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR7_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR6_MASK        (0x00000040)
#define AM3X_MCASP_PDOUT_AXR6_SHIFT       (0x00000006)
#define AM3X_MCASP_PDOUT_AXR6_RESETVAL    (0x00000000)

/*----AXR6 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR6_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR6_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR5_MASK        (0x00000020)
#define AM3X_MCASP_PDOUT_AXR5_SHIFT       (0x00000005)
#define AM3X_MCASP_PDOUT_AXR5_RESETVAL    (0x00000000)

/*----AXR5 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR5_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR5_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR4_MASK        (0x00000010)
#define AM3X_MCASP_PDOUT_AXR4_SHIFT       (0x00000004)
#define AM3X_MCASP_PDOUT_AXR4_RESETVAL    (0x00000000)

/*----AXR4 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR4_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR4_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR3_MASK        (0x00000008)
#define AM3X_MCASP_PDOUT_AXR3_SHIFT       (0x00000003)
#define AM3X_MCASP_PDOUT_AXR3_RESETVAL    (0x00000000)

/*----AXR3 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR3_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR3_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR2_MASK        (0x00000004)
#define AM3X_MCASP_PDOUT_AXR2_SHIFT       (0x00000002)
#define AM3X_MCASP_PDOUT_AXR2_RESETVAL    (0x00000000)

/*----AXR2 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR2_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR2_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR1_MASK        (0x00000002)
#define AM3X_MCASP_PDOUT_AXR1_SHIFT       (0x00000001)
#define AM3X_MCASP_PDOUT_AXR1_RESETVAL    (0x00000000)

/*----AXR1 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR1_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR1_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_AXR0_MASK        (0x00000001)
#define AM3X_MCASP_PDOUT_AXR0_SHIFT       (0x00000000)
#define AM3X_MCASP_PDOUT_AXR0_RESETVAL    (0x00000000)

/*----AXR0 Tokens----*/
#define AM3X_MCASP_PDOUT_AXR0_DRIVE_LOW   (0x00000000)
#define AM3X_MCASP_PDOUT_AXR0_DRIVE_HIGH  (0x00000001)

#define AM3X_MCASP_PDOUT_RESETVAL         (0x00000000)

/* PDSET */

#define AM3X_MCASP_PDSET_AFSR_MASK        (0x80000000)
#define AM3X_MCASP_PDSET_AFSR_SHIFT       (0x0000001F)
#define AM3X_MCASP_PDSET_AFSR_RESETVAL    (0x00000000)

/*----AFSR Tokens----*/
#define AM3X_MCASP_PDSET_AFSR_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AFSR_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AHCLKR_MASK      (0x40000000)
#define AM3X_MCASP_PDSET_AHCLKR_SHIFT     (0x0000001E)
#define AM3X_MCASP_PDSET_AHCLKR_RESETVAL  (0x00000000)

/*----AHCLKR Tokens----*/
#define AM3X_MCASP_PDSET_AHCLKR_NO_EFFECT (0x00000000)
#define AM3X_MCASP_PDSET_AHCLKR_SET       (0x00000001)

#define AM3X_MCASP_PDSET_ACLKR_MASK       (0x20000000)
#define AM3X_MCASP_PDSET_ACLKR_SHIFT      (0x0000001D)
#define AM3X_MCASP_PDSET_ACLKR_RESETVAL   (0x00000000)

/*----ACLKR Tokens----*/
#define AM3X_MCASP_PDSET_ACLKR_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_ACLKR_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AFSX_MASK        (0x10000000)
#define AM3X_MCASP_PDSET_AFSX_SHIFT       (0x0000001C)
#define AM3X_MCASP_PDSET_AFSX_RESETVAL    (0x00000000)

/*----AFSX Tokens----*/
#define AM3X_MCASP_PDSET_AFSX_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AFSX_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AHCLKX_MASK      (0x08000000)
#define AM3X_MCASP_PDSET_AHCLKX_SHIFT     (0x0000001B)
#define AM3X_MCASP_PDSET_AHCLKX_RESETVAL  (0x00000000)

/*----AHCLKX Tokens----*/
#define AM3X_MCASP_PDSET_AHCLKX_NO_EFFECT (0x00000000)
#define AM3X_MCASP_PDSET_AHCLKX_SET       (0x00000001)

#define AM3X_MCASP_PDSET_ACLKX_MASK       (0x04000000)
#define AM3X_MCASP_PDSET_ACLKX_SHIFT      (0x0000001A)
#define AM3X_MCASP_PDSET_ACLKX_RESETVAL   (0x00000000)

/*----ACLKX Tokens----*/
#define AM3X_MCASP_PDSET_ACLKX_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_ACLKX_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AMUTE_MASK       (0x02000000)
#define AM3X_MCASP_PDSET_AMUTE_SHIFT      (0x00000019)
#define AM3X_MCASP_PDSET_AMUTE_RESETVAL   (0x00000000)

/*----AMUTE Tokens----*/
#define AM3X_MCASP_PDSET_AMUTE_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_AMUTE_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AXR15_MASK       (0x00008000)
#define AM3X_MCASP_PDSET_AXR15_SHIFT      (0x0000000F)
#define AM3X_MCASP_PDSET_AXR15_RESETVAL   (0x00000000)

/*----AXR15 Tokens----*/
#define AM3X_MCASP_PDSET_AXR15_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_AXR15_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AXR14_MASK       (0x00004000)
#define AM3X_MCASP_PDSET_AXR14_SHIFT      (0x0000000E)
#define AM3X_MCASP_PDSET_AXR14_RESETVAL   (0x00000000)

/*----AXR14 Tokens----*/
#define AM3X_MCASP_PDSET_AXR14_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_AXR14_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AXR13_MASK       (0x00002000)
#define AM3X_MCASP_PDSET_AXR13_SHIFT      (0x0000000D)
#define AM3X_MCASP_PDSET_AXR13_RESETVAL   (0x00000000)

/*----AXR13 Tokens----*/
#define AM3X_MCASP_PDSET_AXR13_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_AXR13_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AXR12_MASK       (0x00001000)
#define AM3X_MCASP_PDSET_AXR12_SHIFT      (0x0000000C)
#define AM3X_MCASP_PDSET_AXR12_RESETVAL   (0x00000000)

/*----AXR12 Tokens----*/
#define AM3X_MCASP_PDSET_AXR12_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_AXR12_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AXR11_MASK       (0x00000800)
#define AM3X_MCASP_PDSET_AXR11_SHIFT      (0x0000000B)
#define AM3X_MCASP_PDSET_AXR11_RESETVAL   (0x00000000)

/*----AXR11 Tokens----*/
#define AM3X_MCASP_PDSET_AXR11_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_AXR11_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AXR10_MASK       (0x00000400)
#define AM3X_MCASP_PDSET_AXR10_SHIFT      (0x0000000A)
#define AM3X_MCASP_PDSET_AXR10_RESETVAL   (0x00000000)

/*----AXR10 Tokens----*/
#define AM3X_MCASP_PDSET_AXR10_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDSET_AXR10_SET        (0x00000001)

#define AM3X_MCASP_PDSET_AXR9_MASK        (0x00000200)
#define AM3X_MCASP_PDSET_AXR9_SHIFT       (0x00000009)
#define AM3X_MCASP_PDSET_AXR9_RESETVAL    (0x00000000)

/*----AXR9 Tokens----*/
#define AM3X_MCASP_PDSET_AXR9_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR9_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR8_MASK        (0x00000100)
#define AM3X_MCASP_PDSET_AXR8_SHIFT       (0x00000008)
#define AM3X_MCASP_PDSET_AXR8_RESETVAL    (0x00000000)

/*----AXR8 Tokens----*/
#define AM3X_MCASP_PDSET_AXR8_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR8_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR7_MASK        (0x00000080)
#define AM3X_MCASP_PDSET_AXR7_SHIFT       (0x00000007)
#define AM3X_MCASP_PDSET_AXR7_RESETVAL    (0x00000000)

/*----AXR7 Tokens----*/
#define AM3X_MCASP_PDSET_AXR7_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR7_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR6_MASK        (0x00000040)
#define AM3X_MCASP_PDSET_AXR6_SHIFT       (0x00000006)
#define AM3X_MCASP_PDSET_AXR6_RESETVAL    (0x00000000)

/*----AXR6 Tokens----*/
#define AM3X_MCASP_PDSET_AXR6_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR6_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR5_MASK        (0x00000020)
#define AM3X_MCASP_PDSET_AXR5_SHIFT       (0x00000005)
#define AM3X_MCASP_PDSET_AXR5_RESETVAL    (0x00000000)

/*----AXR5 Tokens----*/
#define AM3X_MCASP_PDSET_AXR5_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR5_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR4_MASK        (0x00000010)
#define AM3X_MCASP_PDSET_AXR4_SHIFT       (0x00000004)
#define AM3X_MCASP_PDSET_AXR4_RESETVAL    (0x00000000)

/*----AXR4 Tokens----*/
#define AM3X_MCASP_PDSET_AXR4_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR4_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR3_MASK        (0x00000008)
#define AM3X_MCASP_PDSET_AXR3_SHIFT       (0x00000003)
#define AM3X_MCASP_PDSET_AXR3_RESETVAL    (0x00000000)

/*----AXR3 Tokens----*/
#define AM3X_MCASP_PDSET_AXR3_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR3_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR2_MASK        (0x00000004)
#define AM3X_MCASP_PDSET_AXR2_SHIFT       (0x00000002)
#define AM3X_MCASP_PDSET_AXR2_RESETVAL    (0x00000000)

/*----AXR2 Tokens----*/
#define AM3X_MCASP_PDSET_AXR2_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR2_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR1_MASK        (0x00000002)
#define AM3X_MCASP_PDSET_AXR1_SHIFT       (0x00000001)
#define AM3X_MCASP_PDSET_AXR1_RESETVAL    (0x00000000)

/*----AXR1 Tokens----*/
#define AM3X_MCASP_PDSET_AXR1_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR1_SET         (0x00000001)

#define AM3X_MCASP_PDSET_AXR0_MASK        (0x00000001)
#define AM3X_MCASP_PDSET_AXR0_SHIFT       (0x00000000)
#define AM3X_MCASP_PDSET_AXR0_RESETVAL    (0x00000000)

/*----AXR0 Tokens----*/
#define AM3X_MCASP_PDSET_AXR0_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDSET_AXR0_SET         (0x00000001)

#define AM3X_MCASP_PDSET_RESETVAL         (0x00000000)

/* PDCLR */

#define AM3X_MCASP_PDCLR_AFSR_MASK        (0x80000000)
#define AM3X_MCASP_PDCLR_AFSR_SHIFT       (0x0000001F)
#define AM3X_MCASP_PDCLR_AFSR_RESETVAL    (0x00000000)

/*----AFSR Tokens----*/
#define AM3X_MCASP_PDCLR_AFSR_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AFSR_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AHCLKR_MASK      (0x40000000)
#define AM3X_MCASP_PDCLR_AHCLKR_SHIFT     (0x0000001E)
#define AM3X_MCASP_PDCLR_AHCLKR_RESETVAL  (0x00000000)

/*----AHCLKR Tokens----*/
#define AM3X_MCASP_PDCLR_AHCLKR_NO_EFFECT (0x00000000)
#define AM3X_MCASP_PDCLR_AHCLKR_CLR       (0x00000001)

#define AM3X_MCASP_PDCLR_ACLKR_MASK       (0x20000000)
#define AM3X_MCASP_PDCLR_ACLKR_SHIFT      (0x0000001D)
#define AM3X_MCASP_PDCLR_ACLKR_RESETVAL   (0x00000000)

/*----ACLKR Tokens----*/
#define AM3X_MCASP_PDCLR_ACLKR_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_ACLKR_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AFSX_MASK        (0x10000000)
#define AM3X_MCASP_PDCLR_AFSX_SHIFT       (0x0000001C)
#define AM3X_MCASP_PDCLR_AFSX_RESETVAL    (0x00000000)

/*----AFSX Tokens----*/
#define AM3X_MCASP_PDCLR_AFSX_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AFSX_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AHCLKX_MASK      (0x08000000)
#define AM3X_MCASP_PDCLR_AHCLKX_SHIFT     (0x0000001B)
#define AM3X_MCASP_PDCLR_AHCLKX_RESETVAL  (0x00000000)

/*----AHCLKX Tokens----*/
#define AM3X_MCASP_PDCLR_AHCLKX_NO_EFFECT (0x00000000)
#define AM3X_MCASP_PDCLR_AHCLKX_CLR       (0x00000001)

#define AM3X_MCASP_PDCLR_ACLKX_MASK       (0x04000000)
#define AM3X_MCASP_PDCLR_ACLKX_SHIFT      (0x0000001A)
#define AM3X_MCASP_PDCLR_ACLKX_RESETVAL   (0x00000000)

/*----ACLKX Tokens----*/
#define AM3X_MCASP_PDCLR_ACLKX_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_ACLKX_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AMUTE_MASK       (0x02000000)
#define AM3X_MCASP_PDCLR_AMUTE_SHIFT      (0x00000019)
#define AM3X_MCASP_PDCLR_AMUTE_RESETVAL   (0x00000000)

/*----AMUTE Tokens----*/
#define AM3X_MCASP_PDCLR_AMUTE_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_AMUTE_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AXR15_MASK       (0x00008000)
#define AM3X_MCASP_PDCLR_AXR15_SHIFT      (0x0000000F)
#define AM3X_MCASP_PDCLR_AXR15_RESETVAL   (0x00000000)

/*----AXR15 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR15_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_AXR15_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AXR14_MASK       (0x00004000)
#define AM3X_MCASP_PDCLR_AXR14_SHIFT      (0x0000000E)
#define AM3X_MCASP_PDCLR_AXR14_RESETVAL   (0x00000000)

/*----AXR14 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR14_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_AXR14_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AXR13_MASK       (0x00002000)
#define AM3X_MCASP_PDCLR_AXR13_SHIFT      (0x0000000D)
#define AM3X_MCASP_PDCLR_AXR13_RESETVAL   (0x00000000)

/*----AXR13 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR13_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_AXR13_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AXR12_MASK       (0x00001000)
#define AM3X_MCASP_PDCLR_AXR12_SHIFT      (0x0000000C)
#define AM3X_MCASP_PDCLR_AXR12_RESETVAL   (0x00000000)

/*----AXR12 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR12_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_AXR12_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AXR11_MASK       (0x00000800)
#define AM3X_MCASP_PDCLR_AXR11_SHIFT      (0x0000000B)
#define AM3X_MCASP_PDCLR_AXR11_RESETVAL   (0x00000000)

/*----AXR11 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR11_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_AXR11_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AXR10_MASK       (0x00000400)
#define AM3X_MCASP_PDCLR_AXR10_SHIFT      (0x0000000A)
#define AM3X_MCASP_PDCLR_AXR10_RESETVAL   (0x00000000)

/*----AXR10 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR10_NO_EFFECT  (0x00000000)
#define AM3X_MCASP_PDCLR_AXR10_CLR        (0x00000001)

#define AM3X_MCASP_PDCLR_AXR9_MASK        (0x00000200)
#define AM3X_MCASP_PDCLR_AXR9_SHIFT       (0x00000009)
#define AM3X_MCASP_PDCLR_AXR9_RESETVAL    (0x00000000)

/*----AXR9 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR9_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR9_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR8_MASK        (0x00000100)
#define AM3X_MCASP_PDCLR_AXR8_SHIFT       (0x00000008)
#define AM3X_MCASP_PDCLR_AXR8_RESETVAL    (0x00000000)

/*----AXR8 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR8_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR8_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR7_MASK        (0x00000080)
#define AM3X_MCASP_PDCLR_AXR7_SHIFT       (0x00000007)
#define AM3X_MCASP_PDCLR_AXR7_RESETVAL    (0x00000000)

/*----AXR7 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR7_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR7_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR6_MASK        (0x00000040)
#define AM3X_MCASP_PDCLR_AXR6_SHIFT       (0x00000006)
#define AM3X_MCASP_PDCLR_AXR6_RESETVAL    (0x00000000)

/*----AXR6 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR6_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR6_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR5_MASK        (0x00000020)
#define AM3X_MCASP_PDCLR_AXR5_SHIFT       (0x00000005)
#define AM3X_MCASP_PDCLR_AXR5_RESETVAL    (0x00000000)

/*----AXR5 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR5_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR5_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR4_MASK        (0x00000010)
#define AM3X_MCASP_PDCLR_AXR4_SHIFT       (0x00000004)
#define AM3X_MCASP_PDCLR_AXR4_RESETVAL    (0x00000000)

/*----AXR4 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR4_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR4_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR3_MASK        (0x00000008)
#define AM3X_MCASP_PDCLR_AXR3_SHIFT       (0x00000003)
#define AM3X_MCASP_PDCLR_AXR3_RESETVAL    (0x00000000)

/*----AXR3 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR3_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR3_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR2_MASK        (0x00000004)
#define AM3X_MCASP_PDCLR_AXR2_SHIFT       (0x00000002)
#define AM3X_MCASP_PDCLR_AXR2_RESETVAL    (0x00000000)

/*----AXR2 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR2_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR2_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR1_MASK        (0x00000002)
#define AM3X_MCASP_PDCLR_AXR1_SHIFT       (0x00000001)
#define AM3X_MCASP_PDCLR_AXR1_RESETVAL    (0x00000000)

/*----AXR1 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR1_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR1_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_AXR0_MASK        (0x00000001)
#define AM3X_MCASP_PDCLR_AXR0_SHIFT       (0x00000000)
#define AM3X_MCASP_PDCLR_AXR0_RESETVAL    (0x00000000)

/*----AXR0 Tokens----*/
#define AM3X_MCASP_PDCLR_AXR0_NO_EFFECT   (0x00000000)
#define AM3X_MCASP_PDCLR_AXR0_CLR         (0x00000001)

#define AM3X_MCASP_PDCLR_RESETVAL         (0x00000000)

/* TLGC */

#define AM3X_MCASP_TLGC_MMS_MASK          (0x00000100)
#define AM3X_MCASP_TLGC_MMS_SHIFT         (0x00000008)
#define AM3X_MCASP_TLGC_MMS_RESETVAL      (0x00000000)

/*----MMS Tokens----*/
#define AM3X_MCASP_TLGC_MMS_OUPUTREGISTER (0x00000000)
#define AM3X_MCASP_TLGC_MMS_INPUTCAPTURE  (0x00000001)

#define AM3X_MCASP_TLGC_MC_MASK           (0x00000030)
#define AM3X_MCASP_TLGC_MC_SHIFT          (0x00000004)
#define AM3X_MCASP_TLGC_MC_RESETVAL       (0x00000000)

/*----MC Tokens----*/
#define AM3X_MCASP_TLGC_MC_DOWNLOADRESULTS (0x00000000)
#define AM3X_MCASP_TLGC_MC_HOLDCURRENTVALUE (0x00000001)
#define AM3X_MCASP_TLGC_MC_LOADINITIALVALUE (0x00000002)
#define AM3X_MCASP_TLGC_MC_MISRENABLE     (0x00000003)

#define AM3X_MCASP_TLGC_PC_MASK           (0x0000000E)
#define AM3X_MCASP_TLGC_PC_SHIFT          (0x00000001)
#define AM3X_MCASP_TLGC_PC_RESETVAL       (0x00000000)

/*----PC Tokens----*/
#define AM3X_MCASP_TLGC_PC_FUNCTIONAL     (0x00000000)
#define AM3X_MCASP_TLGC_PC_RANDOMXOR      (0x00000001)
#define AM3X_MCASP_TLGC_PC_RANDOMXNOR     (0x00000002)
#define AM3X_MCASP_TLGC_PC_4BITSHIFTER    (0x00000003)

#define AM3X_MCASP_TLGC_TM_MASK           (0x00000001)
#define AM3X_MCASP_TLGC_TM_SHIFT          (0x00000000)
#define AM3X_MCASP_TLGC_TM_RESETVAL       (0x00000001)

/*----TM Tokens----*/
#define AM3X_MCASP_TLGC_TM_CPUENABLE      (0x00000000)
#define AM3X_MCASP_TLGC_TM_NORMALFUNCTION (0x00000001)

#define AM3X_MCASP_TLGC_RESETVAL          (0x00000001)

/* TLMR */

#define AM3X_MCASP_TLMR_TLMR_MASK         (0xFFFFFFFF)
#define AM3X_MCASP_TLMR_TLMR_SHIFT        (0x00000000)
#define AM3X_MCASP_TLMR_TLMR_RESETVAL     (0x00000000)

#define AM3X_MCASP_TLMR_RESETVAL          (0x00000000)

/* GBLCTL */

#define AM3X_MCASP_GBLCTL_TXFSRST_MASK    (0x00001000)
#define AM3X_MCASP_GBLCTL_TXFSRST_SHIFT   (0x0000000C)
#define AM3X_MCASP_GBLCTL_TXFSRST_RESETVAL (0x00000000)

/*----TXFSRST Tokens----*/
#define AM3X_MCASP_GBLCTL_TXFSRST_RESET   (0x00000000)
#define AM3X_MCASP_GBLCTL_TXFSRST_ACTIVE  (0x00000001)

#define AM3X_MCASP_GBLCTL_TXSMRST_MASK    (0x00000800)
#define AM3X_MCASP_GBLCTL_TXSMRST_SHIFT   (0x0000000B)
#define AM3X_MCASP_GBLCTL_TXSMRST_RESETVAL (0x00000000)

/*----TXSMRST Tokens----*/
#define AM3X_MCASP_GBLCTL_TXSMRST_RESET   (0x00000000)
#define AM3X_MCASP_GBLCTL_TXSMRST_ACTIVE  (0x00000001)

#define AM3X_MCASP_GBLCTL_TXSERCLR_MASK   (0x00000400)
#define AM3X_MCASP_GBLCTL_TXSERCLR_SHIFT  (0x0000000A)
#define AM3X_MCASP_GBLCTL_TXSERCLR_RESETVAL (0x00000000)

/*----TXSERCLR Tokens----*/
#define AM3X_MCASP_GBLCTL_TXSERCLR_CLEAR  (0x00000000)
#define AM3X_MCASP_GBLCTL_TXSERCLR_ACTIVE (0x00000001)

#define AM3X_MCASP_GBLCTL_TXHCLKRST_MASK  (0x00000200)
#define AM3X_MCASP_GBLCTL_TXHCLKRST_SHIFT (0x00000009)
#define AM3X_MCASP_GBLCTL_TXHCLKRST_RESETVAL (0x00000000)

/*----TXHCLKRST Tokens----*/
#define AM3X_MCASP_GBLCTL_TXHCLKRST_RESET (0x00000000)
#define AM3X_MCASP_GBLCTL_TXHCLKRST_ACTIVE (0x00000001)

#define AM3X_MCASP_GBLCTL_TXCLKRST_MASK   (0x00000100)
#define AM3X_MCASP_GBLCTL_TXCLKRST_SHIFT  (0x00000008)
#define AM3X_MCASP_GBLCTL_TXCLKRST_RESETVAL (0x00000000)

/*----TXCLKRST Tokens----*/
#define AM3X_MCASP_GBLCTL_TXCLKRST_RESET  (0x00000000)
#define AM3X_MCASP_GBLCTL_TXCLKRST_ACTIVE (0x00000001)

#define AM3X_MCASP_GBLCTL_RXFSRST_MASK    (0x00000010)
#define AM3X_MCASP_GBLCTL_RXFSRST_SHIFT   (0x00000004)
#define AM3X_MCASP_GBLCTL_RXFSRST_RESETVAL (0x00000000)

/*----RXFSRST Tokens----*/
#define AM3X_MCASP_GBLCTL_RXFSRST_RESET   (0x00000000)
#define AM3X_MCASP_GBLCTL_RXFSRST_ACTIVE  (0x00000001)

#define AM3X_MCASP_GBLCTL_RXSMRST_MASK    (0x00000008)
#define AM3X_MCASP_GBLCTL_RXSMRST_SHIFT   (0x00000003)
#define AM3X_MCASP_GBLCTL_RXSMRST_RESETVAL (0x00000000)

/*----RXSMRST Tokens----*/
#define AM3X_MCASP_GBLCTL_RXSMRST_RESET   (0x00000000)
#define AM3X_MCASP_GBLCTL_RXSMRST_ACTIVE  (0x00000001)

#define AM3X_MCASP_GBLCTL_RXSERCLR_MASK   (0x00000004)
#define AM3X_MCASP_GBLCTL_RXSERCLR_SHIFT  (0x00000002)
#define AM3X_MCASP_GBLCTL_RXSERCLR_RESETVAL (0x00000000)

/*----RXSERCLR Tokens----*/
#define AM3X_MCASP_GBLCTL_RXSERCLR_CLEAR  (0x00000000)
#define AM3X_MCASP_GBLCTL_RXSERCLR_ACTIVE (0x00000001)

#define AM3X_MCASP_GBLCTL_RXHCLKRST_MASK  (0x00000002)
#define AM3X_MCASP_GBLCTL_RXHCLKRST_SHIFT (0x00000001)
#define AM3X_MCASP_GBLCTL_RXHCLKRST_RESETVAL (0x00000000)

/*----RXHCLKRST Tokens----*/
#define AM3X_MCASP_GBLCTL_RXHCLKRST_RESET (0x00000000)
#define AM3X_MCASP_GBLCTL_RXHCLKRST_ACTIVE (0x00000001)

#define AM3X_MCASP_GBLCTL_RXCLKRST_MASK   (0x00000001)
#define AM3X_MCASP_GBLCTL_RXCLKRST_SHIFT  (0x00000000)
#define AM3X_MCASP_GBLCTL_RXCLKRST_RESETVAL (0x00000000)

/*----RXCLKRST Tokens----*/
#define AM3X_MCASP_GBLCTL_RXCLKRST_RESET  (0x00000000)
#define AM3X_MCASP_GBLCTL_RXCLKRST_ACTIVE (0x00000001)

#define AM3X_MCASP_GBLCTL_RESETVAL        (0x00000000)

/* AMUTE */

#define AM3X_MCASP_AMUTE_MUTETXDMAERR_MASK (0x00001000)
#define AM3X_MCASP_AMUTE_MUTETXDMAERR_SHIFT (0x0000000C)
#define AM3X_MCASP_AMUTE_MUTETXDMAERR_RESETVAL (0x00000000)

/*----MUTETXDMAERR Tokens----*/
#define AM3X_MCASP_AMUTE_MUTETXDMAERR_DISABLE (0x00000000)
#define AM3X_MCASP_AMUTE_MUTETXDMAERR_ENABLE (0x00000001)

#define AM3X_MCASP_AMUTE_MUTERXDMAERR_MASK (0x00000800)
#define AM3X_MCASP_AMUTE_MUTERXDMAERR_SHIFT (0x0000000B)
#define AM3X_MCASP_AMUTE_MUTERXDMAERR_RESETVAL (0x00000000)

/*----MUTERXDMAERR Tokens----*/
#define AM3X_MCASP_AMUTE_MUTERXDMAERR_DISABLE (0x00000000)
#define AM3X_MCASP_AMUTE_MUTERXDMAERR_ENABLE (0x00000001)

#define AM3X_MCASP_AMUTE_MUTEBADCLKXL_MASK (0x00000400)
#define AM3X_MCASP_AMUTE_MUTEBADCLKXL_SHIFT (0x0000000A)
#define AM3X_MCASP_AMUTE_MUTEBADCLKXL_RESETVAL (0x00000000)

/*----MUTEBADCLKXL Tokens----*/
#define AM3X_MCASP_AMUTE_MUTEBADCLKXL_DISABLE (0x00000000)
#define AM3X_MCASP_AMUTE_MUTEBADCLKXL_ENABLE (0x00000001)

#define AM3X_MCASP_AMUTE_MUTEBADCLKR_MASK (0x00000200)
#define AM3X_MCASP_AMUTE_MUTEBADCLKR_SHIFT (0x00000009)
#define AM3X_MCASP_AMUTE_MUTEBADCLKR_RESETVAL (0x00000000)

/*----MUTEBADCLKR Tokens----*/
#define AM3X_MCASP_AMUTE_MUTEBADCLKR_DISABLE (0x00000000)
#define AM3X_MCASP_AMUTE_MUTEBADCLKR_ENABLE (0x00000001)

#define AM3X_MCASP_AMUTE_MUTEFSX_MASK     (0x00000100)
#define AM3X_MCASP_AMUTE_MUTEFSX_SHIFT    (0x00000008)
#define AM3X_MCASP_AMUTE_MUTEFSX_RESETVAL (0x00000000)

/*----MUTEFSX Tokens----*/
#define AM3X_MCASP_AMUTE_MUTEFSX_DISABLE  (0x00000000)
#define AM3X_MCASP_AMUTE_MUTEFSX_ENABLE   (0x00000001)

#define AM3X_MCASP_AMUTE_MUTEFSR_MASK     (0x00000080)
#define AM3X_MCASP_AMUTE_MUTEFSR_SHIFT    (0x00000007)
#define AM3X_MCASP_AMUTE_MUTEFSR_RESETVAL (0x00000000)

/*----MUTEFSR Tokens----*/
#define AM3X_MCASP_AMUTE_MUTEFSR_DISABLE  (0x00000000)
#define AM3X_MCASP_AMUTE_MUTEFSR_ENABLE   (0x00000001)

#define AM3X_MCASP_AMUTE_MUTEX_MASK       (0x00000040)
#define AM3X_MCASP_AMUTE_MUTEX_SHIFT      (0x00000006)
#define AM3X_MCASP_AMUTE_MUTEX_RESETVAL   (0x00000000)

/*----MUTEX Tokens----*/
#define AM3X_MCASP_AMUTE_MUTEX_DISABLE    (0x00000000)
#define AM3X_MCASP_AMUTE_MUTEX_ENABLE     (0x00000001)

#define AM3X_MCASP_AMUTE_MUTER_MASK       (0x00000020)
#define AM3X_MCASP_AMUTE_MUTER_SHIFT      (0x00000005)
#define AM3X_MCASP_AMUTE_MUTER_RESETVAL   (0x00000000)

/*----MUTER Tokens----*/
#define AM3X_MCASP_AMUTE_MUTER_DISABLE    (0x00000000)
#define AM3X_MCASP_AMUTE_MUTER_ENABLE     (0x00000001)

#define AM3X_MCASP_AMUTE_MUTEIN_MASK      (0x00000010)
#define AM3X_MCASP_AMUTE_MUTEIN_SHIFT     (0x00000004)
#define AM3X_MCASP_AMUTE_MUTEIN_RESETVAL  (0x00000000)

/*----MUTEIN Tokens----*/
#define AM3X_MCASP_AMUTE_MUTEIN_INACTIVE  (0x00000000)
#define AM3X_MCASP_AMUTE_MUTEIN_ACTIVE    (0x00000001)

#define AM3X_MCASP_AMUTE_MUTEINENA_MASK   (0x00000008)
#define AM3X_MCASP_AMUTE_MUTEINENA_SHIFT  (0x00000003)
#define AM3X_MCASP_AMUTE_MUTEINENA_RESETVAL (0x00000000)

/*----MUTEINENA Tokens----*/
#define AM3X_MCASP_AMUTE_MUTEINENA_DISABLE (0x00000000)
#define AM3X_MCASP_AMUTE_MUTEINENA_ENABLE (0x00000001)

#define AM3X_MCASP_AMUTE_MUTEINPOL_MASK   (0x00000004)
#define AM3X_MCASP_AMUTE_MUTEINPOL_SHIFT  (0x00000002)
#define AM3X_MCASP_AMUTE_MUTEINPOL_RESETVAL (0x00000000)

/*----MUTEINPOL Tokens----*/
#define AM3X_MCASP_AMUTE_MUTEINPOL_ACTHIGH (0x00000000)
#define AM3X_MCASP_AMUTE_MUTEINPOL_ACTLOW (0x00000001)

#define AM3X_MCASP_AMUTE_MUTENA_MASK      (0x00000003)
#define AM3X_MCASP_AMUTE_MUTENA_SHIFT     (0x00000000)
#define AM3X_MCASP_AMUTE_MUTENA_RESETVAL  (0x00000000)

/*----MUTENA Tokens----*/
#define AM3X_MCASP_AMUTE_MUTENA_DISABLE   (0x00000000)
#define AM3X_MCASP_AMUTE_MUTENA_ERRHIGH   (0x00000001)
#define AM3X_MCASP_AMUTE_MUTENA_ERRLOW    (0x00000002)
#define AM3X_MCASP_AMUTE_MUTENA_RESV      (0x00000003)

#define AM3X_MCASP_AMUTE_RESETVAL         (0x00000000)

/* DLBCTL */

#define AM3X_MCASP_DLBCTL_LBGENMODE_MASK   (0x0000000C)
#define AM3X_MCASP_DLBCTL_LBGENMODE_SHIFT  (0x00000002)
#define AM3X_MCASP_DLBCTL_LBGENMODE_RESETVAL (0x00000000)

/*----LBGENMODE Tokens----*/
#define AM3X_MCASP_DLBCTL_LBGENMODE_INDPT  (0x00000000)
#define AM3X_MCASP_DLBCTL_LBGENMODE_TXMTCLK (0x00000001)
#define AM3X_MCASP_DLBCTL_LBGENMODE_RXMTCLK (0x00000002)
#define AM3X_MCASP_DLBCTL_LBGENMODE_RESV   (0x00000003)

#define AM3X_MCASP_DLBCTL_LBORD_MASK       (0x00000002)
#define AM3X_MCASP_DLBCTL_LBORD_SHIFT      (0x00000001)
#define AM3X_MCASP_DLBCTL_LBORD_RESETVAL   (0x00000000)

/*----LBORD Tokens----*/
#define AM3X_MCASP_DLBCTL_LBORD_XMTODD     (0x00000000)
#define AM3X_MCASP_DLBCTL_LBORD_XMTEVEN    (0x00000001)

#define AM3X_MCASP_DLBCTL_LBEN_MASK        (0x00000001)
#define AM3X_MCASP_DLBCTL_LBEN_SHIFT       (0x00000000)
#define AM3X_MCASP_DLBCTL_LBEN_RESETVAL    (0x00000000)

/*----LBEN Tokens----*/
#define AM3X_MCASP_DLBCTL_LBEN_DISABLE     (0x00000000)
#define AM3X_MCASP_DLBCTL_LBEN_ENABLE      (0x00000001)

#define AM3X_MCASP_DLBCTL_RESETVAL         (0x00000000)

/* DITCTL */

#define AM3X_MCASP_DITCTL_VB_MASK       (0x00000008)
#define AM3X_MCASP_DITCTL_VB_SHIFT      (0x00000003)
#define AM3X_MCASP_DITCTL_VB_RESETVAL   (0x00000000)

/*----VB Tokens----*/
#define AM3X_MCASP_DITCTL_VB_ZERO       (0x00000000)
#define AM3X_MCASP_DITCTL_VB_ONE        (0x00000001)

#define AM3X_MCASP_DITCTL_VA_MASK       (0x00000004)
#define AM3X_MCASP_DITCTL_VA_SHIFT      (0x00000002)
#define AM3X_MCASP_DITCTL_VA_RESETVAL   (0x00000000)

/*----VA Tokens----*/
#define AM3X_MCASP_DITCTL_VA_ZERO       (0x00000000)
#define AM3X_MCASP_DITCTL_VA_ONE        (0x00000001)

#define AM3X_MCASP_DITCTL_DITEN_MASK    (0x00000001)
#define AM3X_MCASP_DITCTL_DITEN_SHIFT   (0x00000000)
#define AM3X_MCASP_DITCTL_DITEN_RESETVAL (0x00000000)

/*----DITEN Tokens----*/
#define AM3X_MCASP_DITCTL_DITEN_TDM     (0x00000000)
#define AM3X_MCASP_DITCTL_DITEN_DIT     (0x00000001)

#define AM3X_MCASP_DITCTL_RESETVAL      (0x00000000)

/* RGBLCTL */

#define AM3X_MCASP_RGBLCTL_TXFRST_MASK    (0x00001000)
#define AM3X_MCASP_RGBLCTL_TXFRST_SHIFT   (0x0000000C)
#define AM3X_MCASP_RGBLCTL_TXFRST_RESETVAL (0x00000000)

#define AM3X_MCASP_RGBLCTL_TXSMRST_MASK   (0x00000800)
#define AM3X_MCASP_RGBLCTL_TXSMRST_SHIFT  (0x0000000B)
#define AM3X_MCASP_RGBLCTL_TXSMRST_RESETVAL (0x00000000)

#define AM3X_MCASP_RGBLCTL_TXSERCLR_MASK  (0x00000400)
#define AM3X_MCASP_RGBLCTL_TXSERCLR_SHIFT (0x0000000A)
#define AM3X_MCASP_RGBLCTL_TXSERCLR_RESETVAL (0x00000000)

#define AM3X_MCASP_RGBLCTL_TXHCLKRST_MASK (0x00000200)
#define AM3X_MCASP_RGBLCTL_TXHCLKRST_SHIFT (0x00000009)
#define AM3X_MCASP_RGBLCTL_TXHCLKRST_RESETVAL (0x00000000)

#define AM3X_MCASP_RGBLCTL_TXCLKRST_MASK  (0x00000100)
#define AM3X_MCASP_RGBLCTL_TXCLKRST_SHIFT (0x00000008)
#define AM3X_MCASP_RGBLCTL_TXCLKRST_RESETVAL (0x00000000)

#define AM3X_MCASP_RGBLCTL_RXFSRST_MASK   (0x00000010)
#define AM3X_MCASP_RGBLCTL_RXFSRST_SHIFT  (0x00000004)
#define AM3X_MCASP_RGBLCTL_RXFSRST_RESETVAL (0x00000000)

/*----RXFSRST Tokens----*/
#define AM3X_MCASP_RGBLCTL_RXFSRST_RESET  (0x00000000)
#define AM3X_MCASP_RGBLCTL_RXFSRST_ACTIVE (0x00000001)

#define AM3X_MCASP_RGBLCTL_RXSMRST_MASK   (0x00000008)
#define AM3X_MCASP_RGBLCTL_RXSMRST_SHIFT  (0x00000003)
#define AM3X_MCASP_RGBLCTL_RXSMRST_RESETVAL (0x00000000)

/*----RXSMRST Tokens----*/
#define AM3X_MCASP_RGBLCTL_RXSMRST_RESET  (0x00000000)
#define AM3X_MCASP_RGBLCTL_RXSMRST_ACTIVE (0x00000001)

#define AM3X_MCASP_RGBLCTL_RXSERCLR_MASK  (0x00000004)
#define AM3X_MCASP_RGBLCTL_RXSERCLR_SHIFT (0x00000002)
#define AM3X_MCASP_RGBLCTL_RXSERCLR_RESETVAL (0x00000000)

/*----RXSERCLR Tokens----*/
#define AM3X_MCASP_RGBLCTL_RXSERCLR_CLEAR (0x00000000)
#define AM3X_MCASP_RGBLCTL_RXSERCLR_ACTIVE (0x00000001)

#define AM3X_MCASP_RGBLCTL_RXHCLKRST_MASK (0x00000002)
#define AM3X_MCASP_RGBLCTL_RXHCLKRST_SHIFT (0x00000001)
#define AM3X_MCASP_RGBLCTL_RXHCLKRST_RESETVAL (0x00000000)

/*----RXHCLKRST Tokens----*/
#define AM3X_MCASP_RGBLCTL_RXHCLKRST_RESET (0x00000000)
#define AM3X_MCASP_RGBLCTL_RXHCLKRST_ACTIVE (0x00000001)

#define AM3X_MCASP_RGBLCTL_RXCLKRST_MASK  (0x00000001)
#define AM3X_MCASP_RGBLCTL_RXCLKRST_SHIFT (0x00000000)
#define AM3X_MCASP_RGBLCTL_RXCLKRST_RESETVAL (0x00000000)

/*----RXCLKRST Tokens----*/
#define AM3X_MCASP_RGBLCTL_RXCLKRST_RESET (0x00000000)
#define AM3X_MCASP_RGBLCTL_RXCLKRST_ACTIVE (0x00000001)

#define AM3X_MCASP_RGBLCTL_RESETVAL       (0x00000000)

/* RMASK */

#define AM3X_MCASP_RMASK_RMASK_MASK      (0xFFFFFFFF)
#define AM3X_MCASP_RMASK_RMASK_SHIFT     (0x00000000)
#define AM3X_MCASP_RMASK_RMASK_RESETVAL  (0x00000000)

/*----RMASK Tokens----*/
#define AM3X_MCASP_RMASK_RMASK_USEMASK   (0x00000000)
#define AM3X_MCASP_RMASK_RMASK_NOMASK    (0x00000001)

#define AM3X_MCASP_RMASK_RESETVAL        (0x00000000)

/* RFMT */

#define AM3X_MCASP_RFMT_FSRDLY_MASK      (0x00030000)
#define AM3X_MCASP_RFMT_FSRDLY_SHIFT     (0x00000010)
#define AM3X_MCASP_RFMT_FSRDLY_RESETVAL  (0x00000000)

/*----FSRDLY Tokens----*/
#define AM3X_MCASP_RFMT_FSRDLY_0BIT      (0x00000000)
#define AM3X_MCASP_RFMT_FSRDLY_1BIT      (0x00000001)
#define AM3X_MCASP_RFMT_FSRDLY_2BIT      (0x00000002)
#define AM3X_MCASP_RFMT_FSRDLY_RESV      (0x00000003)

#define AM3X_MCASP_RFMT_RXORD_MASK       (0x00008000)
#define AM3X_MCASP_RFMT_RXORD_SHIFT      (0x0000000F)
#define AM3X_MCASP_RFMT_RXORD_RESETVAL   (0x00000000)

/*----RXORD Tokens----*/
#define AM3X_MCASP_RFMT_RXORD_LSBFIRST   (0x00000000)
#define AM3X_MCASP_RFMT_RXORD_MSBFIRST   (0x00000001)

#define AM3X_MCASP_RFMT_RXPAD_MASK       (0x00006000)
#define AM3X_MCASP_RFMT_RXPAD_SHIFT      (0x0000000D)
#define AM3X_MCASP_RFMT_RXPAD_RESETVAL   (0x00000000)

/*----RXPAD Tokens----*/
#define AM3X_MCASP_RFMT_RXPAD_ZERO       (0x00000000)
#define AM3X_MCASP_RFMT_RXPAD_ONE        (0x00000001)
#define AM3X_MCASP_RFMT_RXPAD_RPBIT      (0x00000002)
#define AM3X_MCASP_RFMT_RXPAD_RESV       (0x00000003)

#define AM3X_MCASP_RFMT_RXPBIT_MASK      (0x00001F00)
#define AM3X_MCASP_RFMT_RXPBIT_SHIFT     (0x00000008)
#define AM3X_MCASP_RFMT_RXPBIT_RESETVAL  (0x00000000)

#define AM3X_MCASP_RFMT_RXSSZ_MASK       (0x000000F0)
#define AM3X_MCASP_RFMT_RXSSZ_SHIFT      (0x00000004)
#define AM3X_MCASP_RFMT_RXSSZ_RESETVAL   (0x00000000)

#define AM3X_MCASP_RFMT_RXSEL_MASK       (0x00000008)
#define AM3X_MCASP_RFMT_RXSEL_SHIFT      (0x00000003)
#define AM3X_MCASP_RFMT_RXSEL_RESETVAL   (0x00000000)

/*----RXSEL Tokens----*/
#define AM3X_MCASP_RFMT_RXSEL_VBUSP      (0x00000000)
#define AM3X_MCASP_RFMT_RXSEL_VBUS       (0x00000001)

#define AM3X_MCASP_RFMT_RXROT_MASK       (0x00000007)
#define AM3X_MCASP_RFMT_RXROT_SHIFT      (0x00000000)
#define AM3X_MCASP_RFMT_RXROT_RESETVAL   (0x00000000)

/*----RXROT Tokens----*/
#define AM3X_MCASP_RFMT_RXROT_NONE       (0x00000000)
#define AM3X_MCASP_RFMT_RXROT_4BITS      (0x00000001)
#define AM3X_MCASP_RFMT_RXROT_8BITS      (0x00000002)
#define AM3X_MCASP_RFMT_RXROT_12BITS     (0x00000003)
#define AM3X_MCASP_RFMT_RXROT_16BITS     (0x00000004)
#define AM3X_MCASP_RFMT_RXROT_20BITS     (0x00000005)
#define AM3X_MCASP_RFMT_RXROT_24BITS     (0x00000006)
#define AM3X_MCASP_RFMT_RXROT_28BITS     (0x00000007)

#define AM3X_MCASP_RFMT_RESETVAL         (0x00000000)

/* AFSRCTL */

#define AM3X_MCASP_AFSRCTL_FSRMOD_MASK    (0x0000FF80)
#define AM3X_MCASP_AFSRCTL_FSRMOD_SHIFT   (0x00000007)
#define AM3X_MCASP_AFSRCTL_FSRMOD_RESETVAL (0x00000000)

/*----FSRMOD Tokens----*/
#define AM3X_MCASP_AFSRCTL_FSRMOD_BURST   (0x00000000)

#define AM3X_MCASP_AFSRCTL_FSRDUR_MASK    (0x00000010)
#define AM3X_MCASP_AFSRCTL_FSRDUR_SHIFT   (0x00000004)
#define AM3X_MCASP_AFSRCTL_FSRDUR_RESETVAL (0x00000000)

/*----FSRDUR Tokens----*/
#define AM3X_MCASP_AFSRCTL_FSRDUR_BIT     (0x00000000)
#define AM3X_MCASP_AFSRCTL_FSRDUR_WORD    (0x00000001)

#define AM3X_MCASP_AFSRCTL_AFSRE_MASK     (0x00000002)
#define AM3X_MCASP_AFSRCTL_AFSRE_SHIFT    (0x00000001)
#define AM3X_MCASP_AFSRCTL_AFSRE_RESETVAL (0x00000000)

/*----AFSRE Tokens----*/
#define AM3X_MCASP_AFSRCTL_AFSRE_EXTERNAL (0x00000000)
#define AM3X_MCASP_AFSRCTL_AFSRE_INTERNAL (0x00000001)

#define AM3X_MCASP_AFSRCTL_FSRPOL_MASK    (0x00000001)
#define AM3X_MCASP_AFSRCTL_FSRPOL_SHIFT   (0x00000000)
#define AM3X_MCASP_AFSRCTL_FSRPOL_RESETVAL (0x00000000)

/*----FSRPOL Tokens----*/
#define AM3X_MCASP_AFSRCTL_FSRPOL_ACTIVEHIGH (0x00000000)
#define AM3X_MCASP_AFSRCTL_FSRPOL_ACTIVELOW (0x00000001)

#define AM3X_MCASP_AFSRCTL_RESETVAL       (0x00000000)

/* ACLKRCTL */

#define AM3X_MCASP_ACLKRCTL_ACLKRPOL_MASK (0x00000080)
#define AM3X_MCASP_ACLKRCTL_ACLKRPOL_SHIFT (0x00000007)
#define AM3X_MCASP_ACLKRCTL_ACLKRPOL_RESETVAL (0x00000000)

/*----ACLKRPOL Tokens----*/
#define AM3X_MCASP_ACLKRCTL_ACLKRPOL_FALLING (0x00000000)
#define AM3X_MCASP_ACLKRCTL_ACLKRPOL_RISING (0x00000001)

#define AM3X_MCASP_ACLKRCTL_ACLKRE_MASK   (0x00000020)
#define AM3X_MCASP_ACLKRCTL_ACLKRE_SHIFT  (0x00000005)
#define AM3X_MCASP_ACLKRCTL_ACLKRE_RESETVAL (0x00000001)

/*----ACLKRE Tokens----*/
#define AM3X_MCASP_ACLKRCTL_ACLKRE_EXTERNAL (0x00000000)
#define AM3X_MCASP_ACLKRCTL_ACLKRE_INTERNAL (0x00000001)

#define AM3X_MCASP_ACLKRCTL_ACLKRDIV_MASK (0x0000001F)
#define AM3X_MCASP_ACLKRCTL_ACLKRDIV_SHIFT (0x00000000)
#define AM3X_MCASP_ACLKRCTL_ACLKRDIV_RESETVAL (0x00000000)

#define AM3X_MCASP_ACLKRCTL_RESETVAL      (0x00000020)

/* AHCLKRCTL */

#define AM3X_MCASP_AHCLKRCTL_AHCLKRE_MASK (0x00008000)
#define AM3X_MCASP_AHCLKRCTL_AHCLKRE_SHIFT (0x0000000F)
#define AM3X_MCASP_AHCLKRCTL_AHCLKRE_RESETVAL (0x00000001)

/*----AHCLKRE Tokens----*/
#define AM3X_MCASP_AHCLKRCTL_AHCLKRE_EXTERNAL (0x00000000)
#define AM3X_MCASP_AHCLKRCTL_AHCLKRE_INTERNAL (0x00000001)

#define AM3X_MCASP_AHCLKRCTL_AHCLKRPOL_MASK (0x00004000)
#define AM3X_MCASP_AHCLKRCTL_AHCLKRPOL_SHIFT (0x0000000E)
#define AM3X_MCASP_AHCLKRCTL_AHCLKRPOL_RESETVAL (0x00000000)

/*----AHCLKRPOL Tokens----*/
#define AM3X_MCASP_AHCLKRCTL_AHCLKRPOL_RISING (0x00000000)
#define AM3X_MCASP_AHCLKRCTL_AHCLKRPOL_FALLING (0x00000001)

#define AM3X_MCASP_AHCLKRCTL_AHCLKRDIV_MASK (0x00000FFF)
#define AM3X_MCASP_AHCLKRCTL_AHCLKRDIV_SHIFT (0x00000000)
#define AM3X_MCASP_AHCLKRCTL_AHCLKRDIV_RESETVAL (0x00000000)

#define AM3X_MCASP_AHCLKRCTL_RESETVAL     (0x00008000)

/* RTDM */

#define AM3X_MCASP_RTDM_RTDMS_MASK       (0xFFFFFFFF)
#define AM3X_MCASP_RTDM_RTDMS_SHIFT      (0x00000000)
#define AM3X_MCASP_RTDM_RTDMS_RESETVAL   (0x00000000)

/*----RTDMS Tokens----*/
#define AM3X_MCASP_RTDM_RTDMS_INACTIVE   (0x00000000)
#define AM3X_MCASP_RTDM_RTDMS_ACTIVE     (0x00000001)

#define AM3X_MCASP_RTDM_RESETVAL         (0x00000000)

/* RINTCTL */

#define AM3X_MCASP_RINTCTL_RXSOFINTENA_MASK (0x00000080)
#define AM3X_MCASP_RINTCTL_RXSOFINTENA_SHIFT (0x00000007)
#define AM3X_MCASP_RINTCTL_RXSOFINTENA_RESETVAL (0x00000000)

/*----RXSOFINTENA Tokens----*/
#define AM3X_MCASP_RINTCTL_RXSOFINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_RINTCTL_RXSOFINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_RINTCTL_RXDATAINTENA_MASK (0x00000020)
#define AM3X_MCASP_RINTCTL_RXDATAINTENA_SHIFT (0x00000005)
#define AM3X_MCASP_RINTCTL_RXDATAINTENA_RESETVAL (0x00000000)

/*----RXDATAINTENA Tokens----*/
#define AM3X_MCASP_RINTCTL_RXDATAINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_RINTCTL_RXDATAINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_RINTCTL_RXLASTINTENA_MASK (0x00000010)
#define AM3X_MCASP_RINTCTL_RXLASTINTENA_SHIFT (0x00000004)
#define AM3X_MCASP_RINTCTL_RXLASTINTENA_RESETVAL (0x00000000)

/*----RXLASTINTENA Tokens----*/
#define AM3X_MCASP_RINTCTL_RXLASTINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_RINTCTL_RXLASTINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_RINTCTL_RXDMAERRINTENA_MASK (0x00000008)
#define AM3X_MCASP_RINTCTL_RXDMAERRINTENA_SHIFT (0x00000003)
#define AM3X_MCASP_RINTCTL_RXDMAERRINTENA_RESETVAL (0x00000000)

/*----RXDMAERRINTENA Tokens----*/
#define AM3X_MCASP_RINTCTL_RXDMAERRINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_RINTCTL_RXDMAERRINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_RINTCTL_RXBADCLKINTENA_MASK (0x00000004)
#define AM3X_MCASP_RINTCTL_RXBADCLKINTENA_SHIFT (0x00000002)
#define AM3X_MCASP_RINTCTL_RXBADCLKINTENA_RESETVAL (0x00000000)

/*----RXBADCLKINTENA Tokens----*/
#define AM3X_MCASP_RINTCTL_RXBADCLKINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_RINTCTL_RXBADCLKINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_RINTCTL_RXUNFSRINTENA_MASK (0x00000002)
#define AM3X_MCASP_RINTCTL_RXUNFSRINTENA_SHIFT (0x00000001)
#define AM3X_MCASP_RINTCTL_RXUNFSRINTENA_RESETVAL (0x00000000)

/*----RXUNFSRINTENA Tokens----*/
#define AM3X_MCASP_RINTCTL_RXUNFSRINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_RINTCTL_RXUNFSRINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_RINTCTL_RXOVRNINTENA_MASK (0x00000001)
#define AM3X_MCASP_RINTCTL_RXOVRNINTENA_SHIFT (0x00000000)
#define AM3X_MCASP_RINTCTL_RXOVRNINTENA_RESETVAL (0x00000000)

/*----RXOVRNINTENA Tokens----*/
#define AM3X_MCASP_RINTCTL_RXOVRNINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_RINTCTL_RXOVRNINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_RINTCTL_RESETVAL       (0x00000000)

/* RSTAT */

#define AM3X_MCASP_RSTAT_RXERR_MASK      (0x00000100)
#define AM3X_MCASP_RSTAT_RXERR_SHIFT     (0x00000008)
#define AM3X_MCASP_RSTAT_RXERR_RESETVAL  (0x00000000)

/*----RXERR Tokens----*/
#define AM3X_MCASP_RSTAT_RXERR_NO_ERROR  (0x00000000)
#define AM3X_MCASP_RSTAT_RXERR_ERROR     (0x00000001)

#define AM3X_MCASP_RSTAT_RXDMAERR_MASK   (0x00000080)
#define AM3X_MCASP_RSTAT_RXDMAERR_SHIFT  (0x00000007)
#define AM3X_MCASP_RSTAT_RXDMAERR_RESETVAL (0x00000000)

/*----RXDMAERR Tokens----*/
#define AM3X_MCASP_RSTAT_RXDMAERR_NO_ERROR (0x00000000)
#define AM3X_MCASP_RSTAT_RXDMAERR_ERROR  (0x00000001)

#define AM3X_MCASP_RSTAT_RXSOF_MASK      (0x00000040)
#define AM3X_MCASP_RSTAT_RXSOF_SHIFT     (0x00000006)
#define AM3X_MCASP_RSTAT_RXSOF_RESETVAL  (0x00000000)

/*----RXSOF Tokens----*/
#define AM3X_MCASP_RSTAT_RXSOF_NO        (0x00000000)
#define AM3X_MCASP_RSTAT_RXSOF_YES       (0x00000001)

#define AM3X_MCASP_RSTAT_RXDATA_MASK     (0x00000020)
#define AM3X_MCASP_RSTAT_RXDATA_SHIFT    (0x00000005)
#define AM3X_MCASP_RSTAT_RXDATA_RESETVAL (0x00000000)

/*----RXDATA Tokens----*/
#define AM3X_MCASP_RSTAT_RXDATA_NO       (0x00000000)
#define AM3X_MCASP_RSTAT_RXDATA_YES      (0x00000001)

#define AM3X_MCASP_RSTAT_RXLAST_MASK     (0x00000010)
#define AM3X_MCASP_RSTAT_RXLAST_SHIFT    (0x00000004)
#define AM3X_MCASP_RSTAT_RXLAST_RESETVAL (0x00000000)

/*----RXLAST Tokens----*/
#define AM3X_MCASP_RSTAT_RXLAST_NO       (0x00000000)
#define AM3X_MCASP_RSTAT_RXLAST_YES      (0x00000001)

#define AM3X_MCASP_RSTAT_RXEVENSLOT_MASK (0x00000008)
#define AM3X_MCASP_RSTAT_RXEVENSLOT_SHIFT (0x00000003)
#define AM3X_MCASP_RSTAT_RXEVENSLOT_RESETVAL (0x00000000)

/*----RXEVENSLOT Tokens----*/
#define AM3X_MCASP_RSTAT_RXEVENSLOT_ODD  (0x00000000)
#define AM3X_MCASP_RSTAT_RXEVENSLOT_EVEN (0x00000001)

#define AM3X_MCASP_RSTAT_RXBADCLK_MASK   (0x00000004)
#define AM3X_MCASP_RSTAT_RXBADCLK_SHIFT  (0x00000002)
#define AM3X_MCASP_RSTAT_RXBADCLK_RESETVAL (0x00000000)

/*----RXBADCLK Tokens----*/
#define AM3X_MCASP_RSTAT_RXBADCLK_NO     (0x00000000)
#define AM3X_MCASP_RSTAT_RXBADCLK_YES    (0x00000001)

#define AM3X_MCASP_RSTAT_RXUNFSR_MASK    (0x00000002)
#define AM3X_MCASP_RSTAT_RXUNFSR_SHIFT   (0x00000001)
#define AM3X_MCASP_RSTAT_RXUNFSR_RESETVAL (0x00000000)

/*----RXUNFSR Tokens----*/
#define AM3X_MCASP_RSTAT_RXUNFSR_NO      (0x00000000)
#define AM3X_MCASP_RSTAT_RXUNFSR_YES     (0x00000001)

#define AM3X_MCASP_RSTAT_RXOVRN_MASK     (0x00000001)
#define AM3X_MCASP_RSTAT_RXOVRN_SHIFT    (0x00000000)
#define AM3X_MCASP_RSTAT_RXOVRN_RESETVAL (0x00000000)

/*----RXOVRN Tokens----*/
#define AM3X_MCASP_RSTAT_RXOVRN_NO       (0x00000000)
#define AM3X_MCASP_RSTAT_RXOVRN_YES      (0x00000001)

#define AM3X_MCASP_RSTAT_RESETVAL        (0x00000000)

/* RSLOT */

#define AM3X_MCASP_RSLOT_MASK (0x000001FF)
#define AM3X_MCASP_RSLOT_SHIFT (0x00000000)
#define AM3X_MCASP_RSLOT_RESETVAL (0x00000000)

#define AM3X_MCASP_RSLOT_RESETVAL     (0x00000000)

/* RCLKCHK */

#define AM3X_MCASP_RCLKCHK_RXCOUNT_MASK  (0xFF000000)
#define AM3X_MCASP_RCLKCHK_RXCOUNT_SHIFT (0x00000018)
#define AM3X_MCASP_RCLKCHK_RXCOUNT_RESETVAL (0x00000000)

#define AM3X_MCASP_RCLKCHK_RXMAX_MASK    (0x00FF0000)
#define AM3X_MCASP_RCLKCHK_RXMAX_SHIFT   (0x00000010)
#define AM3X_MCASP_RCLKCHK_RXMAX_RESETVAL (0x00000000)

#define AM3X_MCASP_RCLKCHK_RXMIN_MASK    (0x0000FF00)
#define AM3X_MCASP_RCLKCHK_RXMIN_SHIFT   (0x00000008)
#define AM3X_MCASP_RCLKCHK_RXMIN_RESETVAL (0x00000000)

#define AM3X_MCASP_RCLKCHK_RXPS_MASK     (0x0000000F)
#define AM3X_MCASP_RCLKCHK_RXPS_SHIFT    (0x00000000)
#define AM3X_MCASP_RCLKCHK_RXPS_RESETVAL (0x00000000)

/*----RXPS Tokens----*/
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY1   (0x00000000)
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY2   (0x00000001)
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY4   (0x00000002)
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY8   (0x00000003)
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY16  (0x00000004)
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY32  (0x00000005)
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY64  (0x00000006)
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY128 (0x00000007)
#define AM3X_MCASP_RCLKCHK_RXPS_DIVBY256 (0x00000008)

#define AM3X_MCASP_RCLKCHK_RESETVAL      (0x00000000)

/* REVTCTL */

#define AM3X_MCASP_REVTCTL_RDATDMA_MASK   (0x00000001)
#define AM3X_MCASP_REVTCTL_RDATDMA_SHIFT  (0x00000000)
#define AM3X_MCASP_REVTCTL_RDATDMA_RESETVAL (0x00000000)

/*----RDATDMA Tokens----*/
#define AM3X_MCASP_REVTCTL_RDATDMA_ENABLE (0x00000000)
#define AM3X_MCASP_REVTCTL_RDATDMA_DISABLE (0x00000001)

#define AM3X_MCASP_REVTCTL_RESETVAL       (0x00000000)

/* XGBLCTL */

#define AM3X_MCASP_XGBLCTL_TXFSRST_MASK   (0x00001000)
#define AM3X_MCASP_XGBLCTL_TXFSRST_SHIFT  (0x0000000C)
#define AM3X_MCASP_XGBLCTL_TXFSRST_RESETVAL (0x00000000)

/*----TXFSRST Tokens----*/
#define AM3X_MCASP_XGBLCTL_TXFSRST_RESET  (0x00000000)
#define AM3X_MCASP_XGBLCTL_TXFSRST_ACTIVE (0x00000001)

#define AM3X_MCASP_XGBLCTL_TXSMRST_MASK   (0x00000800)
#define AM3X_MCASP_XGBLCTL_TXSMRST_SHIFT  (0x0000000B)
#define AM3X_MCASP_XGBLCTL_TXSMRST_RESETVAL (0x00000000)

/*----TXSMRST Tokens----*/
#define AM3X_MCASP_XGBLCTL_TXSMRST_RESET  (0x00000000)
#define AM3X_MCASP_XGBLCTL_TXSMRST_ACTIVE (0x00000001)

#define AM3X_MCASP_XGBLCTL_TXSERCLR_MASK  (0x00000400)
#define AM3X_MCASP_XGBLCTL_TXSERCLR_SHIFT (0x0000000A)
#define AM3X_MCASP_XGBLCTL_TXSERCLR_RESETVAL (0x00000000)

/*----TXSERCLR Tokens----*/
#define AM3X_MCASP_XGBLCTL_TXSERCLR_CLEAR (0x00000000)
#define AM3X_MCASP_XGBLCTL_TXSERCLR_ACTIVE (0x00000001)

#define AM3X_MCASP_XGBLCTL_TXHCLKRST_MASK (0x00000200)
#define AM3X_MCASP_XGBLCTL_TXHCLKRST_SHIFT (0x00000009)
#define AM3X_MCASP_XGBLCTL_TXHCLKRST_RESETVAL (0x00000000)

/*----TXHCLKRST Tokens----*/
#define AM3X_MCASP_XGBLCTL_TXHCLKRST_RESET (0x00000000)
#define AM3X_MCASP_XGBLCTL_TXHCLKRST_ACTIVE (0x00000001)

#define AM3X_MCASP_XGBLCTL_TXCLKRST_MASK  (0x00000100)
#define AM3X_MCASP_XGBLCTL_TXCLKRST_SHIFT (0x00000008)
#define AM3X_MCASP_XGBLCTL_TXCLKRST_RESETVAL (0x00000000)

/*----TXCLKRST Tokens----*/
#define AM3X_MCASP_XGBLCTL_TXCLKRST_RESET (0x00000000)
#define AM3X_MCASP_XGBLCTL_TXCLKRST_ACTIVE (0x00000001)

#define AM3X_MCASP_XGBLCTL_RFSRST_MASK    (0x00000010)
#define AM3X_MCASP_XGBLCTL_RFSRST_SHIFT   (0x00000004)
#define AM3X_MCASP_XGBLCTL_RFSRST_RESETVAL (0x00000000)

#define AM3X_MCASP_XGBLCTL_RSMRST_MASK    (0x00000008)
#define AM3X_MCASP_XGBLCTL_RSMRST_SHIFT   (0x00000003)
#define AM3X_MCASP_XGBLCTL_RSMRST_RESETVAL (0x00000000)

#define AM3X_MCASP_XGBLCTL_RSERCLR_MASK   (0x00000004)
#define AM3X_MCASP_XGBLCTL_RSERCLR_SHIFT  (0x00000002)
#define AM3X_MCASP_XGBLCTL_RSERCLR_RESETVAL (0x00000000)

#define AM3X_MCASP_XGBLCTL_RHCLKRST_MASK  (0x00000002)
#define AM3X_MCASP_XGBLCTL_RHCLKRST_SHIFT (0x00000001)
#define AM3X_MCASP_XGBLCTL_RHCLKRST_RESETVAL (0x00000000)

#define AM3X_MCASP_XGBLCTL_RCLKRST_MASK   (0x00000001)
#define AM3X_MCASP_XGBLCTL_RCLKRST_SHIFT  (0x00000000)
#define AM3X_MCASP_XGBLCTL_RCLKRST_RESETVAL (0x00000000)

#define AM3X_MCASP_XGBLCTL_RESETVAL       (0x00000000)

/* XMASK */

#define AM3X_MCASP_XMASK_XMASK_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XMASK_XMASK_SHIFT    (0x00000000)
#define AM3X_MCASP_XMASK_XMASK_RESETVAL (0x00000000)

/*----XMASK Tokens----*/
#define AM3X_MCASP_XMASK_XMASK_USEMASK  (0x00000000)
#define AM3X_MCASP_XMASK_XMASK_NOMASK   (0x00000001)

#define AM3X_MCASP_XMASK_RESETVAL        (0x00000000)

/* XFMT */

#define AM3X_MCASP_XFMT_FSXDLY_MASK      (0x00030000)
#define AM3X_MCASP_XFMT_FSXDLY_SHIFT     (0x00000010)
#define AM3X_MCASP_XFMT_FSXDLY_RESETVAL  (0x00000000)

/*----FSXDLY Tokens----*/
#define AM3X_MCASP_XFMT_FSXDLY_0BIT      (0x00000000)
#define AM3X_MCASP_XFMT_FSXDLY_1BIT      (0x00000001)
#define AM3X_MCASP_XFMT_FSXDLY_2BIT      (0x00000002)

#define AM3X_MCASP_XFMT_TXORD_MASK       (0x00008000)
#define AM3X_MCASP_XFMT_TXORD_SHIFT      (0x0000000F)
#define AM3X_MCASP_XFMT_TXORD_RESETVAL   (0x00000000)

/*----TXORD Tokens----*/
#define AM3X_MCASP_XFMT_TXORD_LSBFIRST   (0x00000000)
#define AM3X_MCASP_XFMT_TXORD_MSBFIRST   (0x00000001)

#define AM3X_MCASP_XFMT_TXPAD_MASK       (0x00006000)
#define AM3X_MCASP_XFMT_TXPAD_SHIFT      (0x0000000D)
#define AM3X_MCASP_XFMT_TXPAD_RESETVAL   (0x00000000)

/*----TXPAD Tokens----*/
#define AM3X_MCASP_XFMT_TXPAD_ZERO       (0x00000000)
#define AM3X_MCASP_XFMT_TXPAD_ONE        (0x00000001)
#define AM3X_MCASP_XFMT_TXPAD_XPBIT      (0x00000002)

#define AM3X_MCASP_XFMT_TXPBIT_MASK      (0x00001F00)
#define AM3X_MCASP_XFMT_TXPBIT_SHIFT     (0x00000008)
#define AM3X_MCASP_XFMT_TXPBIT_RESETVAL  (0x00000000)

#define AM3X_MCASP_XFMT_TXSSZ_MASK       (0x000000F0)
#define AM3X_MCASP_XFMT_TXSSZ_SHIFT      (0x00000004)
#define AM3X_MCASP_XFMT_TXSSZ_RESETVAL   (0x00000000)

/*----TXSSZ Tokens----*/
#define AM3X_MCASP_XFMT_TXSSZ_           (0xFFFFFFFE)
#define AM3X_MCASP_XFMT_TXSSZ_8BITS      (0x00000003)
#define AM3X_MCASP_XFMT_TXSSZ_12BITS     (0x00000005)
#define AM3X_MCASP_XFMT_TXSSZ_16BITS     (0x00000007)
#define AM3X_MCASP_XFMT_TXSSZ_20BITS     (0x00000009)
#define AM3X_MCASP_XFMT_TXSSZ_24BITS     (0x0000000B)
#define AM3X_MCASP_XFMT_TXSSZ_28BITS     (0x0000000D)
#define AM3X_MCASP_XFMT_TXSSZ_32BITS     (0x0000000F)

#define AM3X_MCASP_XFMT_TXSEL_MASK       (0x00000008)
#define AM3X_MCASP_XFMT_TXSEL_SHIFT      (0x00000003)
#define AM3X_MCASP_XFMT_TXSEL_RESETVAL   (0x00000000)

/*----TXSEL Tokens----*/
#define AM3X_MCASP_XFMT_TXSEL_VBUSP      (0x00000000)
#define AM3X_MCASP_XFMT_TXSEL_VBUS       (0x00000001)

#define AM3X_MCASP_XFMT_TXROT_MASK       (0x00000007)
#define AM3X_MCASP_XFMT_TXROT_SHIFT      (0x00000000)
#define AM3X_MCASP_XFMT_TXROT_RESETVAL   (0x00000000)

/*----TXROT Tokens----*/
#define AM3X_MCASP_XFMT_TXROT_NONE       (0x00000000)
#define AM3X_MCASP_XFMT_TXROT_4BITS      (0x00000001)
#define AM3X_MCASP_XFMT_TXROT_8BITS      (0x00000002)
#define AM3X_MCASP_XFMT_TXROT_12BITS     (0x00000003)
#define AM3X_MCASP_XFMT_TXROT_16BITS     (0x00000004)
#define AM3X_MCASP_XFMT_TXROT_20BITS     (0x00000005)
#define AM3X_MCASP_XFMT_TXROT_24BITS     (0x00000006)
#define AM3X_MCASP_XFMT_TXROT_28BITS     (0x00000007)

#define AM3X_MCASP_XFMT_RESETVAL         (0x00000000)

/* AFSXCTL */

#define AM3X_MCASP_AFSXCTL_FSXMOD_MASK    (0x0000FF80)
#define AM3X_MCASP_AFSXCTL_FSXMOD_SHIFT   (0x00000007)
#define AM3X_MCASP_AFSXCTL_FSXMOD_RESETVAL (0x00000000)

/*----FSXMOD Tokens----*/
#define AM3X_MCASP_AFSXCTL_FSXMOD_BURST   (0x00000000)

#define AM3X_MCASP_AFSXCTL_FSXDUR_MASK    (0x00000010)
#define AM3X_MCASP_AFSXCTL_FSXDUR_SHIFT   (0x00000004)
#define AM3X_MCASP_AFSXCTL_FSXDUR_RESETVAL (0x00000000)

/*----FSXDUR Tokens----*/
#define AM3X_MCASP_AFSXCTL_FSXDUR_BIT     (0x00000000)
#define AM3X_MCASP_AFSXCTL_FSXDUR_WORD    (0x00000001)

#define AM3X_MCASP_AFSXCTL_AFSXE_MASK     (0x00000002)
#define AM3X_MCASP_AFSXCTL_AFSXE_SHIFT    (0x00000001)
#define AM3X_MCASP_AFSXCTL_AFSXE_RESETVAL (0x00000000)

/*----AFSXE Tokens----*/
#define AM3X_MCASP_AFSXCTL_AFSXE_EXTERNAL (0x00000000)
#define AM3X_MCASP_AFSXCTL_AFSXE_INTERNAL (0x00000001)

#define AM3X_MCASP_AFSXCTL_FSXPOL_MASK    (0x00000001)
#define AM3X_MCASP_AFSXCTL_FSXPOL_SHIFT   (0x00000000)
#define AM3X_MCASP_AFSXCTL_FSXPOL_RESETVAL (0x00000000)

/*----FSXPOL Tokens----*/
#define AM3X_MCASP_AFSXCTL_FSXPOL_ACTIVEHIGH (0x00000000)
#define AM3X_MCASP_AFSXCTL_FSXPOL_ACTIVELOW (0x00000001)

#define AM3X_MCASP_AFSXCTL_RESETVAL       (0x00000000)

/* ACLKXCTL */

#define AM3X_MCASP_ACLKXCTL_ACLKXPOL_MASK (0x00000080)
#define AM3X_MCASP_ACLKXCTL_ACLKXPOL_SHIFT (0x00000007)
#define AM3X_MCASP_ACLKXCTL_ACLKXPOL_RESETVAL (0x00000000)

/*----ACLKXPOL Tokens----*/
#define AM3X_MCASP_ACLKXCTL_ACLKXPOL_RISING (0x00000000)
#define AM3X_MCASP_ACLKXCTL_ACLKXPOL_FALLING (0x00000001)

#define AM3X_MCASP_ACLKXCTL_ASYNC_MASK    (0x00000040)
#define AM3X_MCASP_ACLKXCTL_ASYNC_SHIFT   (0x00000006)
#define AM3X_MCASP_ACLKXCTL_ASYNC_RESETVAL (0x00000001)

/*----ASYNC Tokens----*/
#define AM3X_MCASP_ACLKXCTL_ASYNC_SYNC    (0x00000000)
#define AM3X_MCASP_ACLKXCTL_ASYNC_ASYNC   (0x00000001)

#define AM3X_MCASP_ACLKXCTL_ACLKXE_MASK   (0x00000020)
#define AM3X_MCASP_ACLKXCTL_ACLKXE_SHIFT  (0x00000005)
#define AM3X_MCASP_ACLKXCTL_ACLKXE_RESETVAL (0x00000001)

/*----ACLKXE Tokens----*/
#define AM3X_MCASP_ACLKXCTL_ACLKXE_EXTERNAL (0x00000000)
#define AM3X_MCASP_ACLKXCTL_ACLKXE_INTERNAL (0x00000001)

#define AM3X_MCASP_ACLKXCTL_ACLKXDIV_MASK (0x0000001F)
#define AM3X_MCASP_ACLKXCTL_ACLKXDIV_SHIFT (0x00000000)
#define AM3X_MCASP_ACLKXCTL_ACLKXDIV_RESETVAL (0x00000000)

#define AM3X_MCASP_ACLKXCTL_RESETVAL      (0x00000060)

/* AHCLKXCTL */

#define AM3X_MCASP_AHCLKXCTL_AHCLKXE_MASK (0x00008000)
#define AM3X_MCASP_AHCLKXCTL_AHCLKXE_SHIFT (0x0000000F)
#define AM3X_MCASP_AHCLKXCTL_AHCLKXE_RESETVAL (0x00000001)

/*----AHCLKXE Tokens----*/
#define AM3X_MCASP_AHCLKXCTL_AHCLKXE_EXTERNAL (0x00000000)
#define AM3X_MCASP_AHCLKXCTL_AHCLKXE_INTERNAL (0x00000001)

#define AM3X_MCASP_AHCLKXCTL_AHCLKXPOL_MASK (0x00004000)
#define AM3X_MCASP_AHCLKXCTL_AHCLKXPOL_SHIFT (0x0000000E)
#define AM3X_MCASP_AHCLKXCTL_AHCLKXPOL_RESETVAL (0x00000000)

/*----AHCLKXPOL Tokens----*/
#define AM3X_MCASP_AHCLKXCTL_AHCLKXPOL_RISING (0x00000000)
#define AM3X_MCASP_AHCLKXCTL_AHCLKXPOL_FALLING (0x00000001)

#define AM3X_MCASP_AHCLKXCTL_AHCLKXDIV_MASK (0x00000FFF)
#define AM3X_MCASP_AHCLKXCTL_AHCLKXDIV_SHIFT (0x00000000)
#define AM3X_MCASP_AHCLKXCTL_AHCLKXDIV_RESETVAL (0x00000000)

#define AM3X_MCASP_AHCLKXCTL_RESETVAL     (0x00008000)

/* XTDM */

#define AM3X_MCASP_XTDM_XTDMS_MASK       (0xFFFFFFFF)
#define AM3X_MCASP_XTDM_XTDMS_SHIFT      (0x00000000)
#define AM3X_MCASP_XTDM_XTDMS_RESETVAL   (0x00000000)

/*----XTDMS Tokens----*/
#define AM3X_MCASP_XTDM_XTDMS_INACTIVE   (0x00000000)
#define AM3X_MCASP_XTDM_XTDMS_ACTIVE     (0x00000001)

#define AM3X_MCASP_XTDM_RESETVAL         (0x00000000)

/* XINTCTL */

#define AM3X_MCASP_XINTCTL_TXSOFINTENA_MASK (0x00000080)
#define AM3X_MCASP_XINTCTL_TXSOFINTENA_SHIFT (0x00000007)
#define AM3X_MCASP_XINTCTL_TXSOFINTENA_RESETVAL (0x00000000)

/*----TXSOFINTENA Tokens----*/
#define AM3X_MCASP_XINTCTL_TXSOFINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_XINTCTL_TXSOFINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_XINTCTL_TXDATAINTENA_MASK (0x00000020)
#define AM3X_MCASP_XINTCTL_TXDATAINTENA_SHIFT (0x00000005)
#define AM3X_MCASP_XINTCTL_TXDATAINTENA_RESETVAL (0x00000000)

/*----TXDATAINTENA Tokens----*/
#define AM3X_MCASP_XINTCTL_TXDATAINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_XINTCTL_TXDATAINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_XINTCTL_TXLASTINTENA_MASK (0x00000010)
#define AM3X_MCASP_XINTCTL_TXLASTINTENA_SHIFT (0x00000004)
#define AM3X_MCASP_XINTCTL_TXLASTINTENA_RESETVAL (0x00000000)

/*----TXLASTINTENA Tokens----*/
#define AM3X_MCASP_XINTCTL_TXLASTINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_XINTCTL_TXLASTINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_XINTCTL_TXDMAERRINTENA_MASK (0x00000008)
#define AM3X_MCASP_XINTCTL_TXDMAERRINTENA_SHIFT (0x00000003)
#define AM3X_MCASP_XINTCTL_TXDMAERRINTENA_RESETVAL (0x00000000)

/*----TXDMAERRINTENA Tokens----*/
#define AM3X_MCASP_XINTCTL_TXDMAERRINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_XINTCTL_TXDMAERRINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_XINTCTL_TXBADCLKINTENA_MASK (0x00000004)
#define AM3X_MCASP_XINTCTL_TXBADCLKINTENA_SHIFT (0x00000002)
#define AM3X_MCASP_XINTCTL_TXBADCLKINTENA_RESETVAL (0x00000000)

/*----TXBADCLKINTENA Tokens----*/
#define AM3X_MCASP_XINTCTL_TXBADCLKINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_XINTCTL_TXBADCLKINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_XINTCTL_TXUNFSRINTENA_MASK (0x00000002)
#define AM3X_MCASP_XINTCTL_TXUNFSRINTENA_SHIFT (0x00000001)
#define AM3X_MCASP_XINTCTL_TXUNFSRINTENA_RESETVAL (0x00000000)

/*----TXUNFSRINTENA Tokens----*/
#define AM3X_MCASP_XINTCTL_TXUNFSRINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_XINTCTL_TXUNFSRINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_XINTCTL_TXUNDRNINTENA_MASK (0x00000001)
#define AM3X_MCASP_XINTCTL_TXUNDRNINTENA_SHIFT (0x00000000)
#define AM3X_MCASP_XINTCTL_TXUNDRNINTENA_RESETVAL (0x00000000)

/*----TXUNDRNINTENA Tokens----*/
#define AM3X_MCASP_XINTCTL_TXUNDRNINTENA_DISABLE (0x00000000)
#define AM3X_MCASP_XINTCTL_TXUNDRNINTENA_ENABLE (0x00000001)

#define AM3X_MCASP_XINTCTL_RESETVAL       (0x00000000)

/* XSTAT */

#define AM3X_MCASP_XSTAT_TXERR_MASK      (0x00000100)
#define AM3X_MCASP_XSTAT_TXERR_SHIFT     (0x00000008)
#define AM3X_MCASP_XSTAT_TXERR_RESETVAL  (0x00000000)

/*----TXERR Tokens----*/
#define AM3X_MCASP_XSTAT_TXERR_NO_ERROR  (0x00000000)
#define AM3X_MCASP_XSTAT_TXERR_ERROR     (0x00000001)

#define AM3X_MCASP_XSTAT_TXDMAERR_MASK   (0x00000080)
#define AM3X_MCASP_XSTAT_TXDMAERR_SHIFT  (0x00000007)
#define AM3X_MCASP_XSTAT_TXDMAERR_RESETVAL (0x00000000)

/*----TXDMAERR Tokens----*/
#define AM3X_MCASP_XSTAT_TXDMAERR_NO_ERROR (0x00000000)
#define AM3X_MCASP_XSTAT_TXDMAERR_ERROR  (0x00000001)

#define AM3X_MCASP_XSTAT_TXSOF_MASK      (0x00000040)
#define AM3X_MCASP_XSTAT_TXSOF_SHIFT     (0x00000006)
#define AM3X_MCASP_XSTAT_TXSOF_RESETVAL  (0x00000000)

/*----TXSOF Tokens----*/
#define AM3X_MCASP_XSTAT_TXSOF_NO        (0x00000000)
#define AM3X_MCASP_XSTAT_TXSOF_YES       (0x00000001)

#define AM3X_MCASP_XSTAT_TXDATA_MASK     (0x00000020)
#define AM3X_MCASP_XSTAT_TXDATA_SHIFT    (0x00000005)
#define AM3X_MCASP_XSTAT_TXDATA_RESETVAL (0x00000000)

/*----TXDATA Tokens----*/
#define AM3X_MCASP_XSTAT_TXDATA_NO       (0x00000000)
#define AM3X_MCASP_XSTAT_TXDATA_YES      (0x00000001)

#define AM3X_MCASP_XSTAT_TXLAST_MASK     (0x00000010)
#define AM3X_MCASP_XSTAT_TXLAST_SHIFT    (0x00000004)
#define AM3X_MCASP_XSTAT_TXLAST_RESETVAL (0x00000000)

/*----TXLAST Tokens----*/
#define AM3X_MCASP_XSTAT_TXLAST_NO       (0x00000000)
#define AM3X_MCASP_XSTAT_TXLAST_YES      (0x00000001)

#define AM3X_MCASP_XSTAT_TXEVENSLOT_MASK (0x00000008)
#define AM3X_MCASP_XSTAT_TXEVENSLOT_SHIFT (0x00000003)
#define AM3X_MCASP_XSTAT_TXEVENSLOT_RESETVAL (0x00000000)

/*----TXEVENSLOT Tokens----*/
#define AM3X_MCASP_XSTAT_TXEVENSLOT_ODD  (0x00000000)
#define AM3X_MCASP_XSTAT_TXEVENSLOT_EVEN (0x00000001)

#define AM3X_MCASP_XSTAT_TXBADCLK_MASK   (0x00000004)
#define AM3X_MCASP_XSTAT_TXBADCLK_SHIFT  (0x00000002)
#define AM3X_MCASP_XSTAT_TXBADCLK_RESETVAL (0x00000000)

/*----TXBADCLK Tokens----*/
#define AM3X_MCASP_XSTAT_TXBADCLK_NO     (0x00000000)
#define AM3X_MCASP_XSTAT_TXBADCLK_YES    (0x00000001)

#define AM3X_MCASP_XSTAT_TXUNFSR_MASK    (0x00000002)
#define AM3X_MCASP_XSTAT_TXUNFSR_SHIFT   (0x00000001)
#define AM3X_MCASP_XSTAT_TXUNFSR_RESETVAL (0x00000000)

/*----TXUNFSR Tokens----*/
#define AM3X_MCASP_XSTAT_TXUNFSR_NO      (0x00000000)
#define AM3X_MCASP_XSTAT_TXUNFSR_YES     (0x00000001)

#define AM3X_MCASP_XSTAT_TXUNDRN_MASK    (0x00000001)
#define AM3X_MCASP_XSTAT_TXUNDRN_SHIFT   (0x00000000)
#define AM3X_MCASP_XSTAT_TXUNDRN_RESETVAL (0x00000000)

/*----TXUNDRN Tokens----*/
#define AM3X_MCASP_XSTAT_TXUNDRN_NO      (0x00000000)
#define AM3X_MCASP_XSTAT_TXUNDRN_YES     (0x00000001)

#define AM3X_MCASP_XSTAT_RESETVAL        (0x00000000)

/* XSLOT */

#define AM3X_MCASP_XSLOT_MASK (0x000001FF)
#define AM3X_MCASP_XSLOT_SHIFT (0x00000000)
#define AM3X_MCASP_XSLOT_RESETVAL (0x0000017F)

#define AM3X_MCASP_XSLOT_RESETVAL     (0x0000017F)

/* XCLKCHK */

#define AM3X_MCASP_XCLKCHK_TXCOUNT_MASK  (0xFF000000)
#define AM3X_MCASP_XCLKCHK_TXCOUNT_SHIFT (0x00000018)
#define AM3X_MCASP_XCLKCHK_TXCOUNT_RESETVAL (0x00000000)

#define AM3X_MCASP_XCLKCHK_TXMAX_MASK    (0x00FF0000)
#define AM3X_MCASP_XCLKCHK_TXMAX_SHIFT   (0x00000010)
#define AM3X_MCASP_XCLKCHK_TXMAX_RESETVAL (0x00000000)

#define AM3X_MCASP_XCLKCHK_TXMIN_MASK    (0x0000FF00)
#define AM3X_MCASP_XCLKCHK_TXMIN_SHIFT   (0x00000008)
#define AM3X_MCASP_XCLKCHK_TXMIN_RESETVAL (0x00000000)

#define AM3X_MCASP_XCLKCHK_TXBADSW_MASK  (0x00000080)
#define AM3X_MCASP_XCLKCHK_TXBADSW_SHIFT (0x00000007)
#define AM3X_MCASP_XCLKCHK_TXBADSW_RESETVAL (0x00000000)

/*----TXBADSW Tokens----*/
#define AM3X_MCASP_XCLKCHK_TXBADSW_DISABLE (0x00000000)
#define AM3X_MCASP_XCLKCHK_TXBADSW_ENABLE (0x00000001)

#define AM3X_MCASP_XCLKCHK_TXPS_MASK     (0x0000000F)
#define AM3X_MCASP_XCLKCHK_TXPS_SHIFT    (0x00000000)
#define AM3X_MCASP_XCLKCHK_TXPS_RESETVAL (0x00000000)

/*----TXPS Tokens----*/
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY1   (0x00000000)
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY2   (0x00000001)
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY4   (0x00000002)
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY8   (0x00000003)
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY16  (0x00000004)
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY32  (0x00000005)
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY64  (0x00000006)
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY128 (0x00000007)
#define AM3X_MCASP_XCLKCHK_TXPS_DIVBY256 (0x00000008)

#define AM3X_MCASP_XCLKCHK_RESETVAL      (0x00000000)

/* XEVTCTL */

#define AM3X_MCASP_XEVTCTL_TXDATADMADIS_MASK (0x00000001)
#define AM3X_MCASP_XEVTCTL_TXDATADMADIS_SHIFT (0x00000000)
#define AM3X_MCASP_XEVTCTL_TXDATADMADIS_RESETVAL (0x00000000)

/*----TXDATADMADIS Tokens----*/
#define AM3X_MCASP_XEVTCTL_TXDATADMADIS_ENABLE (0x00000000)
#define AM3X_MCASP_XEVTCTL_TXDATADMADIS_DISABLE (0x00000001)

#define AM3X_MCASP_XEVTCTL_RESETVAL       (0x00000000)

/* DITCSRA0 */

#define AM3X_MCASP_DITCSRA0_DITCSRA0_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRA0_DITCSRA0_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRA0_DITCSRA0_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRA0_RESETVAL      (0x00000000)

/* DITCSRA1 */

#define AM3X_MCASP_DITCSRA1_DITCSRA1_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRA1_DITCSRA1_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRA1_DITCSRA1_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRA1_RESETVAL      (0x00000000)

/* DITCSRA2 */

#define AM3X_MCASP_DITCSRA2_DITCSRA2_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRA2_DITCSRA2_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRA2_DITCSRA2_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRA2_RESETVAL      (0x00000000)

/* DITCSRA3 */

#define AM3X_MCASP_DITCSRA3_DITCSRA3_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRA3_DITCSRA3_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRA3_DITCSRA3_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRA3_RESETVAL      (0x00000000)

/* DITCSRA4 */

#define AM3X_MCASP_DITCSRA4_DITCSRA3_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRA4_DITCSRA3_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRA4_DITCSRA3_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRA4_RESETVAL      (0x00000000)

/* DITCSRA5 */

#define AM3X_MCASP_DITCSRA5_DITCSRA5_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRA5_DITCSRA5_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRA5_DITCSRA5_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRA5_RESETVAL      (0x00000000)

/* DITCSRB0 */

#define AM3X_MCASP_DITCSRB0_DITCSRB0_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRB0_DITCSRB0_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRB0_DITCSRB0_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRB0_RESETVAL      (0x00000000)

/* DITCSRB1 */

#define AM3X_MCASP_DITCSRB1_DITCSRB1_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRB1_DITCSRB1_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRB1_DITCSRB1_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRB1_RESETVAL      (0x00000000)

/* DITCSRB2 */

#define AM3X_MCASP_DITCSRB2_DITCSRB2_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRB2_DITCSRB2_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRB2_DITCSRB2_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRB2_RESETVAL      (0x00000000)

/* DITCSRB3 */

#define AM3X_MCASP_DITCSRB3_DITCSRB3_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRB3_DITCSRB3_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRB3_DITCSRB3_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRB3_RESETVAL      (0x00000000)

/* DITCSRB4 */

#define AM3X_MCASP_DITCSRB4_DITCSRB4_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRB4_DITCSRB4_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRB4_DITCSRB4_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRB4_RESETVAL      (0x00000000)

/* DITCSRB5 */

#define AM3X_MCASP_DITCSRB5_DITCSRB5_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITCSRB5_DITCSRB5_SHIFT (0x00000000)
#define AM3X_MCASP_DITCSRB5_DITCSRB5_RESETVAL (0x00000000)

#define AM3X_MCASP_DITCSRB5_RESETVAL      (0x00000000)

/* DITUDRA0 */

#define AM3X_MCASP_DITUDRA0_DITUDRA0_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRA0_DITUDRA0_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRA0_DITUDRA0_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRA0_RESETVAL      (0x00000000)

/* DITUDRA1 */

#define AM3X_MCASP_DITUDRA1_DITUDRA1_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRA1_DITUDRA1_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRA1_DITUDRA1_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRA1_RESETVAL      (0x00000000)

/* DITUDRA2 */

#define AM3X_MCASP_DITUDRA2_DITUDRA2_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRA2_DITUDRA2_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRA2_DITUDRA2_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRA2_RESETVAL      (0x00000000)

/* DITUDRA3 */

#define AM3X_MCASP_DITUDRA3_DITUDRA3_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRA3_DITUDRA3_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRA3_DITUDRA3_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRA3_RESETVAL      (0x00000000)

/* DITUDRA4 */

#define AM3X_MCASP_DITUDRA4_DITUDRA4_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRA4_DITUDRA4_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRA4_DITUDRA4_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRA4_RESETVAL      (0x00000000)

/* DITUDRA5 */

#define AM3X_MCASP_DITUDRA5_DITUDRA5_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRA5_DITUDRA5_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRA5_DITUDRA5_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRA5_RESETVAL      (0x00000000)

/* DITUDRB0 */

#define AM3X_MCASP_DITUDRB0_DITUDRB0_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRB0_DITUDRB0_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRB0_DITUDRB0_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRB0_RESETVAL      (0x00000000)

/* DITUDRB1 */

#define AM3X_MCASP_DITUDRB1_DITUDRB1_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRB1_DITUDRB1_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRB1_DITUDRB1_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRB1_RESETVAL      (0x00000000)

/* DITUDRB2 */

#define AM3X_MCASP_DITUDRB2_DITUDRB2_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRB2_DITUDRB2_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRB2_DITUDRB2_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRB2_RESETVAL      (0x00000000)

/* DITUDRB3 */

#define AM3X_MCASP_DITUDRB3_DITUDRB3_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRB3_DITUDRB3_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRB3_DITUDRB3_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRB3_RESETVAL      (0x00000000)

/* DITUDRB4 */

#define AM3X_MCASP_DITUDRB4_DITUDRB4_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRB4_DITUDRB4_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRB4_DITUDRB4_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRB4_RESETVAL      (0x00000000)

/* DITUDRB5 */

#define AM3X_MCASP_DITUDRB5_DITUDRB5_MASK (0xFFFFFFFF)
#define AM3X_MCASP_DITUDRB5_DITUDRB5_SHIFT (0x00000000)
#define AM3X_MCASP_DITUDRB5_DITUDRB5_RESETVAL (0x00000000)

#define AM3X_MCASP_DITUDRB5_RESETVAL      (0x00000000)

/* SRCTL0 */

#define AM3X_MCASP_SRCTL0_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL0_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL0_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL0_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL0_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL0_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL0_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL0_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL0_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL0_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL0_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL0_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL0_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL0_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL0_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL0_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL0_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL0_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL0_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL0_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL0_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL0_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL0_RESETVAL      (0x00000000)

/* SRCTL1 */

#define AM3X_MCASP_SRCTL1_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL1_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL1_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL1_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL1_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL1_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL1_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL1_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL1_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL1_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL1_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL1_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL1_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL1_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL1_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL1_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL1_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL1_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL1_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL1_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL1_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL1_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL1_RESETVAL      (0x00000000)

/* SRCTL2 */

#define AM3X_MCASP_SRCTL2_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL2_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL2_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL2_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL2_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL2_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL2_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL2_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL2_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL2_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL2_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL2_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL2_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL2_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL2_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL2_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL2_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL2_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL2_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL2_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL2_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL2_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL2_RESETVAL      (0x00000000)

/* SRCTL3 */

#define AM3X_MCASP_SRCTL3_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL3_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL3_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL3_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL3_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL3_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL3_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL3_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL3_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL3_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL3_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL3_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL3_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL3_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL3_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL3_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL3_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL3_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL3_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL3_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL3_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL3_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL3_RESETVAL      (0x00000000)

/* SRCTL4 */

#define AM3X_MCASP_SRCTL4_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL4_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL4_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL4_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL4_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL4_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL4_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL4_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL4_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL4_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL4_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL4_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL4_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL4_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL4_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL4_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL4_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL4_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL4_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL4_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL4_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL4_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL4_RESETVAL      (0x00000000)

/* SRCTL5 */

#define AM3X_MCASP_SRCTL5_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL5_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL5_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL5_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL5_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL5_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL5_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL5_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL5_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL5_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL5_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL5_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL5_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL5_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL5_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL5_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL5_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL5_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL5_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL5_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL5_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL5_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL5_RESETVAL      (0x00000000)

/* SRCTL6 */

#define AM3X_MCASP_SRCTL6_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL6_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL6_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL6_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL6_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL6_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL6_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL6_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL6_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL6_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL6_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL6_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL6_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL6_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL6_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL6_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL6_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL6_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL6_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL6_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL6_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL6_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL6_RESETVAL      (0x00000000)

/* SRCTL7 */

#define AM3X_MCASP_SRCTL7_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL7_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL7_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL7_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL7_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL7_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL7_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL7_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL7_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL7_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL7_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL7_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL7_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL7_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL7_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL7_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL7_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL7_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL7_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL7_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL7_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL7_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL7_RESETVAL      (0x00000000)

/* SRCTL8 */

#define AM3X_MCASP_SRCTL8_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL8_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL8_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL8_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL8_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL8_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL8_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL8_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL8_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL8_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL8_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL8_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL8_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL8_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL8_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL8_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL8_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL8_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL8_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL8_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL8_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL8_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL8_RESETVAL      (0x00000000)

/* SRCTL9 */

#define AM3X_MCASP_SRCTL9_RXSTATE_MASK  (0x00000020)
#define AM3X_MCASP_SRCTL9_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL9_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL9_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL9_RXSTATE_DATA  (0x00000001)

#define AM3X_MCASP_SRCTL9_TXSTATE_MASK  (0x00000010)
#define AM3X_MCASP_SRCTL9_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL9_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL9_TXSTATE_DATA  (0x00000000)
#define AM3X_MCASP_SRCTL9_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL9_DISMOD_MASK   (0x0000000C)
#define AM3X_MCASP_SRCTL9_DISMOD_SHIFT  (0x00000002)
#define AM3X_MCASP_SRCTL9_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL9_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL9_DISMOD_LOW    (0x00000002)
#define AM3X_MCASP_SRCTL9_DISMOD_HIGH   (0x00000003)

#define AM3X_MCASP_SRCTL9_MODE_MASK     (0x00000003)
#define AM3X_MCASP_SRCTL9_MODE_SHIFT    (0x00000000)
#define AM3X_MCASP_SRCTL9_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL9_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL9_MODE_XMT      (0x00000001)
#define AM3X_MCASP_SRCTL9_MODE_RCV      (0x00000002)

#define AM3X_MCASP_SRCTL9_RESETVAL      (0x00000000)

/* SRCTL10 */

#define AM3X_MCASP_SRCTL10_RXSTATE_MASK (0x00000020)
#define AM3X_MCASP_SRCTL10_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL10_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL10_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL10_RXSTATE_DATA (0x00000001)

#define AM3X_MCASP_SRCTL10_TXSTATE_MASK (0x00000010)
#define AM3X_MCASP_SRCTL10_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL10_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL10_TXSTATE_DATA (0x00000000)
#define AM3X_MCASP_SRCTL10_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL10_DISMOD_MASK  (0x0000000C)
#define AM3X_MCASP_SRCTL10_DISMOD_SHIFT (0x00000002)
#define AM3X_MCASP_SRCTL10_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL10_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL10_DISMOD_LOW   (0x00000002)
#define AM3X_MCASP_SRCTL10_DISMOD_HIGH  (0x00000003)

#define AM3X_MCASP_SRCTL10_MODE_MASK    (0x00000003)
#define AM3X_MCASP_SRCTL10_MODE_SHIFT   (0x00000000)
#define AM3X_MCASP_SRCTL10_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL10_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL10_MODE_XMT     (0x00000001)
#define AM3X_MCASP_SRCTL10_MODE_RCV     (0x00000002)

#define AM3X_MCASP_SRCTL10_RESETVAL     (0x00000000)

/* SRCTL11 */

#define AM3X_MCASP_SRCTL11_RXSTATE_MASK (0x00000020)
#define AM3X_MCASP_SRCTL11_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL11_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL11_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL11_RXSTATE_DATA (0x00000001)

#define AM3X_MCASP_SRCTL11_TXSTATE_MASK (0x00000010)
#define AM3X_MCASP_SRCTL11_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL11_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL11_TXSTATE_DATA (0x00000000)
#define AM3X_MCASP_SRCTL11_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL11_DISMOD_MASK  (0x0000000C)
#define AM3X_MCASP_SRCTL11_DISMOD_SHIFT (0x00000002)
#define AM3X_MCASP_SRCTL11_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL11_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL11_DISMOD_LOW   (0x00000002)
#define AM3X_MCASP_SRCTL11_DISMOD_HIGH  (0x00000003)

#define AM3X_MCASP_SRCTL11_MODE_MASK    (0x00000003)
#define AM3X_MCASP_SRCTL11_MODE_SHIFT   (0x00000000)
#define AM3X_MCASP_SRCTL11_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL11_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL11_MODE_XMT     (0x00000001)
#define AM3X_MCASP_SRCTL11_MODE_RCV     (0x00000002)

#define AM3X_MCASP_SRCTL11_RESETVAL     (0x00000000)

/* SRCTL12 */

#define AM3X_MCASP_SRCTL12_RXSTATE_MASK (0x00000020)
#define AM3X_MCASP_SRCTL12_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL12_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL12_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL12_RXSTATE_DATA (0x00000001)

#define AM3X_MCASP_SRCTL12_TXSTATE_MASK (0x00000010)
#define AM3X_MCASP_SRCTL12_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL12_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL12_TXSTATE_DATA (0x00000000)
#define AM3X_MCASP_SRCTL12_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL12_DISMOD_MASK  (0x0000000C)
#define AM3X_MCASP_SRCTL12_DISMOD_SHIFT (0x00000002)
#define AM3X_MCASP_SRCTL12_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL12_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL12_DISMOD_LOW   (0x00000002)
#define AM3X_MCASP_SRCTL12_DISMOD_HIGH  (0x00000003)

#define AM3X_MCASP_SRCTL12_MODE_MASK    (0x00000003)
#define AM3X_MCASP_SRCTL12_MODE_SHIFT   (0x00000000)
#define AM3X_MCASP_SRCTL12_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL12_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL12_MODE_XMT     (0x00000001)
#define AM3X_MCASP_SRCTL12_MODE_RCV     (0x00000002)

#define AM3X_MCASP_SRCTL12_RESETVAL     (0x00000000)

/* SRCTL13 */

#define AM3X_MCASP_SRCTL13_RXSTATE_MASK (0x00000020)
#define AM3X_MCASP_SRCTL13_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL13_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL13_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL13_RXSTATE_DATA (0x00000001)

#define AM3X_MCASP_SRCTL13_TXSTATE_MASK (0x00000010)
#define AM3X_MCASP_SRCTL13_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL13_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL13_TXSTATE_DATA (0x00000000)
#define AM3X_MCASP_SRCTL13_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL13_DISMOD_MASK  (0x0000000C)
#define AM3X_MCASP_SRCTL13_DISMOD_SHIFT (0x00000002)
#define AM3X_MCASP_SRCTL13_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL13_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL13_DISMOD_LOW   (0x00000002)
#define AM3X_MCASP_SRCTL13_DISMOD_HIGH  (0x00000003)

#define AM3X_MCASP_SRCTL13_MODE_MASK    (0x00000003)
#define AM3X_MCASP_SRCTL13_MODE_SHIFT   (0x00000000)
#define AM3X_MCASP_SRCTL13_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL13_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL13_MODE_XMT     (0x00000001)
#define AM3X_MCASP_SRCTL13_MODE_RCV     (0x00000002)

#define AM3X_MCASP_SRCTL13_RESETVAL     (0x00000000)

/* SRCTL14 */

#define AM3X_MCASP_SRCTL14_RXSTATE_MASK (0x00000020)
#define AM3X_MCASP_SRCTL14_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL14_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL14_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL14_RXSTATE_DATA (0x00000001)

#define AM3X_MCASP_SRCTL14_TXSTATE_MASK (0x00000010)
#define AM3X_MCASP_SRCTL14_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL14_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL14_TXSTATE_DATA (0x00000000)
#define AM3X_MCASP_SRCTL14_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL14_DISMOD_MASK  (0x0000000C)
#define AM3X_MCASP_SRCTL14_DISMOD_SHIFT (0x00000002)
#define AM3X_MCASP_SRCTL14_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL14_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL14_DISMOD_LOW   (0x00000002)
#define AM3X_MCASP_SRCTL14_DISMOD_HIGH  (0x00000003)

#define AM3X_MCASP_SRCTL14_MODE_MASK    (0x00000003)
#define AM3X_MCASP_SRCTL14_MODE_SHIFT   (0x00000000)
#define AM3X_MCASP_SRCTL14_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL14_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL14_MODE_XMT     (0x00000001)
#define AM3X_MCASP_SRCTL14_MODE_RCV     (0x00000002)

#define AM3X_MCASP_SRCTL14_RESETVAL     (0x00000000)

/* SRCTL15 */

#define AM3X_MCASP_SRCTL15_RXSTATE_MASK (0x00000020)
#define AM3X_MCASP_SRCTL15_RXSTATE_SHIFT (0x00000005)
#define AM3X_MCASP_SRCTL15_RXSTATE_RESETVAL (0x00000000)

/*----RXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL15_RXSTATE_EMPTY (0x00000000)
#define AM3X_MCASP_SRCTL15_RXSTATE_DATA (0x00000001)

#define AM3X_MCASP_SRCTL15_TXSTATE_MASK (0x00000010)
#define AM3X_MCASP_SRCTL15_TXSTATE_SHIFT (0x00000004)
#define AM3X_MCASP_SRCTL15_TXSTATE_RESETVAL (0x00000000)

/*----TXSTATE Tokens----*/
#define AM3X_MCASP_SRCTL15_TXSTATE_DATA (0x00000000)
#define AM3X_MCASP_SRCTL15_TXSTATE_EMPTY (0x00000001)

#define AM3X_MCASP_SRCTL15_DISMOD_MASK  (0x0000000C)
#define AM3X_MCASP_SRCTL15_DISMOD_SHIFT (0x00000002)
#define AM3X_MCASP_SRCTL15_DISMOD_RESETVAL (0x00000000)

/*----DISMOD Tokens----*/
#define AM3X_MCASP_SRCTL15_DISMOD_3STATE (0x00000000)
#define AM3X_MCASP_SRCTL15_DISMOD_LOW   (0x00000002)
#define AM3X_MCASP_SRCTL15_DISMOD_HIGH  (0x00000003)

#define AM3X_MCASP_SRCTL15_MODE_MASK    (0x00000003)
#define AM3X_MCASP_SRCTL15_MODE_SHIFT   (0x00000000)
#define AM3X_MCASP_SRCTL15_MODE_RESETVAL (0x00000000)

/*----MODE Tokens----*/
#define AM3X_MCASP_SRCTL15_MODE_INACTIVE (0x00000000)
#define AM3X_MCASP_SRCTL15_MODE_XMT     (0x00000001)
#define AM3X_MCASP_SRCTL15_MODE_RCV     (0x00000002)

#define AM3X_MCASP_SRCTL15_RESETVAL     (0x00000000)

/* XBUF0 */

#define AM3X_MCASP_XBUF0_XBUF0_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF0_XBUF0_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF0_XBUF0_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF0_RESETVAL        (0x00000000)

/* XBUF1 */

#define AM3X_MCASP_XBUF1_XBUF1_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF1_XBUF1_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF1_XBUF1_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF1_RESETVAL        (0x00000000)

/* XBUF2 */

#define AM3X_MCASP_XBUF2_XBUF2_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF2_XBUF2_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF2_XBUF2_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF2_RESETVAL        (0x00000000)

/* XBUF3 */

#define AM3X_MCASP_XBUF3_XBUF3_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF3_XBUF3_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF3_XBUF3_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF3_RESETVAL        (0x00000000)

/* XBUF4 */

#define AM3X_MCASP_XBUF4_XBUF4_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF4_XBUF4_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF4_XBUF4_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF4_RESETVAL        (0x00000000)

/* XBUF5 */

#define AM3X_MCASP_XBUF5_XBUF5_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF5_XBUF5_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF5_XBUF5_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF5_RESETVAL        (0x00000000)

/* XBUF6 */

#define AM3X_MCASP_XBUF6_XBUF6_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF6_XBUF6_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF6_XBUF6_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF6_RESETVAL        (0x00000000)

/* XBUF7 */

#define AM3X_MCASP_XBUF7_XBUF7_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF7_XBUF7_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF7_XBUF7_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF7_RESETVAL        (0x00000000)

/* XBUF8 */

#define AM3X_MCASP_XBUF8_XBUF8_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF8_XBUF8_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF8_XBUF8_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF8_RESETVAL        (0x00000000)

/* XBUF9 */

#define AM3X_MCASP_XBUF9_XBUF9_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_XBUF9_XBUF9_SHIFT    (0x00000000)
#define AM3X_MCASP_XBUF9_XBUF9_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF9_RESETVAL        (0x00000000)

/* XBUF10 */

#define AM3X_MCASP_XBUF10_XBUF10_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_XBUF10_XBUF10_SHIFT  (0x00000000)
#define AM3X_MCASP_XBUF10_XBUF10_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF10_RESETVAL       (0x00000000)

/* XBUF11 */

#define AM3X_MCASP_XBUF11_XBUF11_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_XBUF11_XBUF11_SHIFT  (0x00000000)
#define AM3X_MCASP_XBUF11_XBUF11_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF11_RESETVAL       (0x00000000)

/* XBUF12 */

#define AM3X_MCASP_XBUF12_XBUF12_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_XBUF12_XBUF12_SHIFT  (0x00000000)
#define AM3X_MCASP_XBUF12_XBUF12_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF12_RESETVAL       (0x00000000)

/* XBUF13 */

#define AM3X_MCASP_XBUF13_XBUF13_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_XBUF13_XBUF13_SHIFT  (0x00000000)
#define AM3X_MCASP_XBUF13_XBUF13_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF13_RESETVAL       (0x00000000)

/* XBUF14 */

#define AM3X_MCASP_XBUF14_XBUF14_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_XBUF14_XBUF14_SHIFT  (0x00000000)
#define AM3X_MCASP_XBUF14_XBUF14_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF14_RESETVAL       (0x00000000)

/* XBUF15 */

#define AM3X_MCASP_XBUF15_XBUF15_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_XBUF15_XBUF15_SHIFT  (0x00000000)
#define AM3X_MCASP_XBUF15_XBUF15_RESETVAL (0x00000000)

#define AM3X_MCASP_XBUF15_RESETVAL       (0x00000000)

/* RBUF0 */

#define AM3X_MCASP_RBUF0_RBUF0_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF0_RBUF0_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF0_RBUF0_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF0_RESETVAL        (0x00000000)

/* RBUF1 */

#define AM3X_MCASP_RBUF1_RBUF1_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF1_RBUF1_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF1_RBUF1_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF1_RESETVAL        (0x00000000)

/* RBUF2 */

#define AM3X_MCASP_RBUF2_RBUF2_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF2_RBUF2_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF2_RBUF2_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF2_RESETVAL        (0x00000000)

/* RBUF3 */

#define AM3X_MCASP_RBUF3_RBUF3_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF3_RBUF3_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF3_RBUF3_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF3_RESETVAL        (0x00000000)

/* RBUF4 */

#define AM3X_MCASP_RBUF4_RBUF4_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF4_RBUF4_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF4_RBUF4_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF4_RESETVAL        (0x00000000)

/* RBUF5 */

#define AM3X_MCASP_RBUF5_RBUF5_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF5_RBUF5_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF5_RBUF5_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF5_RESETVAL        (0x00000000)

/* RBUF6 */

#define AM3X_MCASP_RBUF6_RBUF6_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF6_RBUF6_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF6_RBUF6_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF6_RESETVAL        (0x00000000)

/* RBUF7 */

#define AM3X_MCASP_RBUF7_RBUF7_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF7_RBUF7_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF7_RBUF7_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF7_RESETVAL        (0x00000000)

/* RBUF8 */

#define AM3X_MCASP_RBUF8_RBUF8_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF8_RBUF8_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF8_RBUF8_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF8_RESETVAL        (0x00000000)

/* RBUF9 */

#define AM3X_MCASP_RBUF9_RBUF9_MASK     (0xFFFFFFFF)
#define AM3X_MCASP_RBUF9_RBUF9_SHIFT    (0x00000000)
#define AM3X_MCASP_RBUF9_RBUF9_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF9_RESETVAL        (0x00000000)

/* RBUF10 */

#define AM3X_MCASP_RBUF10_RBUF10_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_RBUF10_RBUF10_SHIFT  (0x00000000)
#define AM3X_MCASP_RBUF10_RBUF10_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF10_RESETVAL       (0x00000000)

/* RBUF11 */

#define AM3X_MCASP_RBUF11_RBUF11_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_RBUF11_RBUF11_SHIFT  (0x00000000)
#define AM3X_MCASP_RBUF11_RBUF11_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF11_RESETVAL       (0x00000000)

/* RBUF12 */

#define AM3X_MCASP_RBUF12_RBUF12_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_RBUF12_RBUF12_SHIFT  (0x00000000)
#define AM3X_MCASP_RBUF12_RBUF12_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF12_RESETVAL       (0x00000000)

/* RBUF13 */

#define AM3X_MCASP_RBUF13_RBUF13_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_RBUF13_RBUF13_SHIFT  (0x00000000)
#define AM3X_MCASP_RBUF13_RBUF13_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF13_RESETVAL       (0x00000000)

/* RBUF14 */

#define AM3X_MCASP_RBUF14_RBUF14_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_RBUF14_RBUF14_SHIFT  (0x00000000)
#define AM3X_MCASP_RBUF14_RBUF14_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF14_RESETVAL       (0x00000000)

/* RBUF15 */

#define AM3X_MCASP_RBUF15_RBUF15_MASK   (0xFFFFFFFF)
#define AM3X_MCASP_RBUF15_RBUF15_SHIFT  (0x00000000)
#define AM3X_MCASP_RBUF15_RBUF15_RESETVAL (0x00000000)

#define AM3X_MCASP_RBUF15_RESETVAL       (0x00000000)



#endif /* __AM3X_MCASP_H */

