// Seed: 1664171943
module module_0 (
    input tri   id_0,
    input tri1  id_1,
    input uwire id_2
);
  wire id_4;
  module_2 modCall_1 (id_4);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    inout supply0 id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
endmodule : SymbolIdentifier
module module_2 (
    id_1
);
  inout wire id_1;
  assign module_3.id_10 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  supply0 id_10, id_11;
  module_2 modCall_1 (id_1);
  initial assign id_9 = id_4;
  assign id_11.id_1 = 1;
endmodule
