Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 16 19:04:05 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_timing_summary_routed.rpt -pb MASTER_timing_summary_routed.pb -rpx MASTER_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   169         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (300)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_TRIG (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: Prescaler/w_CLK_TO_DDS_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RSMPL/r_dds_mux_enable_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (300)
--------------------------------------------------
 There are 300 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.047        0.000                      0                   35        0.222        0.000                      0                   35        2.000        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_REF_CLK             {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_1  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_1  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_REF_CLK                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out1_clk_wiz_1        1.047        0.000                      0                   35        0.222        0.000                      0                   35        2.000        0.000                       0                    18  
  clkfbout_clk_wiz_1                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_1                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_REF_CLK
  To Clock:  i_REF_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_REF_CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_REF_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 Prescaler/w_CLK_TO_DDS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Prescaler/w_CLK_TO_DDS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.842ns (22.135%)  route 2.962ns (77.865%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.565    -0.928    Prescaler/clk_out1
    SLICE_X36Y46         FDRE                                         r  Prescaler/w_CLK_TO_DDS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  Prescaler/w_CLK_TO_DDS_reg/Q
                         net (fo=1, routed)           0.726     0.217    Prescaler/o_DDS_CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     0.488 r  Prescaler/o_DDS_CLK_OBUF_BUFG_inst/O
                         net (fo=153, routed)         2.236     2.724    Prescaler/o_DDS_CLK_OBUF_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.152     2.876 r  Prescaler/w_CLK_TO_DDS_i_1/O
                         net (fo=1, routed)           0.000     2.876    Prescaler/w_CLK_TO_DDS_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Prescaler/w_CLK_TO_DDS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.445     3.469    Prescaler/clk_out1
    SLICE_X36Y46         FDRE                                         r  Prescaler/w_CLK_TO_DDS_reg/C
                         clock pessimism              0.603     4.072    
                         clock uncertainty           -0.224     3.848    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075     3.923    Prescaler/w_CLK_TO_DDS_reg
  -------------------------------------------------------------------
                         required time                          3.923    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 RSMPL/r_delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/o_resampler_DnBusy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.891ns (30.038%)  route 2.075ns (69.962%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 3.454 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545    -0.948    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.470 r  RSMPL/r_delay_count_reg[3]/Q
                         net (fo=9, routed)           0.903     0.433    RSMPL/r_delay_count_reg_n_0_[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I0_O)        0.295     0.728 f  RSMPL/FSM_sequential_s_resamp[1]_i_3/O
                         net (fo=7, routed)           0.600     1.328    RSMPL/p_0_in
    SLICE_X33Y64         LUT5 (Prop_lut5_I3_O)        0.118     1.446 r  RSMPL/o_resampler_DnBusy_i_1/O
                         net (fo=1, routed)           0.572     2.018    RSMPL/o_resampler_DnBusy_i_1_n_0
    SLICE_X33Y64         FDRE                                         r  RSMPL/o_resampler_DnBusy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.430     3.454    RSMPL/clk_out1
    SLICE_X33Y64         FDRE                                         r  RSMPL/o_resampler_DnBusy_reg/C
                         clock pessimism              0.561     4.015    
                         clock uncertainty           -0.224     3.791    
    SLICE_X33Y64         FDRE (Setup_fdre_C_CE)      -0.407     3.384    RSMPL/o_resampler_DnBusy_reg
  -------------------------------------------------------------------
                         required time                          3.384    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.642ns (27.066%)  route 1.730ns (72.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 3.452 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.428 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.734     0.306    RSMPL/s_resamp[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.995     1.426    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428     3.452    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/C
                         clock pessimism              0.576     4.028    
                         clock uncertainty           -0.224     3.804    
    SLICE_X34Y65         FDRE (Setup_fdre_C_R)       -0.524     3.280    RSMPL/r_delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.642ns (27.066%)  route 1.730ns (72.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 3.452 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.428 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.734     0.306    RSMPL/s_resamp[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.995     1.426    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428     3.452    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[1]/C
                         clock pessimism              0.576     4.028    
                         clock uncertainty           -0.224     3.804    
    SLICE_X34Y65         FDRE (Setup_fdre_C_R)       -0.524     3.280    RSMPL/r_delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.642ns (27.066%)  route 1.730ns (72.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 3.452 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.428 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.734     0.306    RSMPL/s_resamp[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.995     1.426    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428     3.452    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/C
                         clock pessimism              0.576     4.028    
                         clock uncertainty           -0.224     3.804    
    SLICE_X34Y65         FDRE (Setup_fdre_C_R)       -0.524     3.280    RSMPL/r_delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.642ns (27.066%)  route 1.730ns (72.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 3.452 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.428 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.734     0.306    RSMPL/s_resamp[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.995     1.426    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428     3.452    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/C
                         clock pessimism              0.576     4.028    
                         clock uncertainty           -0.224     3.804    
    SLICE_X34Y65         FDRE (Setup_fdre_C_R)       -0.524     3.280    RSMPL/r_delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.773ns (29.929%)  route 1.810ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 3.452 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.185     0.717    RSMPL/r_done_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.295     1.012 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.625     1.637    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428     3.452    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/C
                         clock pessimism              0.576     4.028    
                         clock uncertainty           -0.224     3.804    
    SLICE_X34Y65         FDRE (Setup_fdre_C_CE)      -0.169     3.635    RSMPL/r_delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.635    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.773ns (29.929%)  route 1.810ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 3.452 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.185     0.717    RSMPL/r_done_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.295     1.012 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.625     1.637    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428     3.452    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[1]/C
                         clock pessimism              0.576     4.028    
                         clock uncertainty           -0.224     3.804    
    SLICE_X34Y65         FDRE (Setup_fdre_C_CE)      -0.169     3.635    RSMPL/r_delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.635    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.773ns (29.929%)  route 1.810ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 3.452 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.185     0.717    RSMPL/r_done_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.295     1.012 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.625     1.637    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428     3.452    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/C
                         clock pessimism              0.576     4.028    
                         clock uncertainty           -0.224     3.804    
    SLICE_X34Y65         FDRE (Setup_fdre_C_CE)      -0.169     3.635    RSMPL/r_delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.635    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@5.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.773ns (29.929%)  route 1.810ns (70.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 3.452 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.185     0.717    RSMPL/r_done_0
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.295     1.012 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.625     1.637    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     5.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428     3.452    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/C
                         clock pessimism              0.576     4.028    
                         clock uncertainty           -0.224     3.804    
    SLICE_X34Y65         FDRE (Setup_fdre_C_CE)      -0.169     3.635    RSMPL/r_delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.635    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                  1.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 RSMPL/r_delay_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.618%)  route 0.148ns (41.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556    -0.608    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  RSMPL/r_delay_count_reg[2]/Q
                         net (fo=5, routed)           0.148    -0.296    RSMPL/r_delay_count_reg_n_0_[2]
    SLICE_X34Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  RSMPL/r_delay_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    RSMPL/in4[4]
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[4]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.120    -0.473    RSMPL/r_delay_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 RSMPL/r_delay_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.844%)  route 0.152ns (42.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556    -0.608    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  RSMPL/r_delay_count_reg[6]/Q
                         net (fo=5, routed)           0.152    -0.291    RSMPL/r_delay_count_reg_n_0_[6]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  RSMPL/r_delay_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    RSMPL/r_delay_count[0]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.822    -0.848    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.121    -0.473    RSMPL/r_delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 RSMPL/r_delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.246ns (64.217%)  route 0.137ns (35.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556    -0.608    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.460 f  RSMPL/r_delay_count_reg[3]/Q
                         net (fo=9, routed)           0.137    -0.323    RSMPL/r_delay_count_reg_n_0_[3]
    SLICE_X34Y64         LUT6 (Prop_lut6_I3_O)        0.098    -0.225 r  RSMPL/r_delay_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    RSMPL/in4[5]
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[5]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.121    -0.472    RSMPL/r_delay_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RSMPL/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.557    -0.607    RSMPL/clk_out1
    SLICE_X33Y63         FDRE                                         r  RSMPL/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  RSMPL/r_done_reg/Q
                         net (fo=2, routed)           0.168    -0.298    RSMPL/r_done
    SLICE_X33Y63         LUT5 (Prop_lut5_I4_O)        0.045    -0.253 r  RSMPL/r_done_i_1/O
                         net (fo=1, routed)           0.000    -0.253    RSMPL/r_done_i_1_n_0
    SLICE_X33Y63         FDRE                                         r  RSMPL/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.824    -0.846    RSMPL/clk_out1
    SLICE_X33Y63         FDRE                                         r  RSMPL/r_done_reg/C
                         clock pessimism              0.239    -0.607    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.091    -0.516    RSMPL/r_done_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 RSMPL/r_delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.379%)  route 0.183ns (46.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556    -0.608    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  RSMPL/r_delay_count_reg[4]/Q
                         net (fo=8, routed)           0.183    -0.261    RSMPL/r_delay_count_reg_n_0_[4]
    SLICE_X34Y64         LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  RSMPL/r_delay_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.216    RSMPL/in4[7]
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[7]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.121    -0.487    RSMPL/r_delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 RSMPL/r_delay_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.108%)  route 0.185ns (46.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556    -0.608    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  RSMPL/r_delay_count_reg[4]/Q
                         net (fo=8, routed)           0.185    -0.259    RSMPL/r_delay_count_reg_n_0_[4]
    SLICE_X34Y64         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  RSMPL/r_delay_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    RSMPL/in4[6]
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[6]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.121    -0.487    RSMPL/r_delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 RSMPL/r_delay_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556    -0.608    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  RSMPL/r_delay_count_reg[2]/Q
                         net (fo=5, routed)           0.200    -0.244    RSMPL/r_delay_count_reg_n_0_[2]
    SLICE_X34Y65         LUT5 (Prop_lut5_I2_O)        0.043    -0.201 r  RSMPL/r_delay_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    RSMPL/in4[3]
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.822    -0.848    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.131    -0.477    RSMPL/r_delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 RSMPL/r_delay_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_delay_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556    -0.608    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  RSMPL/r_delay_count_reg[2]/Q
                         net (fo=5, routed)           0.200    -0.244    RSMPL/r_delay_count_reg_n_0_[2]
    SLICE_X34Y65         LUT4 (Prop_lut4_I1_O)        0.045    -0.199 r  RSMPL/r_delay_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    RSMPL/in4[2]
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.822    -0.848    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120    -0.488    RSMPL/r_delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Prescaler/DDS_DAC_PRESCALER.v_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (45.030%)  route 0.225ns (54.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    Prescaler/clk_out1
    SLICE_X36Y46         FDRE                                         r  Prescaler/DDS_DAC_PRESCALER.v_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Prescaler/DDS_DAC_PRESCALER.v_Count_reg[1]/Q
                         net (fo=2, routed)           0.225    -0.235    Prescaler/v_Count[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.192 r  Prescaler/DDS_DAC_PRESCALER.v_Count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Prescaler/DDS_DAC_PRESCALER.v_Count[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.832    -0.839    Prescaler/clk_out1
    SLICE_X36Y46         FDRE                                         r  Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107    -0.494    Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/FSM_sequential_s_resamp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.249ns (55.909%)  route 0.196ns (44.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556    -0.608    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.148    -0.460 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          0.196    -0.263    RSMPL/r_done_0
    SLICE_X34Y63         LUT3 (Prop_lut3_I1_O)        0.101    -0.162 r  RSMPL/FSM_sequential_s_resamp[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    RSMPL/s_resamp__0[1]
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X34Y63         FDCE (Hold_fdce_C_D)         0.131    -0.477    RSMPL/FSM_sequential_s_resamp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    PLL1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y46     Prescaler/w_CLK_TO_DDS_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y63     RSMPL/FSM_sequential_s_resamp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y63     RSMPL/FSM_sequential_s_resamp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y64     RSMPL/o_resampler_DnBusy_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y65     RSMPL/r_delay_count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/w_CLK_TO_DDS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/w_CLK_TO_DDS_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y63     RSMPL/FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y63     RSMPL/FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/DDS_DAC_PRESCALER.v_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/w_CLK_TO_DDS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y46     Prescaler/w_CLK_TO_DDS_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y63     RSMPL/FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y63     RSMPL/FSM_sequential_s_resamp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    PLL1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           284 Endpoints
Min Delay           284 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_TRIG
                            (input port)
  Destination:            o_TRIG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.639ns  (logic 5.078ns (43.624%)  route 6.562ns (56.376%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  i_TRIG (IN)
                         net (fo=0)                   0.000     0.000    i_TRIG
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  i_TRIG_IBUF_inst/O
                         net (fo=1, routed)           3.620     5.083    o_TRIG_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.179 r  o_TRIG_OBUF_BUFG_inst/O
                         net (fo=2, routed)           2.942     8.121    o_TRIG_OBUF_BUFG
    R3                   OBUF (Prop_obuf_I_O)         3.519    11.639 r  o_TRIG_OBUF_inst/O
                         net (fo=0)                   0.000    11.639    o_TRIG
    R3                                                                r  o_TRIG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/r_dds_clk_count_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.209ns  (logic 0.704ns (21.935%)  route 2.505ns (78.065%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE                         0.000     0.000 r  RSMPL/r_dds_clk_count_reg[8]/C
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  RSMPL/r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.817     1.273    RSMPL/r_dds_clk_count_reg[8]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.124     1.397 r  RSMPL/r_dds_clk_count[0]_i_4/O
                         net (fo=2, routed)           0.599     1.996    RSMPL/r_dds_clk_count[0]_i_4_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124     2.120 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          1.089     3.209    RSMPL/r_dds_clk_count
    SLICE_X35Y64         FDRE                                         r  RSMPL/r_dds_clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/r_dds_clk_count_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.209ns  (logic 0.704ns (21.935%)  route 2.505ns (78.065%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE                         0.000     0.000 r  RSMPL/r_dds_clk_count_reg[8]/C
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  RSMPL/r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.817     1.273    RSMPL/r_dds_clk_count_reg[8]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.124     1.397 r  RSMPL/r_dds_clk_count[0]_i_4/O
                         net (fo=2, routed)           0.599     1.996    RSMPL/r_dds_clk_count[0]_i_4_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124     2.120 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          1.089     3.209    RSMPL/r_dds_clk_count
    SLICE_X35Y64         FDRE                                         r  RSMPL/r_dds_clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/r_dds_clk_count_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.209ns  (logic 0.704ns (21.935%)  route 2.505ns (78.065%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE                         0.000     0.000 r  RSMPL/r_dds_clk_count_reg[8]/C
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  RSMPL/r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.817     1.273    RSMPL/r_dds_clk_count_reg[8]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.124     1.397 r  RSMPL/r_dds_clk_count[0]_i_4/O
                         net (fo=2, routed)           0.599     1.996    RSMPL/r_dds_clk_count[0]_i_4_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124     2.120 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          1.089     3.209    RSMPL/r_dds_clk_count
    SLICE_X35Y64         FDRE                                         r  RSMPL/r_dds_clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 2.648ns (83.144%)  route 0.537ns (16.856%))
  Logic Levels:           13  (CARRY4=12 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     1.055    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.692 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.692    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.809 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.809    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.926 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.926    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.043 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.160 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.160    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.277 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.277    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.394 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.394    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.511 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.511    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.628 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.628    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.745 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.862 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.862    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.185 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.185    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_6
    SLICE_X54Y67         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.177ns  (logic 2.640ns (83.102%)  route 0.537ns (16.898%))
  Logic Levels:           13  (CARRY4=12 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     1.055    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.692 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.692    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.809 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.809    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.926 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.926    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.043 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.160 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.160    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.277 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.277    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.394 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.394    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.511 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.511    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.628 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.628    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.745 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.862 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.862    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.177 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.177    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_4
    SLICE_X54Y67         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.101ns  (logic 2.564ns (82.688%)  route 0.537ns (17.312%))
  Logic Levels:           13  (CARRY4=12 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     1.055    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.692 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.692    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.809 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.809    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.926 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.926    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.043 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.160 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.160    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.277 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.277    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.394 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.394    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.511 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.511    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.628 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.628    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.745 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.862 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.862    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.101 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.101    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_5
    SLICE_X54Y67         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.081ns  (logic 2.544ns (82.575%)  route 0.537ns (17.425%))
  Logic Levels:           13  (CARRY4=12 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     1.055    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.692 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.692    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.809 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.809    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.926 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.926    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.043 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.160 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.160    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.277 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.277    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.394 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.394    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.511 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.511    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.628 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.628    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.745 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.745    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.862 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.862    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.081 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.081    RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_7
    SLICE_X54Y67         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/r_dds_clk_count_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.071ns  (logic 0.704ns (22.924%)  route 2.367ns (77.076%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE                         0.000     0.000 r  RSMPL/r_dds_clk_count_reg[8]/C
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  RSMPL/r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.817     1.273    RSMPL/r_dds_clk_count_reg[8]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.124     1.397 r  RSMPL/r_dds_clk_count[0]_i_4/O
                         net (fo=2, routed)           0.599     1.996    RSMPL/r_dds_clk_count[0]_i_4_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124     2.120 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          0.951     3.071    RSMPL/r_dds_clk_count
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/r_dds_clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/r_dds_clk_count_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.071ns  (logic 0.704ns (22.924%)  route 2.367ns (77.076%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE                         0.000     0.000 r  RSMPL/r_dds_clk_count_reg[8]/C
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  RSMPL/r_dds_clk_count_reg[8]/Q
                         net (fo=2, routed)           0.817     1.273    RSMPL/r_dds_clk_count_reg[8]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.124     1.397 r  RSMPL/r_dds_clk_count[0]_i_4/O
                         net (fo=2, routed)           0.599     1.996    RSMPL/r_dds_clk_count[0]_i_4_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124     2.120 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          0.951     3.071    RSMPL/r_dds_clk_count
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[0]
    SLICE_X49Y66         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/C
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[1]
    SLICE_X49Y66         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.007%)  route 0.120ns (45.993%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.120     0.261    RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[5]
    SLICE_X52Y68         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.648%)  route 0.122ns (46.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/C
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.122     0.263    RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[4]
    SLICE_X52Y68         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  RSMPL/w_update_F_reg/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/w_update_F_reg/Q
                         net (fo=21, routed)          0.122     0.263    RSMPL/sample_clk/U0/i_synth/s_axis_config_tvalid
    SLICE_X55Y56         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  RSMPL/w_update_F_reg/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/w_update_F_reg/Q
                         net (fo=21, routed)          0.122     0.263    RSMPL/sample_clk/U0/i_synth/s_axis_config_tvalid
    SLICE_X55Y56         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  RSMPL/w_update_F_reg/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/w_update_F_reg/Q
                         net (fo=21, routed)          0.122     0.263    RSMPL/sample_clk/U0/i_synth/s_axis_config_tvalid
    SLICE_X55Y56         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE                         0.000     0.000 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/C
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.099     0.263    RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[8]
    SLICE_X53Y69         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  RSMPL/w_update_F_reg/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/w_update_F_reg/Q
                         net (fo=21, routed)          0.134     0.275    RSMPL/sample_clk/U0/i_synth/s_axis_config_tvalid
    SLICE_X55Y58         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  RSMPL/w_update_F_reg/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RSMPL/w_update_F_reg/Q
                         net (fo=21, routed)          0.134     0.275    RSMPL/sample_clk/U0/i_synth/s_axis_config_tvalid
    SLICE_X55Y58         FDRE                                         r  RSMPL/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Prescaler/w_CLK_TO_DDS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_DAC_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 4.327ns (48.912%)  route 4.519ns (51.088%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.565    -0.928    Prescaler/clk_out1
    SLICE_X36Y46         FDRE                                         r  Prescaler/w_CLK_TO_DDS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  Prescaler/w_CLK_TO_DDS_reg/Q
                         net (fo=1, routed)           0.726     0.217    Prescaler/o_DDS_CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     0.488 f  Prescaler/o_DDS_CLK_OBUF_BUFG_inst/O
                         net (fo=153, routed)         2.129     2.617    Prescaler/o_DDS_CLK_OBUF_BUFG
    SLICE_X65Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.741 r  Prescaler/o_DAC_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     4.405    o_DAC_CLK_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.513     7.918 r  o_DAC_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.918    o_DAC_CLK
    T2                                                                r  o_DAC_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Prescaler/w_CLK_TO_DDS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_DDS_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.201ns (53.382%)  route 3.669ns (46.618%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.565    -0.928    Prescaler/clk_out1
    SLICE_X36Y46         FDRE                                         r  Prescaler/w_CLK_TO_DDS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  Prescaler/w_CLK_TO_DDS_reg/Q
                         net (fo=1, routed)           0.726     0.217    Prescaler/o_DDS_CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     0.488 r  Prescaler/o_DDS_CLK_OBUF_BUFG_inst/O
                         net (fo=153, routed)         2.943     3.431    o_DDS_CLK_OBUF
    R2                   OBUF (Prop_obuf_I_O)         3.511     6.942 r  o_DDS_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.942    o_DDS_CLK
    R2                                                                r  o_DDS_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_DnB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 3.963ns (54.267%)  route 3.340ns (45.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.548    -0.945    RSMPL/clk_out1
    SLICE_X33Y64         FDRE                                         r  RSMPL/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  RSMPL/o_resampler_DnBusy_reg/Q
                         net (fo=1, routed)           3.340     2.851    o_DnB_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.507     6.358 r  o_DnB_OBUF_inst/O
                         net (fo=0)                   0.000     6.358    o_DnB
    T3                                                                r  o_DnB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.874ns  (logic 0.773ns (26.893%)  route 2.101ns (73.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.012     0.544    RSMPL/r_done_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.295     0.839 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          1.089     1.928    RSMPL/r_dds_clk_count
    SLICE_X35Y64         FDRE                                         r  RSMPL/r_dds_clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.874ns  (logic 0.773ns (26.893%)  route 2.101ns (73.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.012     0.544    RSMPL/r_done_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.295     0.839 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          1.089     1.928    RSMPL/r_dds_clk_count
    SLICE_X35Y64         FDRE                                         r  RSMPL/r_dds_clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.874ns  (logic 0.773ns (26.893%)  route 2.101ns (73.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.012     0.544    RSMPL/r_done_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.295     0.839 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          1.089     1.928    RSMPL/r_dds_clk_count
    SLICE_X35Y64         FDRE                                         r  RSMPL/r_dds_clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_mux_enable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.874ns  (logic 1.127ns (39.209%)  route 1.747ns (60.791%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          0.882     0.414    RSMPL/r_done_0
    SLICE_X34Y62         LUT2 (Prop_lut2_I0_O)        0.321     0.735 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.865     1.600    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I4_O)        0.328     1.928 r  RSMPL/r_dds_mux_enable_i_1/O
                         net (fo=1, routed)           0.000     1.928    RSMPL/r_dds_mux_enable_i_1_n_0
    SLICE_X34Y61         FDRE                                         r  RSMPL/r_dds_mux_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.736ns  (logic 0.773ns (28.253%)  route 1.963ns (71.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.012     0.544    RSMPL/r_done_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.295     0.839 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          0.951     1.790    RSMPL/r_dds_clk_count
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.736ns  (logic 0.773ns (28.253%)  route 1.963ns (71.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.012     0.544    RSMPL/r_done_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.295     0.839 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          0.951     1.790    RSMPL/r_dds_clk_count
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.736ns  (logic 0.773ns (28.253%)  route 1.963ns (71.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    -0.946    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.478    -0.468 r  RSMPL/FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=10, routed)          1.012     0.544    RSMPL/r_done_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.295     0.839 r  RSMPL/r_dds_clk_count[0]_i_1/O
                         net (fo=15, routed)          0.951     1.790    RSMPL/r_dds_clk_count
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSMPL/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_run_sampler_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.824ns  (logic 0.367ns (44.545%)  route 0.457ns (55.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.430    -1.546    RSMPL/clk_out1
    SLICE_X33Y63         FDRE                                         r  RSMPL/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.179 f  RSMPL/r_done_reg/Q
                         net (fo=2, routed)           0.457    -0.722    RSMPL/r_done
    SLICE_X32Y63         FDCE                                         f  RSMPL/r_run_sampler_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.544ns  (logic 0.538ns (34.846%)  route 1.006ns (65.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.120    -0.433 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.430    -0.003    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X35Y61         FDRE                                         r  RSMPL/r_dds_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.544ns  (logic 0.538ns (34.846%)  route 1.006ns (65.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.120    -0.433 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.430    -0.003    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X35Y61         FDRE                                         r  RSMPL/r_dds_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.544ns  (logic 0.538ns (34.846%)  route 1.006ns (65.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.120    -0.433 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.430    -0.003    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X35Y61         FDRE                                         r  RSMPL/r_dds_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.544ns  (logic 0.538ns (34.846%)  route 1.006ns (65.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.120    -0.433 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.430    -0.003    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X35Y61         FDRE                                         r  RSMPL/r_dds_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.596ns  (logic 0.538ns (33.717%)  route 1.058ns (66.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.120    -0.433 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.482     0.048    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.596ns  (logic 0.538ns (33.717%)  route 1.058ns (66.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.120    -0.433 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.482     0.048    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.596ns  (logic 0.538ns (33.717%)  route 1.058ns (66.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.120    -0.433 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.482     0.048    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_clk_count_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.596ns  (logic 0.538ns (33.717%)  route 1.058ns (66.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.120    -0.433 r  RSMPL/r_dds_clk_count[0]_i_2/O
                         net (fo=16, routed)          0.482     0.048    RSMPL/r_dds_clk_count[0]_i_2_n_0
    SLICE_X35Y63         FDRE                                         r  RSMPL/r_dds_clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSMPL/FSM_sequential_s_resamp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RSMPL/r_dds_done_count_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.627ns  (logic 0.518ns (31.848%)  route 1.109ns (68.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.418    -1.129 f  RSMPL/FSM_sequential_s_resamp_reg[0]/Q
                         net (fo=10, routed)          0.576    -0.553    RSMPL/s_resamp[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I0_O)        0.100    -0.453 f  RSMPL/r_dds_done_count_i_1/O
                         net (fo=1, routed)           0.532     0.079    RSMPL/r_dds_done_count_i_1_n_0
    SLICE_X34Y62         FDCE                                         f  RSMPL/r_dds_done_count_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_REF_CLK (IN)
                         net (fo=0)                   0.000    41.667    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.580ns (27.639%)  route 4.137ns (72.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.512     4.969    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.124     5.093 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.625     5.717    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428    -1.548    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.580ns (27.639%)  route 4.137ns (72.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.512     4.969    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.124     5.093 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.625     5.717    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428    -1.548    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[1]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.580ns (27.639%)  route 4.137ns (72.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.512     4.969    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.124     5.093 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.625     5.717    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428    -1.548    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.580ns (27.639%)  route 4.137ns (72.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.512     4.969    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.124     5.093 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.625     5.717    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428    -1.548    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/o_resampler_DnBusy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.692ns  (logic 1.608ns (28.252%)  route 4.084ns (71.748%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.512     4.969    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.152     5.121 r  RSMPL/o_resampler_DnBusy_i_1/O
                         net (fo=1, routed)           0.572     5.692    RSMPL/o_resampler_DnBusy_i_1_n_0
    SLICE_X33Y64         FDRE                                         r  RSMPL/o_resampler_DnBusy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.430    -1.546    RSMPL/clk_out1
    SLICE_X33Y64         FDRE                                         r  RSMPL/o_resampler_DnBusy_reg/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.580ns (28.288%)  route 4.006ns (71.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.010     4.467    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.591 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.995     5.586    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428    -1.548    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[0]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.580ns (28.288%)  route 4.006ns (71.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.010     4.467    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.591 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.995     5.586    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428    -1.548    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[1]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.580ns (28.288%)  route 4.006ns (71.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.010     4.467    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.591 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.995     5.586    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428    -1.548    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[2]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.580ns (28.288%)  route 4.006ns (71.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.010     4.467    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.591 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.995     5.586    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.428    -1.548    RSMPL/clk_out1
    SLICE_X34Y65         FDRE                                         r  RSMPL/r_delay_count_reg[3]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.580ns (29.040%)  route 3.861ns (70.960%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           3.512     4.969    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.124     5.093 r  RSMPL/r_delay_count[7]_i_2/O
                         net (fo=8, routed)           0.349     5.441    RSMPL/r_delay_count[7]_i_2_n_0
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          1.429    -1.547    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSMPL/r_run_sampler_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RSMPL/FSM_sequential_s_resamp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE                         0.000     0.000 r  RSMPL/r_run_sampler_reg/C
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RSMPL/r_run_sampler_reg/Q
                         net (fo=2, routed)           0.131     0.272    RSMPL/r_run_sampler
    SLICE_X34Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  RSMPL/FSM_sequential_s_resamp[1]_i_1/O
                         net (fo=2, routed)           0.056     0.372    RSMPL/FSM_sequential_s_resamp[1]_i_1_n_0
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C

Slack:                    inf
  Source:                 RSMPL/r_run_sampler_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RSMPL/FSM_sequential_s_resamp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE                         0.000     0.000 r  RSMPL/r_run_sampler_reg/C
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RSMPL/r_run_sampler_reg/Q
                         net (fo=2, routed)           0.131     0.272    RSMPL/r_run_sampler
    SLICE_X34Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  RSMPL/FSM_sequential_s_resamp[1]_i_1/O
                         net (fo=2, routed)           0.056     0.372    RSMPL/FSM_sequential_s_resamp[1]_i_1_n_0
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C

Slack:                    inf
  Source:                 RSMPL/r_dds_done_count_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RSMPL/FSM_sequential_s_resamp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.210ns (47.922%)  route 0.228ns (52.078%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE                         0.000     0.000 r  RSMPL/r_dds_done_count_reg/C
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  RSMPL/r_dds_done_count_reg/Q
                         net (fo=3, routed)           0.228     0.395    RSMPL/r_dds_done_count
    SLICE_X34Y63         LUT3 (Prop_lut3_I2_O)        0.043     0.438 r  RSMPL/FSM_sequential_s_resamp[1]_i_2/O
                         net (fo=1, routed)           0.000     0.438    RSMPL/s_resamp__0[1]
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C

Slack:                    inf
  Source:                 RSMPL/r_dds_done_count_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RSMPL/FSM_sequential_s_resamp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.212ns (48.159%)  route 0.228ns (51.841%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE                         0.000     0.000 r  RSMPL/r_dds_done_count_reg/C
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  RSMPL/r_dds_done_count_reg/Q
                         net (fo=3, routed)           0.228     0.395    RSMPL/r_dds_done_count
    SLICE_X34Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  RSMPL/FSM_sequential_s_resamp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    RSMPL/s_resamp__0[0]
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C

Slack:                    inf
  Source:                 RSMPL/r_run_sampler_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RSMPL/o_resampler_DnBusy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.187ns (29.509%)  route 0.447ns (70.491%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE                         0.000     0.000 r  RSMPL/r_run_sampler_reg/C
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RSMPL/r_run_sampler_reg/Q
                         net (fo=2, routed)           0.267     0.408    RSMPL/r_run_sampler
    SLICE_X33Y64         LUT5 (Prop_lut5_I1_O)        0.046     0.454 r  RSMPL/o_resampler_DnBusy_i_1/O
                         net (fo=1, routed)           0.180     0.634    RSMPL/o_resampler_DnBusy_i_1_n_0
    SLICE_X33Y64         FDRE                                         r  RSMPL/o_resampler_DnBusy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.824    -0.846    RSMPL/clk_out1
    SLICE_X33Y64         FDRE                                         r  RSMPL/o_resampler_DnBusy_reg/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/FSM_sequential_s_resamp_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.224ns (13.282%)  route 1.464ns (86.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           1.464     1.689    RSMPL/i_RESET_IBUF
    SLICE_X34Y63         FDCE                                         f  RSMPL/FSM_sequential_s_resamp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[0]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/FSM_sequential_s_resamp_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.224ns (13.282%)  route 1.464ns (86.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           1.464     1.689    RSMPL/i_RESET_IBUF
    SLICE_X34Y63         FDCE                                         f  RSMPL/FSM_sequential_s_resamp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y63         FDCE                                         r  RSMPL/FSM_sequential_s_resamp_reg[1]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.269ns (14.686%)  route 1.564ns (85.314%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           1.564     1.789    RSMPL/i_RESET_IBUF
    SLICE_X33Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.834 r  RSMPL/r_done_i_1/O
                         net (fo=1, routed)           0.000     1.834    RSMPL/r_done_i_1_n_0
    SLICE_X33Y63         FDRE                                         r  RSMPL/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.824    -0.846    RSMPL/clk_out1
    SLICE_X33Y63         FDRE                                         r  RSMPL/r_done_reg/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.269ns (14.503%)  route 1.587ns (85.497%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           1.334     1.559    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.604 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.253     1.857    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[4]/C

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            RSMPL/r_delay_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.269ns (14.503%)  route 1.587ns (85.497%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           1.334     1.559    RSMPL/i_RESET_IBUF
    SLICE_X33Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.604 r  RSMPL/r_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.253     1.857    RSMPL/r_delay_count[7]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_REF_CLK (IN)
                         net (fo=0)                   0.000     0.000    PLL1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL1/inst/clkout1_buf/O
                         net (fo=16, routed)          0.823    -0.847    RSMPL/clk_out1
    SLICE_X34Y64         FDRE                                         r  RSMPL/r_delay_count_reg[5]/C





