|tb_PROCESSOR


|tb_PROCESSOR|top:dut
clk => clk.IN1
reset => pipelineARM:pipelineARM_Unit.reset
WriteData[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[0] <= DataAdr[0].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[1] <= DataAdr[1].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[2] <= DataAdr[2].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[3] <= DataAdr[3].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[4] <= DataAdr[4].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[5] <= DataAdr[5].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[6] <= DataAdr[6].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[7] <= DataAdr[7].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[8] <= DataAdr[8].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[9] <= DataAdr[9].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[10] <= DataAdr[10].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[11] <= DataAdr[11].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[12] <= DataAdr[12].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[13] <= DataAdr[13].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[14] <= DataAdr[14].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[15] <= DataAdr[15].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[16] <= DataAdr[16].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[17] <= DataAdr[17].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[18] <= DataAdr[18].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[19] <= DataAdr[19].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[20] <= DataAdr[20].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[21] <= DataAdr[21].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[22] <= DataAdr[22].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[23] <= DataAdr[23].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[24] <= DataAdr[24].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[25] <= DataAdr[25].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[26] <= DataAdr[26].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[27] <= DataAdr[27].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[28] <= DataAdr[28].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[29] <= DataAdr[29].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[30] <= DataAdr[30].DB_MAX_OUTPUT_PORT_TYPE
DataAdr[31] <= DataAdr[31].DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|instruction_memory:instruction_memory_Unit
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => memory.RADDR
A[3] => memory.RADDR1
A[4] => memory.RADDR2
A[5] => memory.RADDR3
A[6] => memory.RADDR4
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
RD[0] <= memory.DATAOUT
RD[1] <= memory.DATAOUT1
RD[2] <= memory.DATAOUT2
RD[3] <= memory.DATAOUT3
RD[4] <= memory.DATAOUT4
RD[5] <= memory.DATAOUT5
RD[6] <= memory.DATAOUT6
RD[7] <= memory.DATAOUT7
RD[8] <= memory.DATAOUT8
RD[9] <= memory.DATAOUT9
RD[10] <= memory.DATAOUT10
RD[11] <= memory.DATAOUT11
RD[12] <= memory.DATAOUT12
RD[13] <= memory.DATAOUT13
RD[14] <= memory.DATAOUT14
RD[15] <= memory.DATAOUT15
RD[16] <= memory.DATAOUT16
RD[17] <= memory.DATAOUT17
RD[18] <= memory.DATAOUT18
RD[19] <= memory.DATAOUT19
RD[20] <= memory.DATAOUT20
RD[21] <= memory.DATAOUT21
RD[22] <= memory.DATAOUT22
RD[23] <= memory.DATAOUT23
RD[24] <= memory.DATAOUT24
RD[25] <= memory.DATAOUT25
RD[26] <= memory.DATAOUT26
RD[27] <= memory.DATAOUT27
RD[28] <= memory.DATAOUT28
RD[29] <= memory.DATAOUT29
RD[30] <= memory.DATAOUT30
RD[31] <= memory.DATAOUT31


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit
clk => clk.IN2
reset => reset.IN2
Instr[0] => Instr[0].IN2
Instr[1] => Instr[1].IN2
Instr[2] => Instr[2].IN2
Instr[3] => Instr[3].IN2
Instr[4] => Instr[4].IN2
Instr[5] => Instr[5].IN2
Instr[6] => Instr[6].IN2
Instr[7] => Instr[7].IN2
Instr[8] => Instr[8].IN2
Instr[9] => Instr[9].IN2
Instr[10] => Instr[10].IN2
Instr[11] => Instr[11].IN2
Instr[12] => Instr[12].IN2
Instr[13] => Instr[13].IN2
Instr[14] => Instr[14].IN2
Instr[15] => Instr[15].IN2
Instr[16] => Instr[16].IN2
Instr[17] => Instr[17].IN2
Instr[18] => Instr[18].IN2
Instr[19] => Instr[19].IN2
Instr[20] => Instr[20].IN2
Instr[21] => Instr[21].IN2
Instr[22] => Instr[22].IN2
Instr[23] => Instr[23].IN2
Instr[24] => Instr[24].IN2
Instr[25] => Instr[25].IN2
Instr[26] => Instr[26].IN2
Instr[27] => Instr[27].IN2
Instr[28] => Instr[28].IN2
Instr[29] => Instr[29].IN2
Instr[30] => Instr[30].IN2
Instr[31] => Instr[31].IN2
ReadData[0] => ReadData[0].IN1
ReadData[1] => ReadData[1].IN1
ReadData[2] => ReadData[2].IN1
ReadData[3] => ReadData[3].IN1
ReadData[4] => ReadData[4].IN1
ReadData[5] => ReadData[5].IN1
ReadData[6] => ReadData[6].IN1
ReadData[7] => ReadData[7].IN1
ReadData[8] => ReadData[8].IN1
ReadData[9] => ReadData[9].IN1
ReadData[10] => ReadData[10].IN1
ReadData[11] => ReadData[11].IN1
ReadData[12] => ReadData[12].IN1
ReadData[13] => ReadData[13].IN1
ReadData[14] => ReadData[14].IN1
ReadData[15] => ReadData[15].IN1
ReadData[16] => ReadData[16].IN1
ReadData[17] => ReadData[17].IN1
ReadData[18] => ReadData[18].IN1
ReadData[19] => ReadData[19].IN1
ReadData[20] => ReadData[20].IN1
ReadData[21] => ReadData[21].IN1
ReadData[22] => ReadData[22].IN1
ReadData[23] => ReadData[23].IN1
ReadData[24] => ReadData[24].IN1
ReadData[25] => ReadData[25].IN1
ReadData[26] => ReadData[26].IN1
ReadData[27] => ReadData[27].IN1
ReadData[28] => ReadData[28].IN1
ReadData[29] => ReadData[29].IN1
ReadData[30] => ReadData[30].IN1
ReadData[31] => ReadData[31].IN1
PC[0] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[1] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[2] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[3] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[4] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[5] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[6] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[7] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[8] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[9] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[10] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[11] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[12] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[13] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[14] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[15] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[16] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[17] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[18] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[19] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[20] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[21] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[22] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[23] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[24] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[25] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[26] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[27] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[28] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[29] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[30] <= pipelineDatapath:pipelineDatapath_Unit.port21
PC[31] <= pipelineDatapath:pipelineDatapath_Unit.port21
MemWrite <= pipelineControlUnit:pipelineControlUnit_Unit.port13
ALUResult[0] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[1] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[2] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[3] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[4] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[5] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[6] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[7] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[8] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[9] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[10] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[11] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[12] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[13] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[14] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[15] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[16] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[17] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[18] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[19] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[20] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[21] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[22] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[23] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[24] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[25] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[26] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[27] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[28] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[29] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[30] <= pipelineDatapath:pipelineDatapath_Unit.port22
ALUResult[31] <= pipelineDatapath:pipelineDatapath_Unit.port22
WriteData[0] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[1] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[2] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[3] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[4] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[5] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[6] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[7] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[8] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[9] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[10] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[11] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[12] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[13] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[14] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[15] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[16] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[17] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[18] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[19] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[20] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[21] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[22] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[23] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[24] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[25] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[26] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[27] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[28] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[29] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[30] <= pipelineDatapath:pipelineDatapath_Unit.port23
WriteData[31] <= pipelineDatapath:pipelineDatapath_Unit.port23
posicionesConColor[0] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[1] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[2] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[3] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[4] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[5] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[6] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[7] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[8] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[9] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[10] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[11] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[12] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[13] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[14] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[15] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[16] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[17] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[18] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[19] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[20] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[21] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[22] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[23] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[24] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[25] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[26] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[27] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[28] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[29] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[30] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[31] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[32] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[33] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[34] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[35] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[36] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[37] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[38] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[39] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[40] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[41] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[42] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[43] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[44] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[45] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[46] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[47] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[48] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[49] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[50] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[51] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[52] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[53] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[54] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[55] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[56] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[57] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[58] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[59] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[60] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[61] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[62] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[63] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[64] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[65] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[66] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[67] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[68] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[69] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[70] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[71] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[72] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[73] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[74] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[75] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[76] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[77] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[78] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[79] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[80] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[81] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[82] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[83] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[84] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[85] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[86] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[87] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[88] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[89] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[90] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[91] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[92] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[93] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[94] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[95] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[96] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[97] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[98] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[99] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[100] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[101] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[102] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[103] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[104] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[105] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[106] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[107] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[108] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[109] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[110] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[111] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[112] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[113] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[114] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[115] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[116] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[117] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[118] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[119] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[120] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[121] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[122] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[123] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[124] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[125] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[126] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[127] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[128] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[129] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[130] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[131] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[132] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[133] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[134] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[135] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[136] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[137] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[138] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[139] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[140] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[141] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[142] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[143] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[144] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[145] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[146] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[147] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[148] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[149] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[150] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[151] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[152] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[153] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[154] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[155] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[156] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[157] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[158] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[159] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[160] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[161] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[162] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[163] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[164] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[165] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[166] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[167] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[168] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[169] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[170] <= pipelineDatapath:pipelineDatapath_Unit.port24
posicionesConColor[171] <= pipelineDatapath:pipelineDatapath_Unit.port24


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit
clk => clk.IN5
reset => reset.IN5
InstrF[0] => InstFtoInstD_IN[0].IN1
InstrF[1] => InstFtoInstD_IN[1].IN1
InstrF[2] => InstFtoInstD_IN[2].IN1
InstrF[3] => InstFtoInstD_IN[3].IN1
InstrF[4] => InstFtoInstD_IN[4].IN1
InstrF[5] => InstFtoInstD_IN[5].IN1
InstrF[6] => InstFtoInstD_IN[6].IN1
InstrF[7] => InstFtoInstD_IN[7].IN1
InstrF[8] => InstFtoInstD_IN[8].IN1
InstrF[9] => InstFtoInstD_IN[9].IN1
InstrF[10] => InstFtoInstD_IN[10].IN1
InstrF[11] => InstFtoInstD_IN[11].IN1
InstrF[12] => InstFtoInstD_IN[12].IN1
InstrF[13] => InstFtoInstD_IN[13].IN1
InstrF[14] => InstFtoInstD_IN[14].IN1
InstrF[15] => InstFtoInstD_IN[15].IN1
InstrF[16] => InstFtoInstD_IN[16].IN1
InstrF[17] => InstFtoInstD_IN[17].IN1
InstrF[18] => InstFtoInstD_IN[18].IN1
InstrF[19] => InstFtoInstD_IN[19].IN1
InstrF[20] => InstFtoInstD_IN[20].IN1
InstrF[21] => InstFtoInstD_IN[21].IN1
InstrF[22] => InstFtoInstD_IN[22].IN1
InstrF[23] => InstFtoInstD_IN[23].IN1
InstrF[24] => InstFtoInstD_IN[24].IN1
InstrF[25] => InstFtoInstD_IN[25].IN1
InstrF[26] => InstFtoInstD_IN[26].IN1
InstrF[27] => InstFtoInstD_IN[27].IN1
InstrF[28] => InstFtoInstD_IN[28].IN1
InstrF[29] => InstFtoInstD_IN[29].IN1
InstrF[30] => InstFtoInstD_IN[30].IN1
InstrF[31] => InstFtoInstD_IN[31].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
stallD => _.IN1
flushD => flushD.IN1
flushE => flushE.IN1
RegSrcD[0] <= pipelineDecoder:pipelineDecoder_Unit.RegSrc
RegSrcD[1] <= pipelineDecoder:pipelineDecoder_Unit.RegSrc
RegWriteM <= MtoWBReg_IN[1].DB_MAX_OUTPUT_PORT_TYPE
RegWriteW <= pipelineRegMtoWB:pipelineRegMtoWB_Unit.port3
ImmSrcD[0] <= pipelineDecoder:pipelineDecoder_Unit.immSrc
ImmSrcD[1] <= pipelineDecoder:pipelineDecoder_Unit.immSrc
ALUSrcE <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
ALUControlE[0] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
ALUControlE[1] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
ALUControlE[2] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
ALUControlE[3] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
MemWriteM <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
MemtoRegW <= pipelineRegMtoWB:pipelineRegMtoWB_Unit.port3
MemtoRegE <= EtoMReg_IN[1].DB_MAX_OUTPUT_PORT_TYPE
PCSrcW <= pipelineRegMtoWB:pipelineRegMtoWB_Unit.port3
BranchTakenE <= pipelineConditionalLogic:pipelineConditionalLogic_Unit.port15
PCW_DEM <= PCW_DEM.DB_MAX_OUTPUT_PORT_TYPE
SPUCode[0] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[1] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[2] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[3] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[4] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[5] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[6] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[7] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[8] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[9] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[10] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4
SPUCode[11] <= pipelineRegDtoE:pipelineRegDtoE_Unit.port4


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineRegFtoD:pipelineRegFtoD_Unit
clk => InstrD[0]~reg0.CLK
clk => InstrD[1]~reg0.CLK
clk => InstrD[2]~reg0.CLK
clk => InstrD[3]~reg0.CLK
clk => InstrD[4]~reg0.CLK
clk => InstrD[5]~reg0.CLK
clk => InstrD[6]~reg0.CLK
clk => InstrD[7]~reg0.CLK
clk => InstrD[8]~reg0.CLK
clk => InstrD[9]~reg0.CLK
clk => InstrD[10]~reg0.CLK
clk => InstrD[11]~reg0.CLK
clk => InstrD[12]~reg0.CLK
clk => InstrD[13]~reg0.CLK
clk => InstrD[14]~reg0.CLK
clk => InstrD[15]~reg0.CLK
clk => InstrD[16]~reg0.CLK
clk => InstrD[17]~reg0.CLK
clk => InstrD[18]~reg0.CLK
clk => InstrD[19]~reg0.CLK
clk => InstrD[20]~reg0.CLK
clk => InstrD[21]~reg0.CLK
clk => InstrD[22]~reg0.CLK
clk => InstrD[23]~reg0.CLK
clk => InstrD[24]~reg0.CLK
clk => InstrD[25]~reg0.CLK
clk => InstrD[26]~reg0.CLK
clk => InstrD[27]~reg0.CLK
clk => InstrD[28]~reg0.CLK
clk => InstrD[29]~reg0.CLK
clk => InstrD[30]~reg0.CLK
clk => InstrD[31]~reg0.CLK
reset => InstrD[0]~reg0.ACLR
reset => InstrD[1]~reg0.ACLR
reset => InstrD[2]~reg0.ACLR
reset => InstrD[3]~reg0.ACLR
reset => InstrD[4]~reg0.ACLR
reset => InstrD[5]~reg0.ACLR
reset => InstrD[6]~reg0.ACLR
reset => InstrD[7]~reg0.ACLR
reset => InstrD[8]~reg0.ACLR
reset => InstrD[9]~reg0.ACLR
reset => InstrD[10]~reg0.ACLR
reset => InstrD[11]~reg0.ACLR
reset => InstrD[12]~reg0.ACLR
reset => InstrD[13]~reg0.ACLR
reset => InstrD[14]~reg0.ACLR
reset => InstrD[15]~reg0.ACLR
reset => InstrD[16]~reg0.ACLR
reset => InstrD[17]~reg0.ACLR
reset => InstrD[18]~reg0.ACLR
reset => InstrD[19]~reg0.ACLR
reset => InstrD[20]~reg0.ACLR
reset => InstrD[21]~reg0.ACLR
reset => InstrD[22]~reg0.ACLR
reset => InstrD[23]~reg0.ACLR
reset => InstrD[24]~reg0.ACLR
reset => InstrD[25]~reg0.ACLR
reset => InstrD[26]~reg0.ACLR
reset => InstrD[27]~reg0.ACLR
reset => InstrD[28]~reg0.ACLR
reset => InstrD[29]~reg0.ACLR
reset => InstrD[30]~reg0.ACLR
reset => InstrD[31]~reg0.ACLR
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
InstrF[0] => InstrD.DATAB
InstrF[1] => InstrD.DATAB
InstrF[2] => InstrD.DATAB
InstrF[3] => InstrD.DATAB
InstrF[4] => InstrD.DATAB
InstrF[5] => InstrD.DATAB
InstrF[6] => InstrD.DATAB
InstrF[7] => InstrD.DATAB
InstrF[8] => InstrD.DATAB
InstrF[9] => InstrD.DATAB
InstrF[10] => InstrD.DATAB
InstrF[11] => InstrD.DATAB
InstrF[12] => InstrD.DATAB
InstrF[13] => InstrD.DATAB
InstrF[14] => InstrD.DATAB
InstrF[15] => InstrD.DATAB
InstrF[16] => InstrD.DATAB
InstrF[17] => InstrD.DATAB
InstrF[18] => InstrD.DATAB
InstrF[19] => InstrD.DATAB
InstrF[20] => InstrD.DATAB
InstrF[21] => InstrD.DATAB
InstrF[22] => InstrD.DATAB
InstrF[23] => InstrD.DATAB
InstrF[24] => InstrD.DATAB
InstrF[25] => InstrD.DATAB
InstrF[26] => InstrD.DATAB
InstrF[27] => InstrD.DATAB
InstrF[28] => InstrD.DATAB
InstrF[29] => InstrD.DATAB
InstrF[30] => InstrD.DATAB
InstrF[31] => InstrD.DATAB
InstrD[0] <= InstrD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[1] <= InstrD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[2] <= InstrD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[3] <= InstrD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[4] <= InstrD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[5] <= InstrD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[6] <= InstrD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[7] <= InstrD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[8] <= InstrD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[9] <= InstrD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[10] <= InstrD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[11] <= InstrD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[12] <= InstrD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[13] <= InstrD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= InstrD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[18] <= InstrD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[19] <= InstrD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[20] <= InstrD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[21] <= InstrD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= InstrD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[25] <= InstrD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[26] <= InstrD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[27] <= InstrD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[28] <= InstrD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[29] <= InstrD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[30] <= InstrD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[31] <= InstrD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineDecoder:pipelineDecoder_Unit
Op[0] => Equal0.IN1
Op[0] => Equal1.IN0
Op[0] => Equal2.IN1
Op[0] => Equal3.IN1
Op[1] => Equal0.IN0
Op[1] => Equal1.IN1
Op[1] => Equal2.IN0
Op[1] => Equal3.IN0
funct[0] => FlagW.IN1
funct[0] => FlagW.DATAB
funct[0] => RegW.DATAB
funct[0] => MemW.DATAB
funct[0] => RegSrc.DATAB
funct[1] => SPUControl.DATAB
funct[1] => Decoder0.IN1
funct[1] => Mux1.IN19
funct[1] => Mux2.IN19
funct[1] => Equal4.IN1
funct[1] => Equal5.IN3
funct[1] => Equal6.IN3
funct[2] => SPUControl.DATAB
funct[2] => Mux0.IN10
funct[2] => Mux1.IN18
funct[2] => Mux2.IN18
funct[2] => Equal4.IN3
funct[2] => Equal5.IN2
funct[2] => Equal6.IN1
funct[3] => SPUControl.DATAB
funct[3] => Mux0.IN9
funct[3] => Mux1.IN17
funct[3] => Mux2.IN17
funct[3] => Equal4.IN0
funct[3] => Equal5.IN1
funct[3] => Equal6.IN2
funct[4] => SPUControl.DATAB
funct[4] => Mux0.IN8
funct[4] => Decoder0.IN0
funct[4] => Mux1.IN16
funct[4] => Mux2.IN16
funct[4] => Equal4.IN2
funct[4] => Equal5.IN0
funct[4] => Equal6.IN0
funct[5] => ALUSrc.DATAB
Rd[0] => Equal9.IN3
Rd[1] => Equal9.IN2
Rd[2] => Equal9.IN1
Rd[3] => Equal9.IN0
colorShape[0] => SPUControl.DATAB
colorShape[1] => SPUControl.DATAB
colorShape[2] => SPUControl.DATAB
colorShape[3] => SPUControl.DATAB
colorShape[4] => SPUControl.DATAB
colorShape[5] => SPUControl.DATAB
colorShape[6] => SPUControl.DATAB
colorShape[7] => SPUControl.DATAB
FlagW[0] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
FlagW[1] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
PCS <= PCS.DB_MAX_OUTPUT_PORT_TYPE
RegW <= RegW.DB_MAX_OUTPUT_PORT_TYPE
MemW <= MemW.DB_MAX_OUTPUT_PORT_TYPE
RegWSPU <= RegWSPU.DB_MAX_OUTPUT_PORT_TYPE
NoWrite <= NoWrite.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
immSrc[0] <= immSrc.DB_MAX_OUTPUT_PORT_TYPE
immSrc[1] <= immSrc.DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= RegSrc.DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= RegSrc.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
BranchD <= branch.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[0] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[1] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[2] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[3] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[4] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[5] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[6] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[7] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[8] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[9] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[10] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE
SPUControl[11] <= SPUControl.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineRegDtoE:pipelineRegDtoE_Unit
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => q[32]~reg0.CLK
clk => q[33]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
reset => q[32]~reg0.ACLR
reset => q[33]~reg0.ACLR
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
d[32] => q.DATAA
d[33] => q.DATAA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineConditionalLogic:pipelineConditionalLogic_Unit
clk => clk.IN2
reset => reset.IN2
NoWrite => RegWriteE_OUT.IN1
CondE[0] => CondE[0].IN1
CondE[1] => CondE[1].IN1
CondE[2] => CondE[2].IN1
CondE[3] => CondE[3].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
flagsE[0] => ~NO_FANOUT~
flagsE[1] => ~NO_FANOUT~
flagsE[2] => ~NO_FANOUT~
flagsE[3] => ~NO_FANOUT~
PCSrcE_IN => PCSrcE_OUT.IN1
RegWriteE_IN => RegWriteE_OUT.IN1
MemWriteE_IN => MemWriteE_OUT.IN1
RegWSPU => RegWriteE_OUT.IN1
BranchE => BranchTakenE.IN1
FlagWriteE[0] => FlagWrite.IN1
FlagWriteE[1] => FlagWrite.IN1
PCSrcE_OUT <= PCSrcE_OUT.DB_MAX_OUTPUT_PORT_TYPE
RegWriteE_OUT <= RegWriteE_OUT.DB_MAX_OUTPUT_PORT_TYPE
MemWriteE_OUT <= MemWriteE_OUT.DB_MAX_OUTPUT_PORT_TYPE
BranchTakenE <= BranchTakenE.DB_MAX_OUTPUT_PORT_TYPE
flags[0] <= flags[0].DB_MAX_OUTPUT_PORT_TYPE
flags[1] <= flags[1].DB_MAX_OUTPUT_PORT_TYPE
flags[2] <= flags[2].DB_MAX_OUTPUT_PORT_TYPE
flags[3] <= flags[3].DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineConditionalLogic:pipelineConditionalLogic_Unit|REG_EN:reg_1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
enable => out[1]~reg0.ENA
enable => out[0]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineConditionalLogic:pipelineConditionalLogic_Unit|REG_EN:reg_2
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
enable => out[1]~reg0.ENA
enable => out[0]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineConditionalLogic:pipelineConditionalLogic_Unit|conditions:conditions_unit
Cond[0] => Mux0.IN15
Cond[1] => Mux0.IN14
Cond[2] => Mux0.IN13
Cond[3] => Mux0.IN12
flags[0] => result.IN0
flags[0] => Mux0.IN19
flags[0] => Mux0.IN4
flags[1] => result.IN0
flags[1] => Mux0.IN18
flags[1] => Mux0.IN2
flags[2] => Mux0.IN17
flags[2] => result.IN1
flags[2] => result.IN1
flags[2] => Mux0.IN7
flags[3] => result.IN1
flags[3] => Mux0.IN16
flags[3] => Mux0.IN3
result <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineRegEtoM:pipelineRegEtoM_Unit
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineControlUnit:pipelineControlUnit_Unit|pipelineRegMtoWB:pipelineRegMtoWB_Unit
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit
clk => clk.IN6
reset => reset.IN5
RegSrcD[0] => RegSrcD[0].IN1
RegSrcD[1] => RegSrcD[1].IN1
RegWriteW => RegWriteW.IN1
ImmSrcD[0] => ImmSrcD[0].IN1
ImmSrcD[1] => ImmSrcD[1].IN1
ALUSrcE => ALUSrcE.IN1
ALUControlE[0] => ALUControlE[0].IN1
ALUControlE[1] => ALUControlE[1].IN1
ALUControlE[2] => ALUControlE[2].IN1
ALUControlE[3] => ALUControlE[3].IN1
MemtoRegW => MemtoRegW.IN1
PCSrcW => PCSrcW.IN1
BranchTakenE => BranchTakenE.IN1
InstrF[0] => InstFtoInstD_IN[0].IN1
InstrF[1] => InstFtoInstD_IN[1].IN1
InstrF[2] => InstFtoInstD_IN[2].IN1
InstrF[3] => InstFtoInstD_IN[3].IN1
InstrF[4] => InstFtoInstD_IN[4].IN1
InstrF[5] => InstFtoInstD_IN[5].IN1
InstrF[6] => InstFtoInstD_IN[6].IN1
InstrF[7] => InstFtoInstD_IN[7].IN1
InstrF[8] => InstFtoInstD_IN[8].IN1
InstrF[9] => InstFtoInstD_IN[9].IN1
InstrF[10] => InstFtoInstD_IN[10].IN1
InstrF[11] => InstFtoInstD_IN[11].IN1
InstrF[12] => InstFtoInstD_IN[12].IN1
InstrF[13] => InstFtoInstD_IN[13].IN1
InstrF[14] => InstFtoInstD_IN[14].IN1
InstrF[15] => InstFtoInstD_IN[15].IN1
InstrF[16] => InstFtoInstD_IN[16].IN1
InstrF[17] => InstFtoInstD_IN[17].IN1
InstrF[18] => InstFtoInstD_IN[18].IN1
InstrF[19] => InstFtoInstD_IN[19].IN1
InstrF[20] => InstFtoInstD_IN[20].IN1
InstrF[21] => InstFtoInstD_IN[21].IN1
InstrF[22] => InstFtoInstD_IN[22].IN1
InstrF[23] => InstFtoInstD_IN[23].IN1
InstrF[24] => InstFtoInstD_IN[24].IN1
InstrF[25] => InstFtoInstD_IN[25].IN1
InstrF[26] => InstFtoInstD_IN[26].IN1
InstrF[27] => InstFtoInstD_IN[27].IN1
InstrF[28] => InstFtoInstD_IN[28].IN1
InstrF[29] => InstFtoInstD_IN[29].IN1
InstrF[30] => InstFtoInstD_IN[30].IN1
InstrF[31] => InstFtoInstD_IN[31].IN1
ReadData[0] => MtoWBReg_IN[36].IN1
ReadData[1] => MtoWBReg_IN[37].IN1
ReadData[2] => MtoWBReg_IN[38].IN1
ReadData[3] => MtoWBReg_IN[39].IN1
ReadData[4] => MtoWBReg_IN[40].IN1
ReadData[5] => MtoWBReg_IN[41].IN1
ReadData[6] => MtoWBReg_IN[42].IN1
ReadData[7] => MtoWBReg_IN[43].IN1
ReadData[8] => MtoWBReg_IN[44].IN1
ReadData[9] => MtoWBReg_IN[45].IN1
ReadData[10] => MtoWBReg_IN[46].IN1
ReadData[11] => MtoWBReg_IN[47].IN1
ReadData[12] => MtoWBReg_IN[48].IN1
ReadData[13] => MtoWBReg_IN[49].IN1
ReadData[14] => MtoWBReg_IN[50].IN1
ReadData[15] => MtoWBReg_IN[51].IN1
ReadData[16] => MtoWBReg_IN[52].IN1
ReadData[17] => MtoWBReg_IN[53].IN1
ReadData[18] => MtoWBReg_IN[54].IN1
ReadData[19] => MtoWBReg_IN[55].IN1
ReadData[20] => MtoWBReg_IN[56].IN1
ReadData[21] => MtoWBReg_IN[57].IN1
ReadData[22] => MtoWBReg_IN[58].IN1
ReadData[23] => MtoWBReg_IN[59].IN1
ReadData[24] => MtoWBReg_IN[60].IN1
ReadData[25] => MtoWBReg_IN[61].IN1
ReadData[26] => MtoWBReg_IN[62].IN1
ReadData[27] => MtoWBReg_IN[63].IN1
ReadData[28] => MtoWBReg_IN[64].IN1
ReadData[29] => MtoWBReg_IN[65].IN1
ReadData[30] => MtoWBReg_IN[66].IN1
ReadData[31] => MtoWBReg_IN[67].IN1
SPUCode[0] => SPUCode[0].IN1
SPUCode[1] => SPUCode[1].IN1
SPUCode[2] => SPUCode[2].IN1
SPUCode[3] => SPUCode[3].IN1
SPUCode[4] => SPUCode[4].IN1
SPUCode[5] => SPUCode[5].IN1
SPUCode[6] => SPUCode[6].IN1
SPUCode[7] => SPUCode[7].IN1
SPUCode[8] => SPUCode[8].IN1
SPUCode[9] => SPUCode[9].IN1
SPUCode[10] => SPUCode[10].IN1
SPUCode[11] => SPUCode[11].IN1
ForwardAE[0] => ForwardAE[0].IN1
ForwardAE[1] => ForwardAE[1].IN1
ForwardBE[0] => ForwardBE[0].IN1
ForwardBE[1] => ForwardBE[1].IN1
stallF => _.IN1
stallD => _.IN1
flushD => flushD.IN1
flushE => flushE.IN1
ALUFlags[0] <= ALU_N_bits:ALU_N_bits_Unit.port3
ALUFlags[1] <= ALU_N_bits:ALU_N_bits_Unit.port3
ALUFlags[2] <= ALU_N_bits:ALU_N_bits_Unit.port3
ALUFlags[3] <= ALU_N_bits:ALU_N_bits_Unit.port3
match[0] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
match[1] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
match[2] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
match[3] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
match[4] <= match_12d_e.DB_MAX_OUTPUT_PORT_TYPE
PCF[0] <= PCF[0].DB_MAX_OUTPUT_PORT_TYPE
PCF[1] <= PCF[1].DB_MAX_OUTPUT_PORT_TYPE
PCF[2] <= PCF[2].DB_MAX_OUTPUT_PORT_TYPE
PCF[3] <= PCF[3].DB_MAX_OUTPUT_PORT_TYPE
PCF[4] <= PCF[4].DB_MAX_OUTPUT_PORT_TYPE
PCF[5] <= PCF[5].DB_MAX_OUTPUT_PORT_TYPE
PCF[6] <= PCF[6].DB_MAX_OUTPUT_PORT_TYPE
PCF[7] <= PCF[7].DB_MAX_OUTPUT_PORT_TYPE
PCF[8] <= PCF[8].DB_MAX_OUTPUT_PORT_TYPE
PCF[9] <= PCF[9].DB_MAX_OUTPUT_PORT_TYPE
PCF[10] <= PCF[10].DB_MAX_OUTPUT_PORT_TYPE
PCF[11] <= PCF[11].DB_MAX_OUTPUT_PORT_TYPE
PCF[12] <= PCF[12].DB_MAX_OUTPUT_PORT_TYPE
PCF[13] <= PCF[13].DB_MAX_OUTPUT_PORT_TYPE
PCF[14] <= PCF[14].DB_MAX_OUTPUT_PORT_TYPE
PCF[15] <= PCF[15].DB_MAX_OUTPUT_PORT_TYPE
PCF[16] <= PCF[16].DB_MAX_OUTPUT_PORT_TYPE
PCF[17] <= PCF[17].DB_MAX_OUTPUT_PORT_TYPE
PCF[18] <= PCF[18].DB_MAX_OUTPUT_PORT_TYPE
PCF[19] <= PCF[19].DB_MAX_OUTPUT_PORT_TYPE
PCF[20] <= PCF[20].DB_MAX_OUTPUT_PORT_TYPE
PCF[21] <= PCF[21].DB_MAX_OUTPUT_PORT_TYPE
PCF[22] <= PCF[22].DB_MAX_OUTPUT_PORT_TYPE
PCF[23] <= PCF[23].DB_MAX_OUTPUT_PORT_TYPE
PCF[24] <= PCF[24].DB_MAX_OUTPUT_PORT_TYPE
PCF[25] <= PCF[25].DB_MAX_OUTPUT_PORT_TYPE
PCF[26] <= PCF[26].DB_MAX_OUTPUT_PORT_TYPE
PCF[27] <= PCF[27].DB_MAX_OUTPUT_PORT_TYPE
PCF[28] <= PCF[28].DB_MAX_OUTPUT_PORT_TYPE
PCF[29] <= PCF[29].DB_MAX_OUTPUT_PORT_TYPE
PCF[30] <= PCF[30].DB_MAX_OUTPUT_PORT_TYPE
PCF[31] <= PCF[31].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[0] <= ALUOutM[0].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[1] <= ALUOutM[1].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[2] <= ALUOutM[2].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[3] <= ALUOutM[3].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[4] <= ALUOutM[4].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[5] <= ALUOutM[5].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[6] <= ALUOutM[6].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[7] <= ALUOutM[7].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[8] <= ALUOutM[8].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[9] <= ALUOutM[9].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[10] <= ALUOutM[10].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[11] <= ALUOutM[11].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[12] <= ALUOutM[12].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[13] <= ALUOutM[13].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[14] <= ALUOutM[14].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[15] <= ALUOutM[15].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[16] <= ALUOutM[16].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[17] <= ALUOutM[17].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[18] <= ALUOutM[18].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[19] <= ALUOutM[19].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[20] <= ALUOutM[20].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[21] <= ALUOutM[21].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[22] <= ALUOutM[22].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[23] <= ALUOutM[23].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[24] <= ALUOutM[24].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[25] <= ALUOutM[25].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[26] <= ALUOutM[26].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[27] <= ALUOutM[27].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[28] <= ALUOutM[28].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[29] <= ALUOutM[29].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[30] <= ALUOutM[30].DB_MAX_OUTPUT_PORT_TYPE
ALUOutM[31] <= ALUOutM[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData[0] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[1] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[2] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[3] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[4] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[5] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[6] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[7] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[8] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[9] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[10] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[11] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[12] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[13] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[14] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[15] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[16] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[17] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[18] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[19] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[20] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[21] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[22] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[23] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[24] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[25] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[26] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[27] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[28] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[29] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[30] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
WriteData[31] <= pipelineRegEtoM:pipelineRegEtoM_Unit.port3
posicionesConColor[0] <= SPU:SPU_Unit.port7
posicionesConColor[1] <= SPU:SPU_Unit.port7
posicionesConColor[2] <= SPU:SPU_Unit.port7
posicionesConColor[3] <= SPU:SPU_Unit.port7
posicionesConColor[4] <= SPU:SPU_Unit.port7
posicionesConColor[5] <= SPU:SPU_Unit.port7
posicionesConColor[6] <= SPU:SPU_Unit.port7
posicionesConColor[7] <= SPU:SPU_Unit.port7
posicionesConColor[8] <= SPU:SPU_Unit.port7
posicionesConColor[9] <= SPU:SPU_Unit.port7
posicionesConColor[10] <= SPU:SPU_Unit.port7
posicionesConColor[11] <= SPU:SPU_Unit.port7
posicionesConColor[12] <= SPU:SPU_Unit.port7
posicionesConColor[13] <= SPU:SPU_Unit.port7
posicionesConColor[14] <= SPU:SPU_Unit.port7
posicionesConColor[15] <= SPU:SPU_Unit.port7
posicionesConColor[16] <= SPU:SPU_Unit.port7
posicionesConColor[17] <= SPU:SPU_Unit.port7
posicionesConColor[18] <= SPU:SPU_Unit.port7
posicionesConColor[19] <= SPU:SPU_Unit.port7
posicionesConColor[20] <= SPU:SPU_Unit.port7
posicionesConColor[21] <= SPU:SPU_Unit.port7
posicionesConColor[22] <= SPU:SPU_Unit.port7
posicionesConColor[23] <= SPU:SPU_Unit.port7
posicionesConColor[24] <= SPU:SPU_Unit.port7
posicionesConColor[25] <= SPU:SPU_Unit.port7
posicionesConColor[26] <= SPU:SPU_Unit.port7
posicionesConColor[27] <= SPU:SPU_Unit.port7
posicionesConColor[28] <= SPU:SPU_Unit.port7
posicionesConColor[29] <= SPU:SPU_Unit.port7
posicionesConColor[30] <= SPU:SPU_Unit.port7
posicionesConColor[31] <= SPU:SPU_Unit.port7
posicionesConColor[32] <= SPU:SPU_Unit.port7
posicionesConColor[33] <= SPU:SPU_Unit.port7
posicionesConColor[34] <= SPU:SPU_Unit.port7
posicionesConColor[35] <= SPU:SPU_Unit.port7
posicionesConColor[36] <= SPU:SPU_Unit.port7
posicionesConColor[37] <= SPU:SPU_Unit.port7
posicionesConColor[38] <= SPU:SPU_Unit.port7
posicionesConColor[39] <= SPU:SPU_Unit.port7
posicionesConColor[40] <= SPU:SPU_Unit.port7
posicionesConColor[41] <= SPU:SPU_Unit.port7
posicionesConColor[42] <= SPU:SPU_Unit.port7
posicionesConColor[43] <= SPU:SPU_Unit.port7
posicionesConColor[44] <= SPU:SPU_Unit.port7
posicionesConColor[45] <= SPU:SPU_Unit.port7
posicionesConColor[46] <= SPU:SPU_Unit.port7
posicionesConColor[47] <= SPU:SPU_Unit.port7
posicionesConColor[48] <= SPU:SPU_Unit.port7
posicionesConColor[49] <= SPU:SPU_Unit.port7
posicionesConColor[50] <= SPU:SPU_Unit.port7
posicionesConColor[51] <= SPU:SPU_Unit.port7
posicionesConColor[52] <= SPU:SPU_Unit.port7
posicionesConColor[53] <= SPU:SPU_Unit.port7
posicionesConColor[54] <= SPU:SPU_Unit.port7
posicionesConColor[55] <= SPU:SPU_Unit.port7
posicionesConColor[56] <= SPU:SPU_Unit.port7
posicionesConColor[57] <= SPU:SPU_Unit.port7
posicionesConColor[58] <= SPU:SPU_Unit.port7
posicionesConColor[59] <= SPU:SPU_Unit.port7
posicionesConColor[60] <= SPU:SPU_Unit.port7
posicionesConColor[61] <= SPU:SPU_Unit.port7
posicionesConColor[62] <= SPU:SPU_Unit.port7
posicionesConColor[63] <= SPU:SPU_Unit.port7
posicionesConColor[64] <= SPU:SPU_Unit.port7
posicionesConColor[65] <= SPU:SPU_Unit.port7
posicionesConColor[66] <= SPU:SPU_Unit.port7
posicionesConColor[67] <= SPU:SPU_Unit.port7
posicionesConColor[68] <= SPU:SPU_Unit.port7
posicionesConColor[69] <= SPU:SPU_Unit.port7
posicionesConColor[70] <= SPU:SPU_Unit.port7
posicionesConColor[71] <= SPU:SPU_Unit.port7
posicionesConColor[72] <= SPU:SPU_Unit.port7
posicionesConColor[73] <= SPU:SPU_Unit.port7
posicionesConColor[74] <= SPU:SPU_Unit.port7
posicionesConColor[75] <= SPU:SPU_Unit.port7
posicionesConColor[76] <= SPU:SPU_Unit.port7
posicionesConColor[77] <= SPU:SPU_Unit.port7
posicionesConColor[78] <= SPU:SPU_Unit.port7
posicionesConColor[79] <= SPU:SPU_Unit.port7
posicionesConColor[80] <= SPU:SPU_Unit.port7
posicionesConColor[81] <= SPU:SPU_Unit.port7
posicionesConColor[82] <= SPU:SPU_Unit.port7
posicionesConColor[83] <= SPU:SPU_Unit.port7
posicionesConColor[84] <= SPU:SPU_Unit.port7
posicionesConColor[85] <= SPU:SPU_Unit.port7
posicionesConColor[86] <= SPU:SPU_Unit.port7
posicionesConColor[87] <= SPU:SPU_Unit.port7
posicionesConColor[88] <= SPU:SPU_Unit.port7
posicionesConColor[89] <= SPU:SPU_Unit.port7
posicionesConColor[90] <= SPU:SPU_Unit.port7
posicionesConColor[91] <= SPU:SPU_Unit.port7
posicionesConColor[92] <= SPU:SPU_Unit.port7
posicionesConColor[93] <= SPU:SPU_Unit.port7
posicionesConColor[94] <= SPU:SPU_Unit.port7
posicionesConColor[95] <= SPU:SPU_Unit.port7
posicionesConColor[96] <= SPU:SPU_Unit.port7
posicionesConColor[97] <= SPU:SPU_Unit.port7
posicionesConColor[98] <= SPU:SPU_Unit.port7
posicionesConColor[99] <= SPU:SPU_Unit.port7
posicionesConColor[100] <= SPU:SPU_Unit.port7
posicionesConColor[101] <= SPU:SPU_Unit.port7
posicionesConColor[102] <= SPU:SPU_Unit.port7
posicionesConColor[103] <= SPU:SPU_Unit.port7
posicionesConColor[104] <= SPU:SPU_Unit.port7
posicionesConColor[105] <= SPU:SPU_Unit.port7
posicionesConColor[106] <= SPU:SPU_Unit.port7
posicionesConColor[107] <= SPU:SPU_Unit.port7
posicionesConColor[108] <= SPU:SPU_Unit.port7
posicionesConColor[109] <= SPU:SPU_Unit.port7
posicionesConColor[110] <= SPU:SPU_Unit.port7
posicionesConColor[111] <= SPU:SPU_Unit.port7
posicionesConColor[112] <= SPU:SPU_Unit.port7
posicionesConColor[113] <= SPU:SPU_Unit.port7
posicionesConColor[114] <= SPU:SPU_Unit.port7
posicionesConColor[115] <= SPU:SPU_Unit.port7
posicionesConColor[116] <= SPU:SPU_Unit.port7
posicionesConColor[117] <= SPU:SPU_Unit.port7
posicionesConColor[118] <= SPU:SPU_Unit.port7
posicionesConColor[119] <= SPU:SPU_Unit.port7
posicionesConColor[120] <= SPU:SPU_Unit.port7
posicionesConColor[121] <= SPU:SPU_Unit.port7
posicionesConColor[122] <= SPU:SPU_Unit.port7
posicionesConColor[123] <= SPU:SPU_Unit.port7
posicionesConColor[124] <= SPU:SPU_Unit.port7
posicionesConColor[125] <= SPU:SPU_Unit.port7
posicionesConColor[126] <= SPU:SPU_Unit.port7
posicionesConColor[127] <= SPU:SPU_Unit.port7
posicionesConColor[128] <= SPU:SPU_Unit.port7
posicionesConColor[129] <= SPU:SPU_Unit.port7
posicionesConColor[130] <= SPU:SPU_Unit.port7
posicionesConColor[131] <= SPU:SPU_Unit.port7
posicionesConColor[132] <= SPU:SPU_Unit.port7
posicionesConColor[133] <= SPU:SPU_Unit.port7
posicionesConColor[134] <= SPU:SPU_Unit.port7
posicionesConColor[135] <= SPU:SPU_Unit.port7
posicionesConColor[136] <= SPU:SPU_Unit.port7
posicionesConColor[137] <= SPU:SPU_Unit.port7
posicionesConColor[138] <= SPU:SPU_Unit.port7
posicionesConColor[139] <= SPU:SPU_Unit.port7
posicionesConColor[140] <= SPU:SPU_Unit.port7
posicionesConColor[141] <= SPU:SPU_Unit.port7
posicionesConColor[142] <= SPU:SPU_Unit.port7
posicionesConColor[143] <= SPU:SPU_Unit.port7
posicionesConColor[144] <= SPU:SPU_Unit.port7
posicionesConColor[145] <= SPU:SPU_Unit.port7
posicionesConColor[146] <= SPU:SPU_Unit.port7
posicionesConColor[147] <= SPU:SPU_Unit.port7
posicionesConColor[148] <= SPU:SPU_Unit.port7
posicionesConColor[149] <= SPU:SPU_Unit.port7
posicionesConColor[150] <= SPU:SPU_Unit.port7
posicionesConColor[151] <= SPU:SPU_Unit.port7
posicionesConColor[152] <= SPU:SPU_Unit.port7
posicionesConColor[153] <= SPU:SPU_Unit.port7
posicionesConColor[154] <= SPU:SPU_Unit.port7
posicionesConColor[155] <= SPU:SPU_Unit.port7
posicionesConColor[156] <= SPU:SPU_Unit.port7
posicionesConColor[157] <= SPU:SPU_Unit.port7
posicionesConColor[158] <= SPU:SPU_Unit.port7
posicionesConColor[159] <= SPU:SPU_Unit.port7
posicionesConColor[160] <= SPU:SPU_Unit.port7
posicionesConColor[161] <= SPU:SPU_Unit.port7
posicionesConColor[162] <= SPU:SPU_Unit.port7
posicionesConColor[163] <= SPU:SPU_Unit.port7
posicionesConColor[164] <= SPU:SPU_Unit.port7
posicionesConColor[165] <= SPU:SPU_Unit.port7
posicionesConColor[166] <= SPU:SPU_Unit.port7
posicionesConColor[167] <= SPU:SPU_Unit.port7
posicionesConColor[168] <= SPU:SPU_Unit.port7
posicionesConColor[169] <= SPU:SPU_Unit.port7
posicionesConColor[170] <= SPU:SPU_Unit.port7
posicionesConColor[171] <= SPU:SPU_Unit.port7


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|muxARM:muxPC
selector => Decoder0.IN0
A[0] => out.DATAA
A[1] => out.DATAA
A[2] => out.DATAA
A[3] => out.DATAA
A[4] => out.DATAA
A[5] => out.DATAA
A[6] => out.DATAA
A[7] => out.DATAA
A[8] => out.DATAA
A[9] => out.DATAA
A[10] => out.DATAA
A[11] => out.DATAA
A[12] => out.DATAA
A[13] => out.DATAA
A[14] => out.DATAA
A[15] => out.DATAA
A[16] => out.DATAA
A[17] => out.DATAA
A[18] => out.DATAA
A[19] => out.DATAA
A[20] => out.DATAA
A[21] => out.DATAA
A[22] => out.DATAA
A[23] => out.DATAA
A[24] => out.DATAA
A[25] => out.DATAA
A[26] => out.DATAA
A[27] => out.DATAA
A[28] => out.DATAA
A[29] => out.DATAA
A[30] => out.DATAA
A[31] => out.DATAA
B[0] => out.DATAB
B[1] => out.DATAB
B[2] => out.DATAB
B[3] => out.DATAB
B[4] => out.DATAB
B[5] => out.DATAB
B[6] => out.DATAB
B[7] => out.DATAB
B[8] => out.DATAB
B[9] => out.DATAB
B[10] => out.DATAB
B[11] => out.DATAB
B[12] => out.DATAB
B[13] => out.DATAB
B[14] => out.DATAB
B[15] => out.DATAB
B[16] => out.DATAB
B[17] => out.DATAB
B[18] => out.DATAB
B[19] => out.DATAB
B[20] => out.DATAB
B[21] => out.DATAB
B[22] => out.DATAB
B[23] => out.DATAB
B[24] => out.DATAB
B[25] => out.DATAB
B[26] => out.DATAB
B[27] => out.DATAB
B[28] => out.DATAB
B[29] => out.DATAB
B[30] => out.DATAB
B[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|muxARM:muxBR
selector => Decoder0.IN0
A[0] => out.DATAA
A[1] => out.DATAA
A[2] => out.DATAA
A[3] => out.DATAA
A[4] => out.DATAA
A[5] => out.DATAA
A[6] => out.DATAA
A[7] => out.DATAA
A[8] => out.DATAA
A[9] => out.DATAA
A[10] => out.DATAA
A[11] => out.DATAA
A[12] => out.DATAA
A[13] => out.DATAA
A[14] => out.DATAA
A[15] => out.DATAA
A[16] => out.DATAA
A[17] => out.DATAA
A[18] => out.DATAA
A[19] => out.DATAA
A[20] => out.DATAA
A[21] => out.DATAA
A[22] => out.DATAA
A[23] => out.DATAA
A[24] => out.DATAA
A[25] => out.DATAA
A[26] => out.DATAA
A[27] => out.DATAA
A[28] => out.DATAA
A[29] => out.DATAA
A[30] => out.DATAA
A[31] => out.DATAA
B[0] => out.DATAB
B[1] => out.DATAB
B[2] => out.DATAB
B[3] => out.DATAB
B[4] => out.DATAB
B[5] => out.DATAB
B[6] => out.DATAB
B[7] => out.DATAB
B[8] => out.DATAB
B[9] => out.DATAB
B[10] => out.DATAB
B[11] => out.DATAB
B[12] => out.DATAB
B[13] => out.DATAB
B[14] => out.DATAB
B[15] => out.DATAB
B[16] => out.DATAB
B[17] => out.DATAB
B[18] => out.DATAB
B[19] => out.DATAB
B[20] => out.DATAB
B[21] => out.DATAB
B[22] => out.DATAB
B[23] => out.DATAB
B[24] => out.DATAB
B[25] => out.DATAB
B[26] => out.DATAB
B[27] => out.DATAB
B[28] => out.DATAB
B[29] => out.DATAB
B[30] => out.DATAB
B[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|pipelinePCReg:pipelinePCReg_Unit
clk => PC_OUT[0]~reg0.CLK
clk => PC_OUT[1]~reg0.CLK
clk => PC_OUT[2]~reg0.CLK
clk => PC_OUT[3]~reg0.CLK
clk => PC_OUT[4]~reg0.CLK
clk => PC_OUT[5]~reg0.CLK
clk => PC_OUT[6]~reg0.CLK
clk => PC_OUT[7]~reg0.CLK
clk => PC_OUT[8]~reg0.CLK
clk => PC_OUT[9]~reg0.CLK
clk => PC_OUT[10]~reg0.CLK
clk => PC_OUT[11]~reg0.CLK
clk => PC_OUT[12]~reg0.CLK
clk => PC_OUT[13]~reg0.CLK
clk => PC_OUT[14]~reg0.CLK
clk => PC_OUT[15]~reg0.CLK
clk => PC_OUT[16]~reg0.CLK
clk => PC_OUT[17]~reg0.CLK
clk => PC_OUT[18]~reg0.CLK
clk => PC_OUT[19]~reg0.CLK
clk => PC_OUT[20]~reg0.CLK
clk => PC_OUT[21]~reg0.CLK
clk => PC_OUT[22]~reg0.CLK
clk => PC_OUT[23]~reg0.CLK
clk => PC_OUT[24]~reg0.CLK
clk => PC_OUT[25]~reg0.CLK
clk => PC_OUT[26]~reg0.CLK
clk => PC_OUT[27]~reg0.CLK
clk => PC_OUT[28]~reg0.CLK
clk => PC_OUT[29]~reg0.CLK
clk => PC_OUT[30]~reg0.CLK
clk => PC_OUT[31]~reg0.CLK
reset => PC_OUT[0]~reg0.ACLR
reset => PC_OUT[1]~reg0.ACLR
reset => PC_OUT[2]~reg0.ACLR
reset => PC_OUT[3]~reg0.ACLR
reset => PC_OUT[4]~reg0.ACLR
reset => PC_OUT[5]~reg0.ACLR
reset => PC_OUT[6]~reg0.ACLR
reset => PC_OUT[7]~reg0.ACLR
reset => PC_OUT[8]~reg0.ACLR
reset => PC_OUT[9]~reg0.ACLR
reset => PC_OUT[10]~reg0.ACLR
reset => PC_OUT[11]~reg0.ACLR
reset => PC_OUT[12]~reg0.ACLR
reset => PC_OUT[13]~reg0.ACLR
reset => PC_OUT[14]~reg0.ACLR
reset => PC_OUT[15]~reg0.ACLR
reset => PC_OUT[16]~reg0.ACLR
reset => PC_OUT[17]~reg0.ACLR
reset => PC_OUT[18]~reg0.ACLR
reset => PC_OUT[19]~reg0.ACLR
reset => PC_OUT[20]~reg0.ACLR
reset => PC_OUT[21]~reg0.ACLR
reset => PC_OUT[22]~reg0.ACLR
reset => PC_OUT[23]~reg0.ACLR
reset => PC_OUT[24]~reg0.ACLR
reset => PC_OUT[25]~reg0.ACLR
reset => PC_OUT[26]~reg0.ACLR
reset => PC_OUT[27]~reg0.ACLR
reset => PC_OUT[28]~reg0.ACLR
reset => PC_OUT[29]~reg0.ACLR
reset => PC_OUT[30]~reg0.ACLR
reset => PC_OUT[31]~reg0.ACLR
enable => PC_OUT[31]~reg0.ENA
enable => PC_OUT[30]~reg0.ENA
enable => PC_OUT[29]~reg0.ENA
enable => PC_OUT[28]~reg0.ENA
enable => PC_OUT[27]~reg0.ENA
enable => PC_OUT[26]~reg0.ENA
enable => PC_OUT[25]~reg0.ENA
enable => PC_OUT[24]~reg0.ENA
enable => PC_OUT[23]~reg0.ENA
enable => PC_OUT[22]~reg0.ENA
enable => PC_OUT[21]~reg0.ENA
enable => PC_OUT[20]~reg0.ENA
enable => PC_OUT[19]~reg0.ENA
enable => PC_OUT[18]~reg0.ENA
enable => PC_OUT[17]~reg0.ENA
enable => PC_OUT[16]~reg0.ENA
enable => PC_OUT[15]~reg0.ENA
enable => PC_OUT[14]~reg0.ENA
enable => PC_OUT[13]~reg0.ENA
enable => PC_OUT[12]~reg0.ENA
enable => PC_OUT[11]~reg0.ENA
enable => PC_OUT[10]~reg0.ENA
enable => PC_OUT[9]~reg0.ENA
enable => PC_OUT[8]~reg0.ENA
enable => PC_OUT[7]~reg0.ENA
enable => PC_OUT[6]~reg0.ENA
enable => PC_OUT[5]~reg0.ENA
enable => PC_OUT[4]~reg0.ENA
enable => PC_OUT[3]~reg0.ENA
enable => PC_OUT[2]~reg0.ENA
enable => PC_OUT[1]~reg0.ENA
enable => PC_OUT[0]~reg0.ENA
PC_IN[0] => PC_OUT[0]~reg0.DATAIN
PC_IN[1] => PC_OUT[1]~reg0.DATAIN
PC_IN[2] => PC_OUT[2]~reg0.DATAIN
PC_IN[3] => PC_OUT[3]~reg0.DATAIN
PC_IN[4] => PC_OUT[4]~reg0.DATAIN
PC_IN[5] => PC_OUT[5]~reg0.DATAIN
PC_IN[6] => PC_OUT[6]~reg0.DATAIN
PC_IN[7] => PC_OUT[7]~reg0.DATAIN
PC_IN[8] => PC_OUT[8]~reg0.DATAIN
PC_IN[9] => PC_OUT[9]~reg0.DATAIN
PC_IN[10] => PC_OUT[10]~reg0.DATAIN
PC_IN[11] => PC_OUT[11]~reg0.DATAIN
PC_IN[12] => PC_OUT[12]~reg0.DATAIN
PC_IN[13] => PC_OUT[13]~reg0.DATAIN
PC_IN[14] => PC_OUT[14]~reg0.DATAIN
PC_IN[15] => PC_OUT[15]~reg0.DATAIN
PC_IN[16] => PC_OUT[16]~reg0.DATAIN
PC_IN[17] => PC_OUT[17]~reg0.DATAIN
PC_IN[18] => PC_OUT[18]~reg0.DATAIN
PC_IN[19] => PC_OUT[19]~reg0.DATAIN
PC_IN[20] => PC_OUT[20]~reg0.DATAIN
PC_IN[21] => PC_OUT[21]~reg0.DATAIN
PC_IN[22] => PC_OUT[22]~reg0.DATAIN
PC_IN[23] => PC_OUT[23]~reg0.DATAIN
PC_IN[24] => PC_OUT[24]~reg0.DATAIN
PC_IN[25] => PC_OUT[25]~reg0.DATAIN
PC_IN[26] => PC_OUT[26]~reg0.DATAIN
PC_IN[27] => PC_OUT[27]~reg0.DATAIN
PC_IN[28] => PC_OUT[28]~reg0.DATAIN
PC_IN[29] => PC_OUT[29]~reg0.DATAIN
PC_IN[30] => PC_OUT[30]~reg0.DATAIN
PC_IN[31] => PC_OUT[31]~reg0.DATAIN
PC_OUT[0] <= PC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[1] <= PC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[2] <= PC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[3] <= PC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[4] <= PC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[5] <= PC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[6] <= PC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[7] <= PC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[8] <= PC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[9] <= PC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[10] <= PC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[11] <= PC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[12] <= PC_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[13] <= PC_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[14] <= PC_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[15] <= PC_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[16] <= PC_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[17] <= PC_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[18] <= PC_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[19] <= PC_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[20] <= PC_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[21] <= PC_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[22] <= PC_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[23] <= PC_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[24] <= PC_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[25] <= PC_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[26] <= PC_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[27] <= PC_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[28] <= PC_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[29] <= PC_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[30] <= PC_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[31] <= PC_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|adderARM:adderARM_Unit
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|pipelineRegFtoD:pipelineRegFtoD_Unit
clk => InstrD[0]~reg0.CLK
clk => InstrD[1]~reg0.CLK
clk => InstrD[2]~reg0.CLK
clk => InstrD[3]~reg0.CLK
clk => InstrD[4]~reg0.CLK
clk => InstrD[5]~reg0.CLK
clk => InstrD[6]~reg0.CLK
clk => InstrD[7]~reg0.CLK
clk => InstrD[8]~reg0.CLK
clk => InstrD[9]~reg0.CLK
clk => InstrD[10]~reg0.CLK
clk => InstrD[11]~reg0.CLK
clk => InstrD[12]~reg0.CLK
clk => InstrD[13]~reg0.CLK
clk => InstrD[14]~reg0.CLK
clk => InstrD[15]~reg0.CLK
clk => InstrD[16]~reg0.CLK
clk => InstrD[17]~reg0.CLK
clk => InstrD[18]~reg0.CLK
clk => InstrD[19]~reg0.CLK
clk => InstrD[20]~reg0.CLK
clk => InstrD[21]~reg0.CLK
clk => InstrD[22]~reg0.CLK
clk => InstrD[23]~reg0.CLK
clk => InstrD[24]~reg0.CLK
clk => InstrD[25]~reg0.CLK
clk => InstrD[26]~reg0.CLK
clk => InstrD[27]~reg0.CLK
clk => InstrD[28]~reg0.CLK
clk => InstrD[29]~reg0.CLK
clk => InstrD[30]~reg0.CLK
clk => InstrD[31]~reg0.CLK
reset => InstrD[0]~reg0.ACLR
reset => InstrD[1]~reg0.ACLR
reset => InstrD[2]~reg0.ACLR
reset => InstrD[3]~reg0.ACLR
reset => InstrD[4]~reg0.ACLR
reset => InstrD[5]~reg0.ACLR
reset => InstrD[6]~reg0.ACLR
reset => InstrD[7]~reg0.ACLR
reset => InstrD[8]~reg0.ACLR
reset => InstrD[9]~reg0.ACLR
reset => InstrD[10]~reg0.ACLR
reset => InstrD[11]~reg0.ACLR
reset => InstrD[12]~reg0.ACLR
reset => InstrD[13]~reg0.ACLR
reset => InstrD[14]~reg0.ACLR
reset => InstrD[15]~reg0.ACLR
reset => InstrD[16]~reg0.ACLR
reset => InstrD[17]~reg0.ACLR
reset => InstrD[18]~reg0.ACLR
reset => InstrD[19]~reg0.ACLR
reset => InstrD[20]~reg0.ACLR
reset => InstrD[21]~reg0.ACLR
reset => InstrD[22]~reg0.ACLR
reset => InstrD[23]~reg0.ACLR
reset => InstrD[24]~reg0.ACLR
reset => InstrD[25]~reg0.ACLR
reset => InstrD[26]~reg0.ACLR
reset => InstrD[27]~reg0.ACLR
reset => InstrD[28]~reg0.ACLR
reset => InstrD[29]~reg0.ACLR
reset => InstrD[30]~reg0.ACLR
reset => InstrD[31]~reg0.ACLR
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
enable => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
FlushD => InstrD.OUTPUTSELECT
InstrF[0] => InstrD.DATAB
InstrF[1] => InstrD.DATAB
InstrF[2] => InstrD.DATAB
InstrF[3] => InstrD.DATAB
InstrF[4] => InstrD.DATAB
InstrF[5] => InstrD.DATAB
InstrF[6] => InstrD.DATAB
InstrF[7] => InstrD.DATAB
InstrF[8] => InstrD.DATAB
InstrF[9] => InstrD.DATAB
InstrF[10] => InstrD.DATAB
InstrF[11] => InstrD.DATAB
InstrF[12] => InstrD.DATAB
InstrF[13] => InstrD.DATAB
InstrF[14] => InstrD.DATAB
InstrF[15] => InstrD.DATAB
InstrF[16] => InstrD.DATAB
InstrF[17] => InstrD.DATAB
InstrF[18] => InstrD.DATAB
InstrF[19] => InstrD.DATAB
InstrF[20] => InstrD.DATAB
InstrF[21] => InstrD.DATAB
InstrF[22] => InstrD.DATAB
InstrF[23] => InstrD.DATAB
InstrF[24] => InstrD.DATAB
InstrF[25] => InstrD.DATAB
InstrF[26] => InstrD.DATAB
InstrF[27] => InstrD.DATAB
InstrF[28] => InstrD.DATAB
InstrF[29] => InstrD.DATAB
InstrF[30] => InstrD.DATAB
InstrF[31] => InstrD.DATAB
InstrD[0] <= InstrD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[1] <= InstrD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[2] <= InstrD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[3] <= InstrD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[4] <= InstrD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[5] <= InstrD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[6] <= InstrD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[7] <= InstrD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[8] <= InstrD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[9] <= InstrD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[10] <= InstrD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[11] <= InstrD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[12] <= InstrD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[13] <= InstrD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= InstrD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[18] <= InstrD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[19] <= InstrD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[20] <= InstrD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[21] <= InstrD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= InstrD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[25] <= InstrD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[26] <= InstrD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[27] <= InstrD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[28] <= InstrD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[29] <= InstrD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[30] <= InstrD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[31] <= InstrD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|MUX_2:RA1DMux_Unit
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|MUX_2:RA2DMux_Unit
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|register_file:register_file_unit
clk => register_memory[0][0].CLK
clk => register_memory[0][1].CLK
clk => register_memory[0][2].CLK
clk => register_memory[0][3].CLK
clk => register_memory[0][4].CLK
clk => register_memory[0][5].CLK
clk => register_memory[0][6].CLK
clk => register_memory[0][7].CLK
clk => register_memory[0][8].CLK
clk => register_memory[0][9].CLK
clk => register_memory[0][10].CLK
clk => register_memory[0][11].CLK
clk => register_memory[0][12].CLK
clk => register_memory[0][13].CLK
clk => register_memory[0][14].CLK
clk => register_memory[0][15].CLK
clk => register_memory[0][16].CLK
clk => register_memory[0][17].CLK
clk => register_memory[0][18].CLK
clk => register_memory[0][19].CLK
clk => register_memory[0][20].CLK
clk => register_memory[0][21].CLK
clk => register_memory[0][22].CLK
clk => register_memory[0][23].CLK
clk => register_memory[0][24].CLK
clk => register_memory[0][25].CLK
clk => register_memory[0][26].CLK
clk => register_memory[0][27].CLK
clk => register_memory[0][28].CLK
clk => register_memory[0][29].CLK
clk => register_memory[0][30].CLK
clk => register_memory[0][31].CLK
clk => register_memory[1][0].CLK
clk => register_memory[1][1].CLK
clk => register_memory[1][2].CLK
clk => register_memory[1][3].CLK
clk => register_memory[1][4].CLK
clk => register_memory[1][5].CLK
clk => register_memory[1][6].CLK
clk => register_memory[1][7].CLK
clk => register_memory[1][8].CLK
clk => register_memory[1][9].CLK
clk => register_memory[1][10].CLK
clk => register_memory[1][11].CLK
clk => register_memory[1][12].CLK
clk => register_memory[1][13].CLK
clk => register_memory[1][14].CLK
clk => register_memory[1][15].CLK
clk => register_memory[1][16].CLK
clk => register_memory[1][17].CLK
clk => register_memory[1][18].CLK
clk => register_memory[1][19].CLK
clk => register_memory[1][20].CLK
clk => register_memory[1][21].CLK
clk => register_memory[1][22].CLK
clk => register_memory[1][23].CLK
clk => register_memory[1][24].CLK
clk => register_memory[1][25].CLK
clk => register_memory[1][26].CLK
clk => register_memory[1][27].CLK
clk => register_memory[1][28].CLK
clk => register_memory[1][29].CLK
clk => register_memory[1][30].CLK
clk => register_memory[1][31].CLK
clk => register_memory[2][0].CLK
clk => register_memory[2][1].CLK
clk => register_memory[2][2].CLK
clk => register_memory[2][3].CLK
clk => register_memory[2][4].CLK
clk => register_memory[2][5].CLK
clk => register_memory[2][6].CLK
clk => register_memory[2][7].CLK
clk => register_memory[2][8].CLK
clk => register_memory[2][9].CLK
clk => register_memory[2][10].CLK
clk => register_memory[2][11].CLK
clk => register_memory[2][12].CLK
clk => register_memory[2][13].CLK
clk => register_memory[2][14].CLK
clk => register_memory[2][15].CLK
clk => register_memory[2][16].CLK
clk => register_memory[2][17].CLK
clk => register_memory[2][18].CLK
clk => register_memory[2][19].CLK
clk => register_memory[2][20].CLK
clk => register_memory[2][21].CLK
clk => register_memory[2][22].CLK
clk => register_memory[2][23].CLK
clk => register_memory[2][24].CLK
clk => register_memory[2][25].CLK
clk => register_memory[2][26].CLK
clk => register_memory[2][27].CLK
clk => register_memory[2][28].CLK
clk => register_memory[2][29].CLK
clk => register_memory[2][30].CLK
clk => register_memory[2][31].CLK
clk => register_memory[3][0].CLK
clk => register_memory[3][1].CLK
clk => register_memory[3][2].CLK
clk => register_memory[3][3].CLK
clk => register_memory[3][4].CLK
clk => register_memory[3][5].CLK
clk => register_memory[3][6].CLK
clk => register_memory[3][7].CLK
clk => register_memory[3][8].CLK
clk => register_memory[3][9].CLK
clk => register_memory[3][10].CLK
clk => register_memory[3][11].CLK
clk => register_memory[3][12].CLK
clk => register_memory[3][13].CLK
clk => register_memory[3][14].CLK
clk => register_memory[3][15].CLK
clk => register_memory[3][16].CLK
clk => register_memory[3][17].CLK
clk => register_memory[3][18].CLK
clk => register_memory[3][19].CLK
clk => register_memory[3][20].CLK
clk => register_memory[3][21].CLK
clk => register_memory[3][22].CLK
clk => register_memory[3][23].CLK
clk => register_memory[3][24].CLK
clk => register_memory[3][25].CLK
clk => register_memory[3][26].CLK
clk => register_memory[3][27].CLK
clk => register_memory[3][28].CLK
clk => register_memory[3][29].CLK
clk => register_memory[3][30].CLK
clk => register_memory[3][31].CLK
clk => register_memory[4][0].CLK
clk => register_memory[4][1].CLK
clk => register_memory[4][2].CLK
clk => register_memory[4][3].CLK
clk => register_memory[4][4].CLK
clk => register_memory[4][5].CLK
clk => register_memory[4][6].CLK
clk => register_memory[4][7].CLK
clk => register_memory[4][8].CLK
clk => register_memory[4][9].CLK
clk => register_memory[4][10].CLK
clk => register_memory[4][11].CLK
clk => register_memory[4][12].CLK
clk => register_memory[4][13].CLK
clk => register_memory[4][14].CLK
clk => register_memory[4][15].CLK
clk => register_memory[4][16].CLK
clk => register_memory[4][17].CLK
clk => register_memory[4][18].CLK
clk => register_memory[4][19].CLK
clk => register_memory[4][20].CLK
clk => register_memory[4][21].CLK
clk => register_memory[4][22].CLK
clk => register_memory[4][23].CLK
clk => register_memory[4][24].CLK
clk => register_memory[4][25].CLK
clk => register_memory[4][26].CLK
clk => register_memory[4][27].CLK
clk => register_memory[4][28].CLK
clk => register_memory[4][29].CLK
clk => register_memory[4][30].CLK
clk => register_memory[4][31].CLK
clk => register_memory[5][0].CLK
clk => register_memory[5][1].CLK
clk => register_memory[5][2].CLK
clk => register_memory[5][3].CLK
clk => register_memory[5][4].CLK
clk => register_memory[5][5].CLK
clk => register_memory[5][6].CLK
clk => register_memory[5][7].CLK
clk => register_memory[5][8].CLK
clk => register_memory[5][9].CLK
clk => register_memory[5][10].CLK
clk => register_memory[5][11].CLK
clk => register_memory[5][12].CLK
clk => register_memory[5][13].CLK
clk => register_memory[5][14].CLK
clk => register_memory[5][15].CLK
clk => register_memory[5][16].CLK
clk => register_memory[5][17].CLK
clk => register_memory[5][18].CLK
clk => register_memory[5][19].CLK
clk => register_memory[5][20].CLK
clk => register_memory[5][21].CLK
clk => register_memory[5][22].CLK
clk => register_memory[5][23].CLK
clk => register_memory[5][24].CLK
clk => register_memory[5][25].CLK
clk => register_memory[5][26].CLK
clk => register_memory[5][27].CLK
clk => register_memory[5][28].CLK
clk => register_memory[5][29].CLK
clk => register_memory[5][30].CLK
clk => register_memory[5][31].CLK
clk => register_memory[6][0].CLK
clk => register_memory[6][1].CLK
clk => register_memory[6][2].CLK
clk => register_memory[6][3].CLK
clk => register_memory[6][4].CLK
clk => register_memory[6][5].CLK
clk => register_memory[6][6].CLK
clk => register_memory[6][7].CLK
clk => register_memory[6][8].CLK
clk => register_memory[6][9].CLK
clk => register_memory[6][10].CLK
clk => register_memory[6][11].CLK
clk => register_memory[6][12].CLK
clk => register_memory[6][13].CLK
clk => register_memory[6][14].CLK
clk => register_memory[6][15].CLK
clk => register_memory[6][16].CLK
clk => register_memory[6][17].CLK
clk => register_memory[6][18].CLK
clk => register_memory[6][19].CLK
clk => register_memory[6][20].CLK
clk => register_memory[6][21].CLK
clk => register_memory[6][22].CLK
clk => register_memory[6][23].CLK
clk => register_memory[6][24].CLK
clk => register_memory[6][25].CLK
clk => register_memory[6][26].CLK
clk => register_memory[6][27].CLK
clk => register_memory[6][28].CLK
clk => register_memory[6][29].CLK
clk => register_memory[6][30].CLK
clk => register_memory[6][31].CLK
clk => register_memory[7][0].CLK
clk => register_memory[7][1].CLK
clk => register_memory[7][2].CLK
clk => register_memory[7][3].CLK
clk => register_memory[7][4].CLK
clk => register_memory[7][5].CLK
clk => register_memory[7][6].CLK
clk => register_memory[7][7].CLK
clk => register_memory[7][8].CLK
clk => register_memory[7][9].CLK
clk => register_memory[7][10].CLK
clk => register_memory[7][11].CLK
clk => register_memory[7][12].CLK
clk => register_memory[7][13].CLK
clk => register_memory[7][14].CLK
clk => register_memory[7][15].CLK
clk => register_memory[7][16].CLK
clk => register_memory[7][17].CLK
clk => register_memory[7][18].CLK
clk => register_memory[7][19].CLK
clk => register_memory[7][20].CLK
clk => register_memory[7][21].CLK
clk => register_memory[7][22].CLK
clk => register_memory[7][23].CLK
clk => register_memory[7][24].CLK
clk => register_memory[7][25].CLK
clk => register_memory[7][26].CLK
clk => register_memory[7][27].CLK
clk => register_memory[7][28].CLK
clk => register_memory[7][29].CLK
clk => register_memory[7][30].CLK
clk => register_memory[7][31].CLK
clk => register_memory[8][0].CLK
clk => register_memory[8][1].CLK
clk => register_memory[8][2].CLK
clk => register_memory[8][3].CLK
clk => register_memory[8][4].CLK
clk => register_memory[8][5].CLK
clk => register_memory[8][6].CLK
clk => register_memory[8][7].CLK
clk => register_memory[8][8].CLK
clk => register_memory[8][9].CLK
clk => register_memory[8][10].CLK
clk => register_memory[8][11].CLK
clk => register_memory[8][12].CLK
clk => register_memory[8][13].CLK
clk => register_memory[8][14].CLK
clk => register_memory[8][15].CLK
clk => register_memory[8][16].CLK
clk => register_memory[8][17].CLK
clk => register_memory[8][18].CLK
clk => register_memory[8][19].CLK
clk => register_memory[8][20].CLK
clk => register_memory[8][21].CLK
clk => register_memory[8][22].CLK
clk => register_memory[8][23].CLK
clk => register_memory[8][24].CLK
clk => register_memory[8][25].CLK
clk => register_memory[8][26].CLK
clk => register_memory[8][27].CLK
clk => register_memory[8][28].CLK
clk => register_memory[8][29].CLK
clk => register_memory[8][30].CLK
clk => register_memory[8][31].CLK
clk => register_memory[9][0].CLK
clk => register_memory[9][1].CLK
clk => register_memory[9][2].CLK
clk => register_memory[9][3].CLK
clk => register_memory[9][4].CLK
clk => register_memory[9][5].CLK
clk => register_memory[9][6].CLK
clk => register_memory[9][7].CLK
clk => register_memory[9][8].CLK
clk => register_memory[9][9].CLK
clk => register_memory[9][10].CLK
clk => register_memory[9][11].CLK
clk => register_memory[9][12].CLK
clk => register_memory[9][13].CLK
clk => register_memory[9][14].CLK
clk => register_memory[9][15].CLK
clk => register_memory[9][16].CLK
clk => register_memory[9][17].CLK
clk => register_memory[9][18].CLK
clk => register_memory[9][19].CLK
clk => register_memory[9][20].CLK
clk => register_memory[9][21].CLK
clk => register_memory[9][22].CLK
clk => register_memory[9][23].CLK
clk => register_memory[9][24].CLK
clk => register_memory[9][25].CLK
clk => register_memory[9][26].CLK
clk => register_memory[9][27].CLK
clk => register_memory[9][28].CLK
clk => register_memory[9][29].CLK
clk => register_memory[9][30].CLK
clk => register_memory[9][31].CLK
clk => register_memory[10][0].CLK
clk => register_memory[10][1].CLK
clk => register_memory[10][2].CLK
clk => register_memory[10][3].CLK
clk => register_memory[10][4].CLK
clk => register_memory[10][5].CLK
clk => register_memory[10][6].CLK
clk => register_memory[10][7].CLK
clk => register_memory[10][8].CLK
clk => register_memory[10][9].CLK
clk => register_memory[10][10].CLK
clk => register_memory[10][11].CLK
clk => register_memory[10][12].CLK
clk => register_memory[10][13].CLK
clk => register_memory[10][14].CLK
clk => register_memory[10][15].CLK
clk => register_memory[10][16].CLK
clk => register_memory[10][17].CLK
clk => register_memory[10][18].CLK
clk => register_memory[10][19].CLK
clk => register_memory[10][20].CLK
clk => register_memory[10][21].CLK
clk => register_memory[10][22].CLK
clk => register_memory[10][23].CLK
clk => register_memory[10][24].CLK
clk => register_memory[10][25].CLK
clk => register_memory[10][26].CLK
clk => register_memory[10][27].CLK
clk => register_memory[10][28].CLK
clk => register_memory[10][29].CLK
clk => register_memory[10][30].CLK
clk => register_memory[10][31].CLK
clk => register_memory[11][0].CLK
clk => register_memory[11][1].CLK
clk => register_memory[11][2].CLK
clk => register_memory[11][3].CLK
clk => register_memory[11][4].CLK
clk => register_memory[11][5].CLK
clk => register_memory[11][6].CLK
clk => register_memory[11][7].CLK
clk => register_memory[11][8].CLK
clk => register_memory[11][9].CLK
clk => register_memory[11][10].CLK
clk => register_memory[11][11].CLK
clk => register_memory[11][12].CLK
clk => register_memory[11][13].CLK
clk => register_memory[11][14].CLK
clk => register_memory[11][15].CLK
clk => register_memory[11][16].CLK
clk => register_memory[11][17].CLK
clk => register_memory[11][18].CLK
clk => register_memory[11][19].CLK
clk => register_memory[11][20].CLK
clk => register_memory[11][21].CLK
clk => register_memory[11][22].CLK
clk => register_memory[11][23].CLK
clk => register_memory[11][24].CLK
clk => register_memory[11][25].CLK
clk => register_memory[11][26].CLK
clk => register_memory[11][27].CLK
clk => register_memory[11][28].CLK
clk => register_memory[11][29].CLK
clk => register_memory[11][30].CLK
clk => register_memory[11][31].CLK
clk => register_memory[12][0].CLK
clk => register_memory[12][1].CLK
clk => register_memory[12][2].CLK
clk => register_memory[12][3].CLK
clk => register_memory[12][4].CLK
clk => register_memory[12][5].CLK
clk => register_memory[12][6].CLK
clk => register_memory[12][7].CLK
clk => register_memory[12][8].CLK
clk => register_memory[12][9].CLK
clk => register_memory[12][10].CLK
clk => register_memory[12][11].CLK
clk => register_memory[12][12].CLK
clk => register_memory[12][13].CLK
clk => register_memory[12][14].CLK
clk => register_memory[12][15].CLK
clk => register_memory[12][16].CLK
clk => register_memory[12][17].CLK
clk => register_memory[12][18].CLK
clk => register_memory[12][19].CLK
clk => register_memory[12][20].CLK
clk => register_memory[12][21].CLK
clk => register_memory[12][22].CLK
clk => register_memory[12][23].CLK
clk => register_memory[12][24].CLK
clk => register_memory[12][25].CLK
clk => register_memory[12][26].CLK
clk => register_memory[12][27].CLK
clk => register_memory[12][28].CLK
clk => register_memory[12][29].CLK
clk => register_memory[12][30].CLK
clk => register_memory[12][31].CLK
clk => register_memory[13][0].CLK
clk => register_memory[13][1].CLK
clk => register_memory[13][2].CLK
clk => register_memory[13][3].CLK
clk => register_memory[13][4].CLK
clk => register_memory[13][5].CLK
clk => register_memory[13][6].CLK
clk => register_memory[13][7].CLK
clk => register_memory[13][8].CLK
clk => register_memory[13][9].CLK
clk => register_memory[13][10].CLK
clk => register_memory[13][11].CLK
clk => register_memory[13][12].CLK
clk => register_memory[13][13].CLK
clk => register_memory[13][14].CLK
clk => register_memory[13][15].CLK
clk => register_memory[13][16].CLK
clk => register_memory[13][17].CLK
clk => register_memory[13][18].CLK
clk => register_memory[13][19].CLK
clk => register_memory[13][20].CLK
clk => register_memory[13][21].CLK
clk => register_memory[13][22].CLK
clk => register_memory[13][23].CLK
clk => register_memory[13][24].CLK
clk => register_memory[13][25].CLK
clk => register_memory[13][26].CLK
clk => register_memory[13][27].CLK
clk => register_memory[13][28].CLK
clk => register_memory[13][29].CLK
clk => register_memory[13][30].CLK
clk => register_memory[13][31].CLK
clk => register_memory[14][0].CLK
clk => register_memory[14][1].CLK
clk => register_memory[14][2].CLK
clk => register_memory[14][3].CLK
clk => register_memory[14][4].CLK
clk => register_memory[14][5].CLK
clk => register_memory[14][6].CLK
clk => register_memory[14][7].CLK
clk => register_memory[14][8].CLK
clk => register_memory[14][9].CLK
clk => register_memory[14][10].CLK
clk => register_memory[14][11].CLK
clk => register_memory[14][12].CLK
clk => register_memory[14][13].CLK
clk => register_memory[14][14].CLK
clk => register_memory[14][15].CLK
clk => register_memory[14][16].CLK
clk => register_memory[14][17].CLK
clk => register_memory[14][18].CLK
clk => register_memory[14][19].CLK
clk => register_memory[14][20].CLK
clk => register_memory[14][21].CLK
clk => register_memory[14][22].CLK
clk => register_memory[14][23].CLK
clk => register_memory[14][24].CLK
clk => register_memory[14][25].CLK
clk => register_memory[14][26].CLK
clk => register_memory[14][27].CLK
clk => register_memory[14][28].CLK
clk => register_memory[14][29].CLK
clk => register_memory[14][30].CLK
clk => register_memory[14][31].CLK
WE => register_memory[2][15].ENA
WE => register_memory[2][14].ENA
WE => register_memory[2][13].ENA
WE => register_memory[2][12].ENA
WE => register_memory[2][11].ENA
WE => register_memory[2][10].ENA
WE => register_memory[2][9].ENA
WE => register_memory[2][8].ENA
WE => register_memory[2][7].ENA
WE => register_memory[2][6].ENA
WE => register_memory[2][5].ENA
WE => register_memory[2][4].ENA
WE => register_memory[2][3].ENA
WE => register_memory[2][2].ENA
WE => register_memory[2][1].ENA
WE => register_memory[2][0].ENA
WE => register_memory[1][31].ENA
WE => register_memory[1][30].ENA
WE => register_memory[1][29].ENA
WE => register_memory[1][28].ENA
WE => register_memory[1][27].ENA
WE => register_memory[1][26].ENA
WE => register_memory[1][25].ENA
WE => register_memory[1][24].ENA
WE => register_memory[1][23].ENA
WE => register_memory[1][22].ENA
WE => register_memory[1][21].ENA
WE => register_memory[1][20].ENA
WE => register_memory[1][19].ENA
WE => register_memory[1][18].ENA
WE => register_memory[1][17].ENA
WE => register_memory[1][16].ENA
WE => register_memory[1][15].ENA
WE => register_memory[1][14].ENA
WE => register_memory[1][13].ENA
WE => register_memory[1][12].ENA
WE => register_memory[1][11].ENA
WE => register_memory[1][10].ENA
WE => register_memory[1][9].ENA
WE => register_memory[1][8].ENA
WE => register_memory[1][7].ENA
WE => register_memory[1][6].ENA
WE => register_memory[1][5].ENA
WE => register_memory[1][4].ENA
WE => register_memory[1][3].ENA
WE => register_memory[1][2].ENA
WE => register_memory[1][1].ENA
WE => register_memory[1][0].ENA
WE => register_memory[0][31].ENA
WE => register_memory[0][30].ENA
WE => register_memory[0][29].ENA
WE => register_memory[0][28].ENA
WE => register_memory[0][27].ENA
WE => register_memory[0][26].ENA
WE => register_memory[0][25].ENA
WE => register_memory[0][24].ENA
WE => register_memory[0][23].ENA
WE => register_memory[0][22].ENA
WE => register_memory[0][21].ENA
WE => register_memory[0][20].ENA
WE => register_memory[0][19].ENA
WE => register_memory[0][18].ENA
WE => register_memory[0][17].ENA
WE => register_memory[0][16].ENA
WE => register_memory[0][15].ENA
WE => register_memory[0][14].ENA
WE => register_memory[0][13].ENA
WE => register_memory[0][12].ENA
WE => register_memory[0][11].ENA
WE => register_memory[0][10].ENA
WE => register_memory[0][9].ENA
WE => register_memory[0][8].ENA
WE => register_memory[0][7].ENA
WE => register_memory[0][6].ENA
WE => register_memory[0][5].ENA
WE => register_memory[0][4].ENA
WE => register_memory[0][3].ENA
WE => register_memory[0][2].ENA
WE => register_memory[0][1].ENA
WE => register_memory[0][0].ENA
WE => register_memory[2][17].ENA
WE => register_memory[2][16].ENA
WE => register_memory[2][18].ENA
WE => register_memory[2][19].ENA
WE => register_memory[2][20].ENA
WE => register_memory[2][21].ENA
WE => register_memory[2][22].ENA
WE => register_memory[2][23].ENA
WE => register_memory[2][24].ENA
WE => register_memory[2][25].ENA
WE => register_memory[2][26].ENA
WE => register_memory[2][27].ENA
WE => register_memory[2][28].ENA
WE => register_memory[2][29].ENA
WE => register_memory[2][30].ENA
WE => register_memory[2][31].ENA
WE => register_memory[3][0].ENA
WE => register_memory[3][1].ENA
WE => register_memory[3][2].ENA
WE => register_memory[3][3].ENA
WE => register_memory[3][4].ENA
WE => register_memory[3][5].ENA
WE => register_memory[3][6].ENA
WE => register_memory[3][7].ENA
WE => register_memory[3][8].ENA
WE => register_memory[3][9].ENA
WE => register_memory[3][10].ENA
WE => register_memory[3][11].ENA
WE => register_memory[3][12].ENA
WE => register_memory[3][13].ENA
WE => register_memory[3][14].ENA
WE => register_memory[3][15].ENA
WE => register_memory[3][16].ENA
WE => register_memory[3][17].ENA
WE => register_memory[3][18].ENA
WE => register_memory[3][19].ENA
WE => register_memory[3][20].ENA
WE => register_memory[3][21].ENA
WE => register_memory[3][22].ENA
WE => register_memory[3][23].ENA
WE => register_memory[3][24].ENA
WE => register_memory[3][25].ENA
WE => register_memory[3][26].ENA
WE => register_memory[3][27].ENA
WE => register_memory[3][28].ENA
WE => register_memory[3][29].ENA
WE => register_memory[3][30].ENA
WE => register_memory[3][31].ENA
WE => register_memory[4][0].ENA
WE => register_memory[4][1].ENA
WE => register_memory[4][2].ENA
WE => register_memory[4][3].ENA
WE => register_memory[4][4].ENA
WE => register_memory[4][5].ENA
WE => register_memory[4][6].ENA
WE => register_memory[4][7].ENA
WE => register_memory[4][8].ENA
WE => register_memory[4][9].ENA
WE => register_memory[4][10].ENA
WE => register_memory[4][11].ENA
WE => register_memory[4][12].ENA
WE => register_memory[4][13].ENA
WE => register_memory[4][14].ENA
WE => register_memory[4][15].ENA
WE => register_memory[4][16].ENA
WE => register_memory[4][17].ENA
WE => register_memory[4][18].ENA
WE => register_memory[4][19].ENA
WE => register_memory[4][20].ENA
WE => register_memory[4][21].ENA
WE => register_memory[4][22].ENA
WE => register_memory[4][23].ENA
WE => register_memory[4][24].ENA
WE => register_memory[4][25].ENA
WE => register_memory[4][26].ENA
WE => register_memory[4][27].ENA
WE => register_memory[4][28].ENA
WE => register_memory[4][29].ENA
WE => register_memory[4][30].ENA
WE => register_memory[4][31].ENA
WE => register_memory[5][0].ENA
WE => register_memory[5][1].ENA
WE => register_memory[5][2].ENA
WE => register_memory[5][3].ENA
WE => register_memory[5][4].ENA
WE => register_memory[5][5].ENA
WE => register_memory[5][6].ENA
WE => register_memory[5][7].ENA
WE => register_memory[5][8].ENA
WE => register_memory[5][9].ENA
WE => register_memory[5][10].ENA
WE => register_memory[5][11].ENA
WE => register_memory[5][12].ENA
WE => register_memory[5][13].ENA
WE => register_memory[5][14].ENA
WE => register_memory[5][15].ENA
WE => register_memory[5][16].ENA
WE => register_memory[5][17].ENA
WE => register_memory[5][18].ENA
WE => register_memory[5][19].ENA
WE => register_memory[5][20].ENA
WE => register_memory[5][21].ENA
WE => register_memory[5][22].ENA
WE => register_memory[5][23].ENA
WE => register_memory[5][24].ENA
WE => register_memory[5][25].ENA
WE => register_memory[5][26].ENA
WE => register_memory[5][27].ENA
WE => register_memory[5][28].ENA
WE => register_memory[5][29].ENA
WE => register_memory[5][30].ENA
WE => register_memory[5][31].ENA
WE => register_memory[6][0].ENA
WE => register_memory[6][1].ENA
WE => register_memory[6][2].ENA
WE => register_memory[6][3].ENA
WE => register_memory[6][4].ENA
WE => register_memory[6][5].ENA
WE => register_memory[6][6].ENA
WE => register_memory[6][7].ENA
WE => register_memory[6][8].ENA
WE => register_memory[6][9].ENA
WE => register_memory[6][10].ENA
WE => register_memory[6][11].ENA
WE => register_memory[6][12].ENA
WE => register_memory[6][13].ENA
WE => register_memory[6][14].ENA
WE => register_memory[6][15].ENA
WE => register_memory[6][16].ENA
WE => register_memory[6][17].ENA
WE => register_memory[6][18].ENA
WE => register_memory[6][19].ENA
WE => register_memory[6][20].ENA
WE => register_memory[6][21].ENA
WE => register_memory[6][22].ENA
WE => register_memory[6][23].ENA
WE => register_memory[6][24].ENA
WE => register_memory[6][25].ENA
WE => register_memory[6][26].ENA
WE => register_memory[6][27].ENA
WE => register_memory[6][28].ENA
WE => register_memory[6][29].ENA
WE => register_memory[6][30].ENA
WE => register_memory[6][31].ENA
WE => register_memory[7][0].ENA
WE => register_memory[7][1].ENA
WE => register_memory[7][2].ENA
WE => register_memory[7][3].ENA
WE => register_memory[7][4].ENA
WE => register_memory[7][5].ENA
WE => register_memory[7][6].ENA
WE => register_memory[7][7].ENA
WE => register_memory[7][8].ENA
WE => register_memory[7][9].ENA
WE => register_memory[7][10].ENA
WE => register_memory[7][11].ENA
WE => register_memory[7][12].ENA
WE => register_memory[7][13].ENA
WE => register_memory[7][14].ENA
WE => register_memory[7][15].ENA
WE => register_memory[7][16].ENA
WE => register_memory[7][17].ENA
WE => register_memory[7][18].ENA
WE => register_memory[7][19].ENA
WE => register_memory[7][20].ENA
WE => register_memory[7][21].ENA
WE => register_memory[7][22].ENA
WE => register_memory[7][23].ENA
WE => register_memory[7][24].ENA
WE => register_memory[7][25].ENA
WE => register_memory[7][26].ENA
WE => register_memory[7][27].ENA
WE => register_memory[7][28].ENA
WE => register_memory[7][29].ENA
WE => register_memory[7][30].ENA
WE => register_memory[7][31].ENA
WE => register_memory[8][0].ENA
WE => register_memory[8][1].ENA
WE => register_memory[8][2].ENA
WE => register_memory[8][3].ENA
WE => register_memory[8][4].ENA
WE => register_memory[8][5].ENA
WE => register_memory[8][6].ENA
WE => register_memory[8][7].ENA
WE => register_memory[8][8].ENA
WE => register_memory[8][9].ENA
WE => register_memory[8][10].ENA
WE => register_memory[8][11].ENA
WE => register_memory[8][12].ENA
WE => register_memory[8][13].ENA
WE => register_memory[8][14].ENA
WE => register_memory[8][15].ENA
WE => register_memory[8][16].ENA
WE => register_memory[8][17].ENA
WE => register_memory[8][18].ENA
WE => register_memory[8][19].ENA
WE => register_memory[8][20].ENA
WE => register_memory[8][21].ENA
WE => register_memory[8][22].ENA
WE => register_memory[8][23].ENA
WE => register_memory[8][24].ENA
WE => register_memory[8][25].ENA
WE => register_memory[8][26].ENA
WE => register_memory[8][27].ENA
WE => register_memory[8][28].ENA
WE => register_memory[8][29].ENA
WE => register_memory[8][30].ENA
WE => register_memory[8][31].ENA
WE => register_memory[9][0].ENA
WE => register_memory[9][1].ENA
WE => register_memory[9][2].ENA
WE => register_memory[9][3].ENA
WE => register_memory[9][4].ENA
WE => register_memory[9][5].ENA
WE => register_memory[9][6].ENA
WE => register_memory[9][7].ENA
WE => register_memory[9][8].ENA
WE => register_memory[9][9].ENA
WE => register_memory[9][10].ENA
WE => register_memory[9][11].ENA
WE => register_memory[9][12].ENA
WE => register_memory[9][13].ENA
WE => register_memory[9][14].ENA
WE => register_memory[9][15].ENA
WE => register_memory[9][16].ENA
WE => register_memory[9][17].ENA
WE => register_memory[9][18].ENA
WE => register_memory[9][19].ENA
WE => register_memory[9][20].ENA
WE => register_memory[9][21].ENA
WE => register_memory[9][22].ENA
WE => register_memory[9][23].ENA
WE => register_memory[9][24].ENA
WE => register_memory[9][25].ENA
WE => register_memory[9][26].ENA
WE => register_memory[9][27].ENA
WE => register_memory[9][28].ENA
WE => register_memory[9][29].ENA
WE => register_memory[9][30].ENA
WE => register_memory[9][31].ENA
WE => register_memory[10][0].ENA
WE => register_memory[10][1].ENA
WE => register_memory[10][2].ENA
WE => register_memory[10][3].ENA
WE => register_memory[10][4].ENA
WE => register_memory[10][5].ENA
WE => register_memory[10][6].ENA
WE => register_memory[10][7].ENA
WE => register_memory[10][8].ENA
WE => register_memory[10][9].ENA
WE => register_memory[10][10].ENA
WE => register_memory[10][11].ENA
WE => register_memory[10][12].ENA
WE => register_memory[10][13].ENA
WE => register_memory[10][14].ENA
WE => register_memory[10][15].ENA
WE => register_memory[10][16].ENA
WE => register_memory[10][17].ENA
WE => register_memory[10][18].ENA
WE => register_memory[10][19].ENA
WE => register_memory[10][20].ENA
WE => register_memory[10][21].ENA
WE => register_memory[10][22].ENA
WE => register_memory[10][23].ENA
WE => register_memory[10][24].ENA
WE => register_memory[10][25].ENA
WE => register_memory[10][26].ENA
WE => register_memory[10][27].ENA
WE => register_memory[10][28].ENA
WE => register_memory[10][29].ENA
WE => register_memory[10][30].ENA
WE => register_memory[10][31].ENA
WE => register_memory[11][0].ENA
WE => register_memory[11][1].ENA
WE => register_memory[11][2].ENA
WE => register_memory[11][3].ENA
WE => register_memory[11][4].ENA
WE => register_memory[11][5].ENA
WE => register_memory[11][6].ENA
WE => register_memory[11][7].ENA
WE => register_memory[11][8].ENA
WE => register_memory[11][9].ENA
WE => register_memory[11][10].ENA
WE => register_memory[11][11].ENA
WE => register_memory[11][12].ENA
WE => register_memory[11][13].ENA
WE => register_memory[11][14].ENA
WE => register_memory[11][15].ENA
WE => register_memory[11][16].ENA
WE => register_memory[11][17].ENA
WE => register_memory[11][18].ENA
WE => register_memory[11][19].ENA
WE => register_memory[11][20].ENA
WE => register_memory[11][21].ENA
WE => register_memory[11][22].ENA
WE => register_memory[11][23].ENA
WE => register_memory[11][24].ENA
WE => register_memory[11][25].ENA
WE => register_memory[11][26].ENA
WE => register_memory[11][27].ENA
WE => register_memory[11][28].ENA
WE => register_memory[11][29].ENA
WE => register_memory[11][30].ENA
WE => register_memory[11][31].ENA
WE => register_memory[12][0].ENA
WE => register_memory[12][1].ENA
WE => register_memory[12][2].ENA
WE => register_memory[12][3].ENA
WE => register_memory[12][4].ENA
WE => register_memory[12][5].ENA
WE => register_memory[12][6].ENA
WE => register_memory[12][7].ENA
WE => register_memory[12][8].ENA
WE => register_memory[12][9].ENA
WE => register_memory[12][10].ENA
WE => register_memory[12][11].ENA
WE => register_memory[12][12].ENA
WE => register_memory[12][13].ENA
WE => register_memory[12][14].ENA
WE => register_memory[12][15].ENA
WE => register_memory[12][16].ENA
WE => register_memory[12][17].ENA
WE => register_memory[12][18].ENA
WE => register_memory[12][19].ENA
WE => register_memory[12][20].ENA
WE => register_memory[12][21].ENA
WE => register_memory[12][22].ENA
WE => register_memory[12][23].ENA
WE => register_memory[12][24].ENA
WE => register_memory[12][25].ENA
WE => register_memory[12][26].ENA
WE => register_memory[12][27].ENA
WE => register_memory[12][28].ENA
WE => register_memory[12][29].ENA
WE => register_memory[12][30].ENA
WE => register_memory[12][31].ENA
WE => register_memory[13][0].ENA
WE => register_memory[13][1].ENA
WE => register_memory[13][2].ENA
WE => register_memory[13][3].ENA
WE => register_memory[13][4].ENA
WE => register_memory[13][5].ENA
WE => register_memory[13][6].ENA
WE => register_memory[13][7].ENA
WE => register_memory[13][8].ENA
WE => register_memory[13][9].ENA
WE => register_memory[13][10].ENA
WE => register_memory[13][11].ENA
WE => register_memory[13][12].ENA
WE => register_memory[13][13].ENA
WE => register_memory[13][14].ENA
WE => register_memory[13][15].ENA
WE => register_memory[13][16].ENA
WE => register_memory[13][17].ENA
WE => register_memory[13][18].ENA
WE => register_memory[13][19].ENA
WE => register_memory[13][20].ENA
WE => register_memory[13][21].ENA
WE => register_memory[13][22].ENA
WE => register_memory[13][23].ENA
WE => register_memory[13][24].ENA
WE => register_memory[13][25].ENA
WE => register_memory[13][26].ENA
WE => register_memory[13][27].ENA
WE => register_memory[13][28].ENA
WE => register_memory[13][29].ENA
WE => register_memory[13][30].ENA
WE => register_memory[13][31].ENA
WE => register_memory[14][0].ENA
WE => register_memory[14][1].ENA
WE => register_memory[14][2].ENA
WE => register_memory[14][3].ENA
WE => register_memory[14][4].ENA
WE => register_memory[14][5].ENA
WE => register_memory[14][6].ENA
WE => register_memory[14][7].ENA
WE => register_memory[14][8].ENA
WE => register_memory[14][9].ENA
WE => register_memory[14][10].ENA
WE => register_memory[14][11].ENA
WE => register_memory[14][12].ENA
WE => register_memory[14][13].ENA
WE => register_memory[14][14].ENA
WE => register_memory[14][15].ENA
WE => register_memory[14][16].ENA
WE => register_memory[14][17].ENA
WE => register_memory[14][18].ENA
WE => register_memory[14][19].ENA
WE => register_memory[14][20].ENA
WE => register_memory[14][21].ENA
WE => register_memory[14][22].ENA
WE => register_memory[14][23].ENA
WE => register_memory[14][24].ENA
WE => register_memory[14][25].ENA
WE => register_memory[14][26].ENA
WE => register_memory[14][27].ENA
WE => register_memory[14][28].ENA
WE => register_memory[14][29].ENA
WE => register_memory[14][30].ENA
WE => register_memory[14][31].ENA
Op[0] => Equal2.IN1
Op[1] => Equal2.IN0
first_source_register[0] => Mux0.IN4
first_source_register[0] => Mux1.IN4
first_source_register[0] => Mux2.IN4
first_source_register[0] => Mux3.IN4
first_source_register[0] => Mux4.IN4
first_source_register[0] => Mux5.IN4
first_source_register[0] => Mux6.IN4
first_source_register[0] => Mux7.IN4
first_source_register[0] => Mux8.IN4
first_source_register[0] => Mux9.IN4
first_source_register[0] => Mux10.IN4
first_source_register[0] => Mux11.IN4
first_source_register[0] => Mux12.IN4
first_source_register[0] => Mux13.IN4
first_source_register[0] => Mux14.IN4
first_source_register[0] => Mux15.IN4
first_source_register[0] => Mux16.IN4
first_source_register[0] => Mux17.IN4
first_source_register[0] => Mux18.IN4
first_source_register[0] => Mux19.IN4
first_source_register[0] => Mux20.IN4
first_source_register[0] => Mux21.IN4
first_source_register[0] => Mux22.IN4
first_source_register[0] => Mux23.IN4
first_source_register[0] => Mux24.IN4
first_source_register[0] => Mux25.IN4
first_source_register[0] => Mux26.IN4
first_source_register[0] => Mux27.IN4
first_source_register[0] => Mux28.IN4
first_source_register[0] => Mux29.IN4
first_source_register[0] => Mux30.IN4
first_source_register[0] => Mux31.IN4
first_source_register[0] => Equal0.IN3
first_source_register[1] => Mux0.IN3
first_source_register[1] => Mux1.IN3
first_source_register[1] => Mux2.IN3
first_source_register[1] => Mux3.IN3
first_source_register[1] => Mux4.IN3
first_source_register[1] => Mux5.IN3
first_source_register[1] => Mux6.IN3
first_source_register[1] => Mux7.IN3
first_source_register[1] => Mux8.IN3
first_source_register[1] => Mux9.IN3
first_source_register[1] => Mux10.IN3
first_source_register[1] => Mux11.IN3
first_source_register[1] => Mux12.IN3
first_source_register[1] => Mux13.IN3
first_source_register[1] => Mux14.IN3
first_source_register[1] => Mux15.IN3
first_source_register[1] => Mux16.IN3
first_source_register[1] => Mux17.IN3
first_source_register[1] => Mux18.IN3
first_source_register[1] => Mux19.IN3
first_source_register[1] => Mux20.IN3
first_source_register[1] => Mux21.IN3
first_source_register[1] => Mux22.IN3
first_source_register[1] => Mux23.IN3
first_source_register[1] => Mux24.IN3
first_source_register[1] => Mux25.IN3
first_source_register[1] => Mux26.IN3
first_source_register[1] => Mux27.IN3
first_source_register[1] => Mux28.IN3
first_source_register[1] => Mux29.IN3
first_source_register[1] => Mux30.IN3
first_source_register[1] => Mux31.IN3
first_source_register[1] => Equal0.IN2
first_source_register[2] => Mux0.IN2
first_source_register[2] => Mux1.IN2
first_source_register[2] => Mux2.IN2
first_source_register[2] => Mux3.IN2
first_source_register[2] => Mux4.IN2
first_source_register[2] => Mux5.IN2
first_source_register[2] => Mux6.IN2
first_source_register[2] => Mux7.IN2
first_source_register[2] => Mux8.IN2
first_source_register[2] => Mux9.IN2
first_source_register[2] => Mux10.IN2
first_source_register[2] => Mux11.IN2
first_source_register[2] => Mux12.IN2
first_source_register[2] => Mux13.IN2
first_source_register[2] => Mux14.IN2
first_source_register[2] => Mux15.IN2
first_source_register[2] => Mux16.IN2
first_source_register[2] => Mux17.IN2
first_source_register[2] => Mux18.IN2
first_source_register[2] => Mux19.IN2
first_source_register[2] => Mux20.IN2
first_source_register[2] => Mux21.IN2
first_source_register[2] => Mux22.IN2
first_source_register[2] => Mux23.IN2
first_source_register[2] => Mux24.IN2
first_source_register[2] => Mux25.IN2
first_source_register[2] => Mux26.IN2
first_source_register[2] => Mux27.IN2
first_source_register[2] => Mux28.IN2
first_source_register[2] => Mux29.IN2
first_source_register[2] => Mux30.IN2
first_source_register[2] => Mux31.IN2
first_source_register[2] => Equal0.IN1
first_source_register[3] => Mux0.IN1
first_source_register[3] => Mux1.IN1
first_source_register[3] => Mux2.IN1
first_source_register[3] => Mux3.IN1
first_source_register[3] => Mux4.IN1
first_source_register[3] => Mux5.IN1
first_source_register[3] => Mux6.IN1
first_source_register[3] => Mux7.IN1
first_source_register[3] => Mux8.IN1
first_source_register[3] => Mux9.IN1
first_source_register[3] => Mux10.IN1
first_source_register[3] => Mux11.IN1
first_source_register[3] => Mux12.IN1
first_source_register[3] => Mux13.IN1
first_source_register[3] => Mux14.IN1
first_source_register[3] => Mux15.IN1
first_source_register[3] => Mux16.IN1
first_source_register[3] => Mux17.IN1
first_source_register[3] => Mux18.IN1
first_source_register[3] => Mux19.IN1
first_source_register[3] => Mux20.IN1
first_source_register[3] => Mux21.IN1
first_source_register[3] => Mux22.IN1
first_source_register[3] => Mux23.IN1
first_source_register[3] => Mux24.IN1
first_source_register[3] => Mux25.IN1
first_source_register[3] => Mux26.IN1
first_source_register[3] => Mux27.IN1
first_source_register[3] => Mux28.IN1
first_source_register[3] => Mux29.IN1
first_source_register[3] => Mux30.IN1
first_source_register[3] => Mux31.IN1
first_source_register[3] => Equal0.IN0
second_source_register[0] => Mux32.IN4
second_source_register[0] => Mux33.IN4
second_source_register[0] => Mux34.IN4
second_source_register[0] => Mux35.IN4
second_source_register[0] => Mux36.IN4
second_source_register[0] => Mux37.IN4
second_source_register[0] => Mux38.IN4
second_source_register[0] => Mux39.IN4
second_source_register[0] => Mux40.IN4
second_source_register[0] => Mux41.IN4
second_source_register[0] => Mux42.IN4
second_source_register[0] => Mux43.IN4
second_source_register[0] => Mux44.IN4
second_source_register[0] => Mux45.IN4
second_source_register[0] => Mux46.IN4
second_source_register[0] => Mux47.IN4
second_source_register[0] => Mux48.IN4
second_source_register[0] => Mux49.IN4
second_source_register[0] => Mux50.IN4
second_source_register[0] => Mux51.IN4
second_source_register[0] => Mux52.IN4
second_source_register[0] => Mux53.IN4
second_source_register[0] => Mux54.IN4
second_source_register[0] => Mux55.IN4
second_source_register[0] => Mux56.IN4
second_source_register[0] => Mux57.IN4
second_source_register[0] => Mux58.IN4
second_source_register[0] => Mux59.IN4
second_source_register[0] => Mux60.IN4
second_source_register[0] => Mux61.IN4
second_source_register[0] => Mux62.IN4
second_source_register[0] => Mux63.IN4
second_source_register[0] => Equal1.IN3
second_source_register[1] => Mux32.IN3
second_source_register[1] => Mux33.IN3
second_source_register[1] => Mux34.IN3
second_source_register[1] => Mux35.IN3
second_source_register[1] => Mux36.IN3
second_source_register[1] => Mux37.IN3
second_source_register[1] => Mux38.IN3
second_source_register[1] => Mux39.IN3
second_source_register[1] => Mux40.IN3
second_source_register[1] => Mux41.IN3
second_source_register[1] => Mux42.IN3
second_source_register[1] => Mux43.IN3
second_source_register[1] => Mux44.IN3
second_source_register[1] => Mux45.IN3
second_source_register[1] => Mux46.IN3
second_source_register[1] => Mux47.IN3
second_source_register[1] => Mux48.IN3
second_source_register[1] => Mux49.IN3
second_source_register[1] => Mux50.IN3
second_source_register[1] => Mux51.IN3
second_source_register[1] => Mux52.IN3
second_source_register[1] => Mux53.IN3
second_source_register[1] => Mux54.IN3
second_source_register[1] => Mux55.IN3
second_source_register[1] => Mux56.IN3
second_source_register[1] => Mux57.IN3
second_source_register[1] => Mux58.IN3
second_source_register[1] => Mux59.IN3
second_source_register[1] => Mux60.IN3
second_source_register[1] => Mux61.IN3
second_source_register[1] => Mux62.IN3
second_source_register[1] => Mux63.IN3
second_source_register[1] => Equal1.IN2
second_source_register[2] => Mux32.IN2
second_source_register[2] => Mux33.IN2
second_source_register[2] => Mux34.IN2
second_source_register[2] => Mux35.IN2
second_source_register[2] => Mux36.IN2
second_source_register[2] => Mux37.IN2
second_source_register[2] => Mux38.IN2
second_source_register[2] => Mux39.IN2
second_source_register[2] => Mux40.IN2
second_source_register[2] => Mux41.IN2
second_source_register[2] => Mux42.IN2
second_source_register[2] => Mux43.IN2
second_source_register[2] => Mux44.IN2
second_source_register[2] => Mux45.IN2
second_source_register[2] => Mux46.IN2
second_source_register[2] => Mux47.IN2
second_source_register[2] => Mux48.IN2
second_source_register[2] => Mux49.IN2
second_source_register[2] => Mux50.IN2
second_source_register[2] => Mux51.IN2
second_source_register[2] => Mux52.IN2
second_source_register[2] => Mux53.IN2
second_source_register[2] => Mux54.IN2
second_source_register[2] => Mux55.IN2
second_source_register[2] => Mux56.IN2
second_source_register[2] => Mux57.IN2
second_source_register[2] => Mux58.IN2
second_source_register[2] => Mux59.IN2
second_source_register[2] => Mux60.IN2
second_source_register[2] => Mux61.IN2
second_source_register[2] => Mux62.IN2
second_source_register[2] => Mux63.IN2
second_source_register[2] => Equal1.IN1
second_source_register[3] => Mux32.IN1
second_source_register[3] => Mux33.IN1
second_source_register[3] => Mux34.IN1
second_source_register[3] => Mux35.IN1
second_source_register[3] => Mux36.IN1
second_source_register[3] => Mux37.IN1
second_source_register[3] => Mux38.IN1
second_source_register[3] => Mux39.IN1
second_source_register[3] => Mux40.IN1
second_source_register[3] => Mux41.IN1
second_source_register[3] => Mux42.IN1
second_source_register[3] => Mux43.IN1
second_source_register[3] => Mux44.IN1
second_source_register[3] => Mux45.IN1
second_source_register[3] => Mux46.IN1
second_source_register[3] => Mux47.IN1
second_source_register[3] => Mux48.IN1
second_source_register[3] => Mux49.IN1
second_source_register[3] => Mux50.IN1
second_source_register[3] => Mux51.IN1
second_source_register[3] => Mux52.IN1
second_source_register[3] => Mux53.IN1
second_source_register[3] => Mux54.IN1
second_source_register[3] => Mux55.IN1
second_source_register[3] => Mux56.IN1
second_source_register[3] => Mux57.IN1
second_source_register[3] => Mux58.IN1
second_source_register[3] => Mux59.IN1
second_source_register[3] => Mux60.IN1
second_source_register[3] => Mux61.IN1
second_source_register[3] => Mux62.IN1
second_source_register[3] => Mux63.IN1
second_source_register[3] => Equal1.IN0
fourth_source_register[0] => Mux96.IN4
fourth_source_register[0] => Mux97.IN4
fourth_source_register[0] => Mux98.IN4
fourth_source_register[0] => Mux99.IN4
fourth_source_register[0] => Mux100.IN4
fourth_source_register[0] => Mux101.IN4
fourth_source_register[0] => Mux102.IN4
fourth_source_register[0] => Mux103.IN4
fourth_source_register[0] => Mux104.IN4
fourth_source_register[0] => Mux105.IN4
fourth_source_register[0] => Mux106.IN4
fourth_source_register[0] => Mux107.IN4
fourth_source_register[0] => Mux108.IN4
fourth_source_register[0] => Mux109.IN4
fourth_source_register[0] => Mux110.IN4
fourth_source_register[0] => Mux111.IN4
fourth_source_register[0] => Mux112.IN4
fourth_source_register[0] => Mux113.IN4
fourth_source_register[0] => Mux114.IN4
fourth_source_register[0] => Mux115.IN4
fourth_source_register[0] => Mux116.IN4
fourth_source_register[0] => Mux117.IN4
fourth_source_register[0] => Mux118.IN4
fourth_source_register[0] => Mux119.IN4
fourth_source_register[0] => Mux120.IN4
fourth_source_register[0] => Mux121.IN4
fourth_source_register[0] => Mux122.IN4
fourth_source_register[0] => Mux123.IN4
fourth_source_register[0] => Mux124.IN4
fourth_source_register[0] => Mux125.IN4
fourth_source_register[0] => Mux126.IN4
fourth_source_register[0] => Mux127.IN4
fourth_source_register[1] => Mux96.IN3
fourth_source_register[1] => Mux97.IN3
fourth_source_register[1] => Mux98.IN3
fourth_source_register[1] => Mux99.IN3
fourth_source_register[1] => Mux100.IN3
fourth_source_register[1] => Mux101.IN3
fourth_source_register[1] => Mux102.IN3
fourth_source_register[1] => Mux103.IN3
fourth_source_register[1] => Mux104.IN3
fourth_source_register[1] => Mux105.IN3
fourth_source_register[1] => Mux106.IN3
fourth_source_register[1] => Mux107.IN3
fourth_source_register[1] => Mux108.IN3
fourth_source_register[1] => Mux109.IN3
fourth_source_register[1] => Mux110.IN3
fourth_source_register[1] => Mux111.IN3
fourth_source_register[1] => Mux112.IN3
fourth_source_register[1] => Mux113.IN3
fourth_source_register[1] => Mux114.IN3
fourth_source_register[1] => Mux115.IN3
fourth_source_register[1] => Mux116.IN3
fourth_source_register[1] => Mux117.IN3
fourth_source_register[1] => Mux118.IN3
fourth_source_register[1] => Mux119.IN3
fourth_source_register[1] => Mux120.IN3
fourth_source_register[1] => Mux121.IN3
fourth_source_register[1] => Mux122.IN3
fourth_source_register[1] => Mux123.IN3
fourth_source_register[1] => Mux124.IN3
fourth_source_register[1] => Mux125.IN3
fourth_source_register[1] => Mux126.IN3
fourth_source_register[1] => Mux127.IN3
fourth_source_register[2] => Mux96.IN2
fourth_source_register[2] => Mux97.IN2
fourth_source_register[2] => Mux98.IN2
fourth_source_register[2] => Mux99.IN2
fourth_source_register[2] => Mux100.IN2
fourth_source_register[2] => Mux101.IN2
fourth_source_register[2] => Mux102.IN2
fourth_source_register[2] => Mux103.IN2
fourth_source_register[2] => Mux104.IN2
fourth_source_register[2] => Mux105.IN2
fourth_source_register[2] => Mux106.IN2
fourth_source_register[2] => Mux107.IN2
fourth_source_register[2] => Mux108.IN2
fourth_source_register[2] => Mux109.IN2
fourth_source_register[2] => Mux110.IN2
fourth_source_register[2] => Mux111.IN2
fourth_source_register[2] => Mux112.IN2
fourth_source_register[2] => Mux113.IN2
fourth_source_register[2] => Mux114.IN2
fourth_source_register[2] => Mux115.IN2
fourth_source_register[2] => Mux116.IN2
fourth_source_register[2] => Mux117.IN2
fourth_source_register[2] => Mux118.IN2
fourth_source_register[2] => Mux119.IN2
fourth_source_register[2] => Mux120.IN2
fourth_source_register[2] => Mux121.IN2
fourth_source_register[2] => Mux122.IN2
fourth_source_register[2] => Mux123.IN2
fourth_source_register[2] => Mux124.IN2
fourth_source_register[2] => Mux125.IN2
fourth_source_register[2] => Mux126.IN2
fourth_source_register[2] => Mux127.IN2
fourth_source_register[3] => Mux96.IN1
fourth_source_register[3] => Mux97.IN1
fourth_source_register[3] => Mux98.IN1
fourth_source_register[3] => Mux99.IN1
fourth_source_register[3] => Mux100.IN1
fourth_source_register[3] => Mux101.IN1
fourth_source_register[3] => Mux102.IN1
fourth_source_register[3] => Mux103.IN1
fourth_source_register[3] => Mux104.IN1
fourth_source_register[3] => Mux105.IN1
fourth_source_register[3] => Mux106.IN1
fourth_source_register[3] => Mux107.IN1
fourth_source_register[3] => Mux108.IN1
fourth_source_register[3] => Mux109.IN1
fourth_source_register[3] => Mux110.IN1
fourth_source_register[3] => Mux111.IN1
fourth_source_register[3] => Mux112.IN1
fourth_source_register[3] => Mux113.IN1
fourth_source_register[3] => Mux114.IN1
fourth_source_register[3] => Mux115.IN1
fourth_source_register[3] => Mux116.IN1
fourth_source_register[3] => Mux117.IN1
fourth_source_register[3] => Mux118.IN1
fourth_source_register[3] => Mux119.IN1
fourth_source_register[3] => Mux120.IN1
fourth_source_register[3] => Mux121.IN1
fourth_source_register[3] => Mux122.IN1
fourth_source_register[3] => Mux123.IN1
fourth_source_register[3] => Mux124.IN1
fourth_source_register[3] => Mux125.IN1
fourth_source_register[3] => Mux126.IN1
fourth_source_register[3] => Mux127.IN1
destination_register[0] => Decoder0.IN3
destination_register[0] => Mux64.IN4
destination_register[0] => Mux65.IN4
destination_register[0] => Mux66.IN4
destination_register[0] => Mux67.IN4
destination_register[0] => Mux68.IN4
destination_register[0] => Mux69.IN4
destination_register[0] => Mux70.IN4
destination_register[0] => Mux71.IN4
destination_register[0] => Mux72.IN4
destination_register[0] => Mux73.IN4
destination_register[0] => Mux74.IN4
destination_register[0] => Mux75.IN4
destination_register[0] => Mux76.IN4
destination_register[0] => Mux77.IN4
destination_register[0] => Mux78.IN4
destination_register[0] => Mux79.IN4
destination_register[0] => Mux80.IN4
destination_register[0] => Mux81.IN4
destination_register[0] => Mux82.IN4
destination_register[0] => Mux83.IN4
destination_register[0] => Mux84.IN4
destination_register[0] => Mux85.IN4
destination_register[0] => Mux86.IN4
destination_register[0] => Mux87.IN4
destination_register[0] => Mux88.IN4
destination_register[0] => Mux89.IN4
destination_register[0] => Mux90.IN4
destination_register[0] => Mux91.IN4
destination_register[0] => Mux92.IN4
destination_register[0] => Mux93.IN4
destination_register[0] => Mux94.IN4
destination_register[0] => Mux95.IN4
destination_register[1] => Decoder0.IN2
destination_register[1] => Mux64.IN3
destination_register[1] => Mux65.IN3
destination_register[1] => Mux66.IN3
destination_register[1] => Mux67.IN3
destination_register[1] => Mux68.IN3
destination_register[1] => Mux69.IN3
destination_register[1] => Mux70.IN3
destination_register[1] => Mux71.IN3
destination_register[1] => Mux72.IN3
destination_register[1] => Mux73.IN3
destination_register[1] => Mux74.IN3
destination_register[1] => Mux75.IN3
destination_register[1] => Mux76.IN3
destination_register[1] => Mux77.IN3
destination_register[1] => Mux78.IN3
destination_register[1] => Mux79.IN3
destination_register[1] => Mux80.IN3
destination_register[1] => Mux81.IN3
destination_register[1] => Mux82.IN3
destination_register[1] => Mux83.IN3
destination_register[1] => Mux84.IN3
destination_register[1] => Mux85.IN3
destination_register[1] => Mux86.IN3
destination_register[1] => Mux87.IN3
destination_register[1] => Mux88.IN3
destination_register[1] => Mux89.IN3
destination_register[1] => Mux90.IN3
destination_register[1] => Mux91.IN3
destination_register[1] => Mux92.IN3
destination_register[1] => Mux93.IN3
destination_register[1] => Mux94.IN3
destination_register[1] => Mux95.IN3
destination_register[2] => Decoder0.IN1
destination_register[2] => Mux64.IN2
destination_register[2] => Mux65.IN2
destination_register[2] => Mux66.IN2
destination_register[2] => Mux67.IN2
destination_register[2] => Mux68.IN2
destination_register[2] => Mux69.IN2
destination_register[2] => Mux70.IN2
destination_register[2] => Mux71.IN2
destination_register[2] => Mux72.IN2
destination_register[2] => Mux73.IN2
destination_register[2] => Mux74.IN2
destination_register[2] => Mux75.IN2
destination_register[2] => Mux76.IN2
destination_register[2] => Mux77.IN2
destination_register[2] => Mux78.IN2
destination_register[2] => Mux79.IN2
destination_register[2] => Mux80.IN2
destination_register[2] => Mux81.IN2
destination_register[2] => Mux82.IN2
destination_register[2] => Mux83.IN2
destination_register[2] => Mux84.IN2
destination_register[2] => Mux85.IN2
destination_register[2] => Mux86.IN2
destination_register[2] => Mux87.IN2
destination_register[2] => Mux88.IN2
destination_register[2] => Mux89.IN2
destination_register[2] => Mux90.IN2
destination_register[2] => Mux91.IN2
destination_register[2] => Mux92.IN2
destination_register[2] => Mux93.IN2
destination_register[2] => Mux94.IN2
destination_register[2] => Mux95.IN2
destination_register[3] => Decoder0.IN0
destination_register[3] => Mux64.IN1
destination_register[3] => Mux65.IN1
destination_register[3] => Mux66.IN1
destination_register[3] => Mux67.IN1
destination_register[3] => Mux68.IN1
destination_register[3] => Mux69.IN1
destination_register[3] => Mux70.IN1
destination_register[3] => Mux71.IN1
destination_register[3] => Mux72.IN1
destination_register[3] => Mux73.IN1
destination_register[3] => Mux74.IN1
destination_register[3] => Mux75.IN1
destination_register[3] => Mux76.IN1
destination_register[3] => Mux77.IN1
destination_register[3] => Mux78.IN1
destination_register[3] => Mux79.IN1
destination_register[3] => Mux80.IN1
destination_register[3] => Mux81.IN1
destination_register[3] => Mux82.IN1
destination_register[3] => Mux83.IN1
destination_register[3] => Mux84.IN1
destination_register[3] => Mux85.IN1
destination_register[3] => Mux86.IN1
destination_register[3] => Mux87.IN1
destination_register[3] => Mux88.IN1
destination_register[3] => Mux89.IN1
destination_register[3] => Mux90.IN1
destination_register[3] => Mux91.IN1
destination_register[3] => Mux92.IN1
destination_register[3] => Mux93.IN1
destination_register[3] => Mux94.IN1
destination_register[3] => Mux95.IN1
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[0] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[1] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[2] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[3] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[4] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[5] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[6] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[7] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[8] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[9] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[10] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[11] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[12] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[13] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[14] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[15] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[16] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[17] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[18] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[19] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[20] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[21] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[22] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[23] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[24] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[25] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[26] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[27] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[28] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[29] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[30] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
WD[31] => register_memory.DATAB
R15[0] => RD1.DATAB
R15[0] => RD2.DATAB
R15[1] => RD1.DATAB
R15[1] => RD2.DATAB
R15[2] => RD1.DATAB
R15[2] => RD2.DATAB
R15[3] => RD1.DATAB
R15[3] => RD2.DATAB
R15[4] => RD1.DATAB
R15[4] => RD2.DATAB
R15[5] => RD1.DATAB
R15[5] => RD2.DATAB
R15[6] => RD1.DATAB
R15[6] => RD2.DATAB
R15[7] => RD1.DATAB
R15[7] => RD2.DATAB
R15[8] => RD1.DATAB
R15[8] => RD2.DATAB
R15[9] => RD1.DATAB
R15[9] => RD2.DATAB
R15[10] => RD1.DATAB
R15[10] => RD2.DATAB
R15[11] => RD1.DATAB
R15[11] => RD2.DATAB
R15[12] => RD1.DATAB
R15[12] => RD2.DATAB
R15[13] => RD1.DATAB
R15[13] => RD2.DATAB
R15[14] => RD1.DATAB
R15[14] => RD2.DATAB
R15[15] => RD1.DATAB
R15[15] => RD2.DATAB
R15[16] => RD1.DATAB
R15[16] => RD2.DATAB
R15[17] => RD1.DATAB
R15[17] => RD2.DATAB
R15[18] => RD1.DATAB
R15[18] => RD2.DATAB
R15[19] => RD1.DATAB
R15[19] => RD2.DATAB
R15[20] => RD1.DATAB
R15[20] => RD2.DATAB
R15[21] => RD1.DATAB
R15[21] => RD2.DATAB
R15[22] => RD1.DATAB
R15[22] => RD2.DATAB
R15[23] => RD1.DATAB
R15[23] => RD2.DATAB
R15[24] => RD1.DATAB
R15[24] => RD2.DATAB
R15[25] => RD1.DATAB
R15[25] => RD2.DATAB
R15[26] => RD1.DATAB
R15[26] => RD2.DATAB
R15[27] => RD1.DATAB
R15[27] => RD2.DATAB
R15[28] => RD1.DATAB
R15[28] => RD2.DATAB
R15[29] => RD1.DATAB
R15[29] => RD2.DATAB
R15[30] => RD1.DATAB
R15[30] => RD2.DATAB
R15[31] => RD1.DATAB
R15[31] => RD2.DATAB
RD1[0] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[16] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[17] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[18] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[19] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[20] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[21] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[22] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[23] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[24] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[25] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[26] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[27] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[28] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[29] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[30] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[31] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[16] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[17] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[18] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[19] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[20] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[21] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[22] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[23] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[24] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[25] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[26] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[27] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[28] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[29] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[30] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[31] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD3[0] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[1] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[2] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[3] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[4] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[5] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[6] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[7] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[8] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[9] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[10] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[11] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[12] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[13] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[14] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[15] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[16] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[17] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[18] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[19] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[20] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[21] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[22] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[23] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[24] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[25] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[26] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[27] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[28] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[29] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[30] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD3[31] <= RD3.DB_MAX_OUTPUT_PORT_TYPE
RD4[0] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[1] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[2] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[3] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[4] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[5] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[6] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[7] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[8] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[9] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[10] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[11] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[12] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[13] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[14] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[15] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[16] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[17] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[18] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[19] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[20] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[21] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[22] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[23] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[24] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[25] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[26] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[27] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[28] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[29] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[30] <= RD4.DB_MAX_OUTPUT_PORT_TYPE
RD4[31] <= RD4.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|extend:extend_unit
immSrc[0] => Mux0.IN3
immSrc[0] => Mux1.IN3
immSrc[0] => Mux2.IN3
immSrc[0] => Mux3.IN3
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => Mux0.IN2
immSrc[1] => Mux1.IN2
immSrc[1] => Mux2.IN2
immSrc[1] => Mux3.IN2
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
immSrc[1] => extImm.OUTPUTSELECT
second_source_register[0] => extImm.DATAB
second_source_register[0] => extImm.DATAA
second_source_register[1] => extImm.DATAB
second_source_register[1] => extImm.DATAA
second_source_register[2] => extImm.DATAB
second_source_register[2] => extImm.DATAA
second_source_register[3] => extImm.DATAB
second_source_register[3] => extImm.DATAA
second_source_register[4] => extImm.DATAB
second_source_register[4] => extImm.DATAA
second_source_register[5] => extImm.DATAB
second_source_register[5] => extImm.DATAA
second_source_register[6] => Mux3.IN5
second_source_register[6] => extImm.DATAA
second_source_register[7] => Mux2.IN5
second_source_register[7] => extImm.DATAA
second_source_register[8] => Mux1.IN5
second_source_register[8] => Mux3.IN4
second_source_register[9] => Mux0.IN5
second_source_register[9] => Mux2.IN4
second_source_register[10] => extImm.DATAB
second_source_register[10] => Mux1.IN4
second_source_register[11] => extImm.DATAB
second_source_register[11] => Mux0.IN4
second_source_register[12] => extImm.DATAB
second_source_register[13] => extImm.DATAB
second_source_register[14] => extImm.DATAB
second_source_register[15] => extImm.DATAB
second_source_register[16] => extImm.DATAB
second_source_register[17] => extImm.DATAB
second_source_register[18] => extImm.DATAB
second_source_register[19] => extImm.DATAB
second_source_register[20] => extImm.DATAB
second_source_register[21] => extImm.DATAB
second_source_register[22] => extImm.DATAB
second_source_register[23] => extImm.DATAB
second_source_register[23] => extImm.DATAB
second_source_register[23] => extImm.DATAB
second_source_register[23] => extImm.DATAB
second_source_register[23] => extImm.DATAB
second_source_register[23] => extImm.DATAB
second_source_register[23] => extImm.DATAB
extImm[0] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[1] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[2] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[3] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[4] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[5] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[6] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[7] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
extImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
extImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
extImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
extImm[12] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[13] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[14] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[15] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[16] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[17] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[18] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[19] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[20] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[21] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[22] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[23] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[24] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[25] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[26] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[27] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[28] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[29] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[30] <= extImm.DB_MAX_OUTPUT_PORT_TYPE
extImm[31] <= extImm.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|pipelineRegDtoE:pipelineRegDtoE_Unit
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => q[32]~reg0.CLK
clk => q[33]~reg0.CLK
clk => q[34]~reg0.CLK
clk => q[35]~reg0.CLK
clk => q[36]~reg0.CLK
clk => q[37]~reg0.CLK
clk => q[38]~reg0.CLK
clk => q[39]~reg0.CLK
clk => q[40]~reg0.CLK
clk => q[41]~reg0.CLK
clk => q[42]~reg0.CLK
clk => q[43]~reg0.CLK
clk => q[44]~reg0.CLK
clk => q[45]~reg0.CLK
clk => q[46]~reg0.CLK
clk => q[47]~reg0.CLK
clk => q[48]~reg0.CLK
clk => q[49]~reg0.CLK
clk => q[50]~reg0.CLK
clk => q[51]~reg0.CLK
clk => q[52]~reg0.CLK
clk => q[53]~reg0.CLK
clk => q[54]~reg0.CLK
clk => q[55]~reg0.CLK
clk => q[56]~reg0.CLK
clk => q[57]~reg0.CLK
clk => q[58]~reg0.CLK
clk => q[59]~reg0.CLK
clk => q[60]~reg0.CLK
clk => q[61]~reg0.CLK
clk => q[62]~reg0.CLK
clk => q[63]~reg0.CLK
clk => q[64]~reg0.CLK
clk => q[65]~reg0.CLK
clk => q[66]~reg0.CLK
clk => q[67]~reg0.CLK
clk => q[68]~reg0.CLK
clk => q[69]~reg0.CLK
clk => q[70]~reg0.CLK
clk => q[71]~reg0.CLK
clk => q[72]~reg0.CLK
clk => q[73]~reg0.CLK
clk => q[74]~reg0.CLK
clk => q[75]~reg0.CLK
clk => q[76]~reg0.CLK
clk => q[77]~reg0.CLK
clk => q[78]~reg0.CLK
clk => q[79]~reg0.CLK
clk => q[80]~reg0.CLK
clk => q[81]~reg0.CLK
clk => q[82]~reg0.CLK
clk => q[83]~reg0.CLK
clk => q[84]~reg0.CLK
clk => q[85]~reg0.CLK
clk => q[86]~reg0.CLK
clk => q[87]~reg0.CLK
clk => q[88]~reg0.CLK
clk => q[89]~reg0.CLK
clk => q[90]~reg0.CLK
clk => q[91]~reg0.CLK
clk => q[92]~reg0.CLK
clk => q[93]~reg0.CLK
clk => q[94]~reg0.CLK
clk => q[95]~reg0.CLK
clk => q[96]~reg0.CLK
clk => q[97]~reg0.CLK
clk => q[98]~reg0.CLK
clk => q[99]~reg0.CLK
clk => q[100]~reg0.CLK
clk => q[101]~reg0.CLK
clk => q[102]~reg0.CLK
clk => q[103]~reg0.CLK
clk => q[104]~reg0.CLK
clk => q[105]~reg0.CLK
clk => q[106]~reg0.CLK
clk => q[107]~reg0.CLK
clk => q[108]~reg0.CLK
clk => q[109]~reg0.CLK
clk => q[110]~reg0.CLK
clk => q[111]~reg0.CLK
clk => q[112]~reg0.CLK
clk => q[113]~reg0.CLK
clk => q[114]~reg0.CLK
clk => q[115]~reg0.CLK
clk => q[116]~reg0.CLK
clk => q[117]~reg0.CLK
clk => q[118]~reg0.CLK
clk => q[119]~reg0.CLK
clk => q[120]~reg0.CLK
clk => q[121]~reg0.CLK
clk => q[122]~reg0.CLK
clk => q[123]~reg0.CLK
clk => q[124]~reg0.CLK
clk => q[125]~reg0.CLK
clk => q[126]~reg0.CLK
clk => q[127]~reg0.CLK
clk => q[128]~reg0.CLK
clk => q[129]~reg0.CLK
clk => q[130]~reg0.CLK
clk => q[131]~reg0.CLK
clk => q[132]~reg0.CLK
clk => q[133]~reg0.CLK
clk => q[134]~reg0.CLK
clk => q[135]~reg0.CLK
clk => q[136]~reg0.CLK
clk => q[137]~reg0.CLK
clk => q[138]~reg0.CLK
clk => q[139]~reg0.CLK
clk => q[140]~reg0.CLK
clk => q[141]~reg0.CLK
clk => q[142]~reg0.CLK
clk => q[143]~reg0.CLK
clk => q[144]~reg0.CLK
clk => q[145]~reg0.CLK
clk => q[146]~reg0.CLK
clk => q[147]~reg0.CLK
clk => q[148]~reg0.CLK
clk => q[149]~reg0.CLK
clk => q[150]~reg0.CLK
clk => q[151]~reg0.CLK
clk => q[152]~reg0.CLK
clk => q[153]~reg0.CLK
clk => q[154]~reg0.CLK
clk => q[155]~reg0.CLK
clk => q[156]~reg0.CLK
clk => q[157]~reg0.CLK
clk => q[158]~reg0.CLK
clk => q[159]~reg0.CLK
clk => q[160]~reg0.CLK
clk => q[161]~reg0.CLK
clk => q[162]~reg0.CLK
clk => q[163]~reg0.CLK
clk => q[164]~reg0.CLK
clk => q[165]~reg0.CLK
clk => q[166]~reg0.CLK
clk => q[167]~reg0.CLK
clk => q[168]~reg0.CLK
clk => q[169]~reg0.CLK
clk => q[170]~reg0.CLK
clk => q[171]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
reset => q[32]~reg0.ACLR
reset => q[33]~reg0.ACLR
reset => q[34]~reg0.ACLR
reset => q[35]~reg0.ACLR
reset => q[36]~reg0.ACLR
reset => q[37]~reg0.ACLR
reset => q[38]~reg0.ACLR
reset => q[39]~reg0.ACLR
reset => q[40]~reg0.ACLR
reset => q[41]~reg0.ACLR
reset => q[42]~reg0.ACLR
reset => q[43]~reg0.ACLR
reset => q[44]~reg0.ACLR
reset => q[45]~reg0.ACLR
reset => q[46]~reg0.ACLR
reset => q[47]~reg0.ACLR
reset => q[48]~reg0.ACLR
reset => q[49]~reg0.ACLR
reset => q[50]~reg0.ACLR
reset => q[51]~reg0.ACLR
reset => q[52]~reg0.ACLR
reset => q[53]~reg0.ACLR
reset => q[54]~reg0.ACLR
reset => q[55]~reg0.ACLR
reset => q[56]~reg0.ACLR
reset => q[57]~reg0.ACLR
reset => q[58]~reg0.ACLR
reset => q[59]~reg0.ACLR
reset => q[60]~reg0.ACLR
reset => q[61]~reg0.ACLR
reset => q[62]~reg0.ACLR
reset => q[63]~reg0.ACLR
reset => q[64]~reg0.ACLR
reset => q[65]~reg0.ACLR
reset => q[66]~reg0.ACLR
reset => q[67]~reg0.ACLR
reset => q[68]~reg0.ACLR
reset => q[69]~reg0.ACLR
reset => q[70]~reg0.ACLR
reset => q[71]~reg0.ACLR
reset => q[72]~reg0.ACLR
reset => q[73]~reg0.ACLR
reset => q[74]~reg0.ACLR
reset => q[75]~reg0.ACLR
reset => q[76]~reg0.ACLR
reset => q[77]~reg0.ACLR
reset => q[78]~reg0.ACLR
reset => q[79]~reg0.ACLR
reset => q[80]~reg0.ACLR
reset => q[81]~reg0.ACLR
reset => q[82]~reg0.ACLR
reset => q[83]~reg0.ACLR
reset => q[84]~reg0.ACLR
reset => q[85]~reg0.ACLR
reset => q[86]~reg0.ACLR
reset => q[87]~reg0.ACLR
reset => q[88]~reg0.ACLR
reset => q[89]~reg0.ACLR
reset => q[90]~reg0.ACLR
reset => q[91]~reg0.ACLR
reset => q[92]~reg0.ACLR
reset => q[93]~reg0.ACLR
reset => q[94]~reg0.ACLR
reset => q[95]~reg0.ACLR
reset => q[96]~reg0.ACLR
reset => q[97]~reg0.ACLR
reset => q[98]~reg0.ACLR
reset => q[99]~reg0.ACLR
reset => q[100]~reg0.ACLR
reset => q[101]~reg0.ACLR
reset => q[102]~reg0.ACLR
reset => q[103]~reg0.ACLR
reset => q[104]~reg0.ACLR
reset => q[105]~reg0.ACLR
reset => q[106]~reg0.ACLR
reset => q[107]~reg0.ACLR
reset => q[108]~reg0.ACLR
reset => q[109]~reg0.ACLR
reset => q[110]~reg0.ACLR
reset => q[111]~reg0.ACLR
reset => q[112]~reg0.ACLR
reset => q[113]~reg0.ACLR
reset => q[114]~reg0.ACLR
reset => q[115]~reg0.ACLR
reset => q[116]~reg0.ACLR
reset => q[117]~reg0.ACLR
reset => q[118]~reg0.ACLR
reset => q[119]~reg0.ACLR
reset => q[120]~reg0.ACLR
reset => q[121]~reg0.ACLR
reset => q[122]~reg0.ACLR
reset => q[123]~reg0.ACLR
reset => q[124]~reg0.ACLR
reset => q[125]~reg0.ACLR
reset => q[126]~reg0.ACLR
reset => q[127]~reg0.ACLR
reset => q[128]~reg0.ACLR
reset => q[129]~reg0.ACLR
reset => q[130]~reg0.ACLR
reset => q[131]~reg0.ACLR
reset => q[132]~reg0.ACLR
reset => q[133]~reg0.ACLR
reset => q[134]~reg0.ACLR
reset => q[135]~reg0.ACLR
reset => q[136]~reg0.ACLR
reset => q[137]~reg0.ACLR
reset => q[138]~reg0.ACLR
reset => q[139]~reg0.ACLR
reset => q[140]~reg0.ACLR
reset => q[141]~reg0.ACLR
reset => q[142]~reg0.ACLR
reset => q[143]~reg0.ACLR
reset => q[144]~reg0.ACLR
reset => q[145]~reg0.ACLR
reset => q[146]~reg0.ACLR
reset => q[147]~reg0.ACLR
reset => q[148]~reg0.ACLR
reset => q[149]~reg0.ACLR
reset => q[150]~reg0.ACLR
reset => q[151]~reg0.ACLR
reset => q[152]~reg0.ACLR
reset => q[153]~reg0.ACLR
reset => q[154]~reg0.ACLR
reset => q[155]~reg0.ACLR
reset => q[156]~reg0.ACLR
reset => q[157]~reg0.ACLR
reset => q[158]~reg0.ACLR
reset => q[159]~reg0.ACLR
reset => q[160]~reg0.ACLR
reset => q[161]~reg0.ACLR
reset => q[162]~reg0.ACLR
reset => q[163]~reg0.ACLR
reset => q[164]~reg0.ACLR
reset => q[165]~reg0.ACLR
reset => q[166]~reg0.ACLR
reset => q[167]~reg0.ACLR
reset => q[168]~reg0.ACLR
reset => q[169]~reg0.ACLR
reset => q[170]~reg0.ACLR
reset => q[171]~reg0.ACLR
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
flush => q.OUTPUTSELECT
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
d[32] => q.DATAA
d[33] => q.DATAA
d[34] => q.DATAA
d[35] => q.DATAA
d[36] => q.DATAA
d[37] => q.DATAA
d[38] => q.DATAA
d[39] => q.DATAA
d[40] => q.DATAA
d[41] => q.DATAA
d[42] => q.DATAA
d[43] => q.DATAA
d[44] => q.DATAA
d[45] => q.DATAA
d[46] => q.DATAA
d[47] => q.DATAA
d[48] => q.DATAA
d[49] => q.DATAA
d[50] => q.DATAA
d[51] => q.DATAA
d[52] => q.DATAA
d[53] => q.DATAA
d[54] => q.DATAA
d[55] => q.DATAA
d[56] => q.DATAA
d[57] => q.DATAA
d[58] => q.DATAA
d[59] => q.DATAA
d[60] => q.DATAA
d[61] => q.DATAA
d[62] => q.DATAA
d[63] => q.DATAA
d[64] => q.DATAA
d[65] => q.DATAA
d[66] => q.DATAA
d[67] => q.DATAA
d[68] => q.DATAA
d[69] => q.DATAA
d[70] => q.DATAA
d[71] => q.DATAA
d[72] => q.DATAA
d[73] => q.DATAA
d[74] => q.DATAA
d[75] => q.DATAA
d[76] => q.DATAA
d[77] => q.DATAA
d[78] => q.DATAA
d[79] => q.DATAA
d[80] => q.DATAA
d[81] => q.DATAA
d[82] => q.DATAA
d[83] => q.DATAA
d[84] => q.DATAA
d[85] => q.DATAA
d[86] => q.DATAA
d[87] => q.DATAA
d[88] => q.DATAA
d[89] => q.DATAA
d[90] => q.DATAA
d[91] => q.DATAA
d[92] => q.DATAA
d[93] => q.DATAA
d[94] => q.DATAA
d[95] => q.DATAA
d[96] => q.DATAA
d[97] => q.DATAA
d[98] => q.DATAA
d[99] => q.DATAA
d[100] => q.DATAA
d[101] => q.DATAA
d[102] => q.DATAA
d[103] => q.DATAA
d[104] => q.DATAA
d[105] => q.DATAA
d[106] => q.DATAA
d[107] => q.DATAA
d[108] => q.DATAA
d[109] => q.DATAA
d[110] => q.DATAA
d[111] => q.DATAA
d[112] => q.DATAA
d[113] => q.DATAA
d[114] => q.DATAA
d[115] => q.DATAA
d[116] => q.DATAA
d[117] => q.DATAA
d[118] => q.DATAA
d[119] => q.DATAA
d[120] => q.DATAA
d[121] => q.DATAA
d[122] => q.DATAA
d[123] => q.DATAA
d[124] => q.DATAA
d[125] => q.DATAA
d[126] => q.DATAA
d[127] => q.DATAA
d[128] => q.DATAA
d[129] => q.DATAA
d[130] => q.DATAA
d[131] => q.DATAA
d[132] => q.DATAA
d[133] => q.DATAA
d[134] => q.DATAA
d[135] => q.DATAA
d[136] => q.DATAA
d[137] => q.DATAA
d[138] => q.DATAA
d[139] => q.DATAA
d[140] => q.DATAA
d[141] => q.DATAA
d[142] => q.DATAA
d[143] => q.DATAA
d[144] => q.DATAA
d[145] => q.DATAA
d[146] => q.DATAA
d[147] => q.DATAA
d[148] => q.DATAA
d[149] => q.DATAA
d[150] => q.DATAA
d[151] => q.DATAA
d[152] => q.DATAA
d[153] => q.DATAA
d[154] => q.DATAA
d[155] => q.DATAA
d[156] => q.DATAA
d[157] => q.DATAA
d[158] => q.DATAA
d[159] => q.DATAA
d[160] => q.DATAA
d[161] => q.DATAA
d[162] => q.DATAA
d[163] => q.DATAA
d[164] => q.DATAA
d[165] => q.DATAA
d[166] => q.DATAA
d[167] => q.DATAA
d[168] => q.DATAA
d[169] => q.DATAA
d[170] => q.DATAA
d[171] => q.DATAA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[48] <= q[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[49] <= q[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[50] <= q[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[51] <= q[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[52] <= q[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[53] <= q[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[54] <= q[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[55] <= q[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[56] <= q[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[57] <= q[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[58] <= q[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[59] <= q[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[60] <= q[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[61] <= q[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[62] <= q[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[63] <= q[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[64] <= q[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[65] <= q[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[66] <= q[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[67] <= q[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[68] <= q[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[69] <= q[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[70] <= q[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[71] <= q[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[72] <= q[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[73] <= q[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[74] <= q[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[75] <= q[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[76] <= q[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[77] <= q[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[78] <= q[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[79] <= q[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[80] <= q[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[81] <= q[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[82] <= q[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[83] <= q[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[84] <= q[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[85] <= q[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[86] <= q[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[87] <= q[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[88] <= q[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[89] <= q[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[90] <= q[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[91] <= q[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[92] <= q[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[93] <= q[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[94] <= q[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[95] <= q[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[96] <= q[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[97] <= q[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[98] <= q[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[99] <= q[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[100] <= q[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[101] <= q[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[102] <= q[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[103] <= q[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[104] <= q[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[105] <= q[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[106] <= q[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[107] <= q[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[108] <= q[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[109] <= q[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[110] <= q[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[111] <= q[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[112] <= q[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[113] <= q[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[114] <= q[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[115] <= q[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[116] <= q[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[117] <= q[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[118] <= q[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[119] <= q[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[120] <= q[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[121] <= q[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[122] <= q[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[123] <= q[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[124] <= q[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[125] <= q[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[126] <= q[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[127] <= q[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[128] <= q[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[129] <= q[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[130] <= q[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[131] <= q[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[132] <= q[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[133] <= q[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[134] <= q[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[135] <= q[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[136] <= q[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[137] <= q[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[138] <= q[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[139] <= q[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[140] <= q[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[141] <= q[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[142] <= q[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[143] <= q[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[144] <= q[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[145] <= q[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[146] <= q[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[147] <= q[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[148] <= q[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[149] <= q[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[150] <= q[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[151] <= q[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[152] <= q[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[153] <= q[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[154] <= q[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[155] <= q[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[156] <= q[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[157] <= q[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[158] <= q[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[159] <= q[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[160] <= q[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[161] <= q[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[162] <= q[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[163] <= q[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[164] <= q[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[165] <= q[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[166] <= q[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[167] <= q[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[168] <= q[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[169] <= q[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[170] <= q[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[171] <= q[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|MUX_3:srcAEMux_Unit
d0[0] => out.DATAB
d0[1] => out.DATAB
d0[2] => out.DATAB
d0[3] => out.DATAB
d0[4] => out.DATAB
d0[5] => out.DATAB
d0[6] => out.DATAB
d0[7] => out.DATAB
d0[8] => out.DATAB
d0[9] => out.DATAB
d0[10] => out.DATAB
d0[11] => out.DATAB
d0[12] => out.DATAB
d0[13] => out.DATAB
d0[14] => out.DATAB
d0[15] => out.DATAB
d0[16] => out.DATAB
d0[17] => out.DATAB
d0[18] => out.DATAB
d0[19] => out.DATAB
d0[20] => out.DATAB
d0[21] => out.DATAB
d0[22] => out.DATAB
d0[23] => out.DATAB
d0[24] => out.DATAB
d0[25] => out.DATAB
d0[26] => out.DATAB
d0[27] => out.DATAB
d0[28] => out.DATAB
d0[29] => out.DATAB
d0[30] => out.DATAB
d0[31] => out.DATAB
d1[0] => out.DATAB
d1[1] => out.DATAB
d1[2] => out.DATAB
d1[3] => out.DATAB
d1[4] => out.DATAB
d1[5] => out.DATAB
d1[6] => out.DATAB
d1[7] => out.DATAB
d1[8] => out.DATAB
d1[9] => out.DATAB
d1[10] => out.DATAB
d1[11] => out.DATAB
d1[12] => out.DATAB
d1[13] => out.DATAB
d1[14] => out.DATAB
d1[15] => out.DATAB
d1[16] => out.DATAB
d1[17] => out.DATAB
d1[18] => out.DATAB
d1[19] => out.DATAB
d1[20] => out.DATAB
d1[21] => out.DATAB
d1[22] => out.DATAB
d1[23] => out.DATAB
d1[24] => out.DATAB
d1[25] => out.DATAB
d1[26] => out.DATAB
d1[27] => out.DATAB
d1[28] => out.DATAB
d1[29] => out.DATAB
d1[30] => out.DATAB
d1[31] => out.DATAB
d2[0] => out.DATAA
d2[1] => out.DATAA
d2[2] => out.DATAA
d2[3] => out.DATAA
d2[4] => out.DATAA
d2[5] => out.DATAA
d2[6] => out.DATAA
d2[7] => out.DATAA
d2[8] => out.DATAA
d2[9] => out.DATAA
d2[10] => out.DATAA
d2[11] => out.DATAA
d2[12] => out.DATAA
d2[13] => out.DATAA
d2[14] => out.DATAA
d2[15] => out.DATAA
d2[16] => out.DATAA
d2[17] => out.DATAA
d2[18] => out.DATAA
d2[19] => out.DATAA
d2[20] => out.DATAA
d2[21] => out.DATAA
d2[22] => out.DATAA
d2[23] => out.DATAA
d2[24] => out.DATAA
d2[25] => out.DATAA
d2[26] => out.DATAA
d2[27] => out.DATAA
d2[28] => out.DATAA
d2[29] => out.DATAA
d2[30] => out.DATAA
d2[31] => out.DATAA
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|MUX_3:WriteDataMux_Unit
d0[0] => out.DATAB
d0[1] => out.DATAB
d0[2] => out.DATAB
d0[3] => out.DATAB
d0[4] => out.DATAB
d0[5] => out.DATAB
d0[6] => out.DATAB
d0[7] => out.DATAB
d0[8] => out.DATAB
d0[9] => out.DATAB
d0[10] => out.DATAB
d0[11] => out.DATAB
d0[12] => out.DATAB
d0[13] => out.DATAB
d0[14] => out.DATAB
d0[15] => out.DATAB
d0[16] => out.DATAB
d0[17] => out.DATAB
d0[18] => out.DATAB
d0[19] => out.DATAB
d0[20] => out.DATAB
d0[21] => out.DATAB
d0[22] => out.DATAB
d0[23] => out.DATAB
d0[24] => out.DATAB
d0[25] => out.DATAB
d0[26] => out.DATAB
d0[27] => out.DATAB
d0[28] => out.DATAB
d0[29] => out.DATAB
d0[30] => out.DATAB
d0[31] => out.DATAB
d1[0] => out.DATAB
d1[1] => out.DATAB
d1[2] => out.DATAB
d1[3] => out.DATAB
d1[4] => out.DATAB
d1[5] => out.DATAB
d1[6] => out.DATAB
d1[7] => out.DATAB
d1[8] => out.DATAB
d1[9] => out.DATAB
d1[10] => out.DATAB
d1[11] => out.DATAB
d1[12] => out.DATAB
d1[13] => out.DATAB
d1[14] => out.DATAB
d1[15] => out.DATAB
d1[16] => out.DATAB
d1[17] => out.DATAB
d1[18] => out.DATAB
d1[19] => out.DATAB
d1[20] => out.DATAB
d1[21] => out.DATAB
d1[22] => out.DATAB
d1[23] => out.DATAB
d1[24] => out.DATAB
d1[25] => out.DATAB
d1[26] => out.DATAB
d1[27] => out.DATAB
d1[28] => out.DATAB
d1[29] => out.DATAB
d1[30] => out.DATAB
d1[31] => out.DATAB
d2[0] => out.DATAA
d2[1] => out.DATAA
d2[2] => out.DATAA
d2[3] => out.DATAA
d2[4] => out.DATAA
d2[5] => out.DATAA
d2[6] => out.DATAA
d2[7] => out.DATAA
d2[8] => out.DATAA
d2[9] => out.DATAA
d2[10] => out.DATAA
d2[11] => out.DATAA
d2[12] => out.DATAA
d2[13] => out.DATAA
d2[14] => out.DATAA
d2[15] => out.DATAA
d2[16] => out.DATAA
d2[17] => out.DATAA
d2[18] => out.DATAA
d2[19] => out.DATAA
d2[20] => out.DATAA
d2[21] => out.DATAA
d2[22] => out.DATAA
d2[23] => out.DATAA
d2[24] => out.DATAA
d2[25] => out.DATAA
d2[26] => out.DATAA
d2[27] => out.DATAA
d2[28] => out.DATAA
d2[29] => out.DATAA
d2[30] => out.DATAA
d2[31] => out.DATAA
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|MUX_2:SrcBEMux_Unit
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit
A[0] => A[0].IN10
A[1] => A[1].IN10
A[2] => A[2].IN10
A[3] => A[3].IN10
A[4] => A[4].IN10
A[5] => A[5].IN10
A[6] => A[6].IN10
A[7] => A[7].IN10
A[8] => A[8].IN10
A[9] => A[9].IN10
A[10] => A[10].IN10
A[11] => A[11].IN10
A[12] => A[12].IN10
A[13] => A[13].IN10
A[14] => A[14].IN10
A[15] => A[15].IN10
A[16] => A[16].IN10
A[17] => A[17].IN10
A[18] => A[18].IN10
A[19] => A[19].IN10
A[20] => A[20].IN10
A[21] => A[21].IN10
A[22] => A[22].IN10
A[23] => A[23].IN10
A[24] => A[24].IN10
A[25] => A[25].IN10
A[26] => A[26].IN10
A[27] => A[27].IN10
A[28] => A[28].IN10
A[29] => A[29].IN10
A[30] => A[30].IN10
A[31] => A[31].IN10
B[0] => B[0].IN7
B[1] => B[1].IN7
B[2] => B[2].IN7
B[3] => B[3].IN7
B[4] => B[4].IN7
B[5] => B[5].IN7
B[6] => B[6].IN7
B[7] => B[7].IN7
B[8] => B[8].IN7
B[9] => B[9].IN7
B[10] => B[10].IN7
B[11] => B[11].IN7
B[12] => B[12].IN7
B[13] => B[13].IN7
B[14] => B[14].IN7
B[15] => B[15].IN7
B[16] => B[16].IN7
B[17] => B[17].IN7
B[18] => B[18].IN7
B[19] => B[19].IN7
B[20] => B[20].IN7
B[21] => B[21].IN7
B[22] => B[22].IN7
B[23] => B[23].IN7
B[24] => B[24].IN7
B[25] => B[25].IN7
B[26] => B[26].IN7
B[27] => B[27].IN7
B[28] => B[28].IN7
B[29] => B[29].IN7
B[30] => B[30].IN7
B[31] => B[31].IN7
ALUControl[0] => ALUControl[0].IN4
ALUControl[1] => ALUControl[1].IN3
ALUControl[2] => ALUControl[2].IN3
ALUControl[3] => ALUControl[3].IN3
Flags[0] <= flags:flags_F.port6
Flags[1] <= flags:flags_F.port6
Flags[2] <= flags:flags_F.port6
Flags[3] <= flags:flags_F.port6
RESULT[0] <= RESULT[0].DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= RESULT[1].DB_MAX_OUTPUT_PORT_TYPE
RESULT[2] <= RESULT[2].DB_MAX_OUTPUT_PORT_TYPE
RESULT[3] <= RESULT[3].DB_MAX_OUTPUT_PORT_TYPE
RESULT[4] <= RESULT[4].DB_MAX_OUTPUT_PORT_TYPE
RESULT[5] <= RESULT[5].DB_MAX_OUTPUT_PORT_TYPE
RESULT[6] <= RESULT[6].DB_MAX_OUTPUT_PORT_TYPE
RESULT[7] <= RESULT[7].DB_MAX_OUTPUT_PORT_TYPE
RESULT[8] <= RESULT[8].DB_MAX_OUTPUT_PORT_TYPE
RESULT[9] <= RESULT[9].DB_MAX_OUTPUT_PORT_TYPE
RESULT[10] <= RESULT[10].DB_MAX_OUTPUT_PORT_TYPE
RESULT[11] <= RESULT[11].DB_MAX_OUTPUT_PORT_TYPE
RESULT[12] <= RESULT[12].DB_MAX_OUTPUT_PORT_TYPE
RESULT[13] <= RESULT[13].DB_MAX_OUTPUT_PORT_TYPE
RESULT[14] <= RESULT[14].DB_MAX_OUTPUT_PORT_TYPE
RESULT[15] <= RESULT[15].DB_MAX_OUTPUT_PORT_TYPE
RESULT[16] <= RESULT[16].DB_MAX_OUTPUT_PORT_TYPE
RESULT[17] <= RESULT[17].DB_MAX_OUTPUT_PORT_TYPE
RESULT[18] <= RESULT[18].DB_MAX_OUTPUT_PORT_TYPE
RESULT[19] <= RESULT[19].DB_MAX_OUTPUT_PORT_TYPE
RESULT[20] <= RESULT[20].DB_MAX_OUTPUT_PORT_TYPE
RESULT[21] <= RESULT[21].DB_MAX_OUTPUT_PORT_TYPE
RESULT[22] <= RESULT[22].DB_MAX_OUTPUT_PORT_TYPE
RESULT[23] <= RESULT[23].DB_MAX_OUTPUT_PORT_TYPE
RESULT[24] <= RESULT[24].DB_MAX_OUTPUT_PORT_TYPE
RESULT[25] <= RESULT[25].DB_MAX_OUTPUT_PORT_TYPE
RESULT[26] <= RESULT[26].DB_MAX_OUTPUT_PORT_TYPE
RESULT[27] <= RESULT[27].DB_MAX_OUTPUT_PORT_TYPE
RESULT[28] <= RESULT[28].DB_MAX_OUTPUT_PORT_TYPE
RESULT[29] <= RESULT[29].DB_MAX_OUTPUT_PORT_TYPE
RESULT[30] <= RESULT[30].DB_MAX_OUTPUT_PORT_TYPE
RESULT[31] <= RESULT[31].DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|mux_Sumador:mux_S
B[0] => OUT.DATAA
B[1] => OUT.DATAA
B[2] => OUT.DATAA
B[3] => OUT.DATAA
B[4] => OUT.DATAA
B[5] => OUT.DATAA
B[6] => OUT.DATAA
B[7] => OUT.DATAA
B[8] => OUT.DATAA
B[9] => OUT.DATAA
B[10] => OUT.DATAA
B[11] => OUT.DATAA
B[12] => OUT.DATAA
B[13] => OUT.DATAA
B[14] => OUT.DATAA
B[15] => OUT.DATAA
B[16] => OUT.DATAA
B[17] => OUT.DATAA
B[18] => OUT.DATAA
B[19] => OUT.DATAA
B[20] => OUT.DATAA
B[21] => OUT.DATAA
B[22] => OUT.DATAA
B[23] => OUT.DATAA
B[24] => OUT.DATAA
B[25] => OUT.DATAA
B[26] => OUT.DATAA
B[27] => OUT.DATAA
B[28] => OUT.DATAA
B[29] => OUT.DATAA
B[30] => OUT.DATAA
B[31] => OUT.DATAA
NOT_B[0] => OUT.DATAB
NOT_B[1] => OUT.DATAB
NOT_B[2] => OUT.DATAB
NOT_B[3] => OUT.DATAB
NOT_B[4] => OUT.DATAB
NOT_B[5] => OUT.DATAB
NOT_B[6] => OUT.DATAB
NOT_B[7] => OUT.DATAB
NOT_B[8] => OUT.DATAB
NOT_B[9] => OUT.DATAB
NOT_B[10] => OUT.DATAB
NOT_B[11] => OUT.DATAB
NOT_B[12] => OUT.DATAB
NOT_B[13] => OUT.DATAB
NOT_B[14] => OUT.DATAB
NOT_B[15] => OUT.DATAB
NOT_B[16] => OUT.DATAB
NOT_B[17] => OUT.DATAB
NOT_B[18] => OUT.DATAB
NOT_B[19] => OUT.DATAB
NOT_B[20] => OUT.DATAB
NOT_B[21] => OUT.DATAB
NOT_B[22] => OUT.DATAB
NOT_B[23] => OUT.DATAB
NOT_B[24] => OUT.DATAB
NOT_B[25] => OUT.DATAB
NOT_B[26] => OUT.DATAB
NOT_B[27] => OUT.DATAB
NOT_B[28] => OUT.DATAB
NOT_B[29] => OUT.DATAB
NOT_B[30] => OUT.DATAB
NOT_B[31] => OUT.DATAB
SELECTOR[0] => Equal0.IN7
SELECTOR[1] => Equal0.IN6
SELECTOR[2] => Equal0.IN5
SELECTOR[3] => Equal0.IN4
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= OUT.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|sumador:suma_F
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|and_A:and_F
a[0] => s.IN0
a[1] => s.IN0
a[2] => s.IN0
a[3] => s.IN0
a[4] => s.IN0
a[5] => s.IN0
a[6] => s.IN0
a[7] => s.IN0
a[8] => s.IN0
a[9] => s.IN0
a[10] => s.IN0
a[11] => s.IN0
a[12] => s.IN0
a[13] => s.IN0
a[14] => s.IN0
a[15] => s.IN0
a[16] => s.IN0
a[17] => s.IN0
a[18] => s.IN0
a[19] => s.IN0
a[20] => s.IN0
a[21] => s.IN0
a[22] => s.IN0
a[23] => s.IN0
a[24] => s.IN0
a[25] => s.IN0
a[26] => s.IN0
a[27] => s.IN0
a[28] => s.IN0
a[29] => s.IN0
a[30] => s.IN0
a[31] => s.IN0
b[0] => s.IN1
b[1] => s.IN1
b[2] => s.IN1
b[3] => s.IN1
b[4] => s.IN1
b[5] => s.IN1
b[6] => s.IN1
b[7] => s.IN1
b[8] => s.IN1
b[9] => s.IN1
b[10] => s.IN1
b[11] => s.IN1
b[12] => s.IN1
b[13] => s.IN1
b[14] => s.IN1
b[15] => s.IN1
b[16] => s.IN1
b[17] => s.IN1
b[18] => s.IN1
b[19] => s.IN1
b[20] => s.IN1
b[21] => s.IN1
b[22] => s.IN1
b[23] => s.IN1
b[24] => s.IN1
b[25] => s.IN1
b[26] => s.IN1
b[27] => s.IN1
b[28] => s.IN1
b[29] => s.IN1
b[30] => s.IN1
b[31] => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|or_A:or_F
a[0] => s.IN0
a[1] => s.IN0
a[2] => s.IN0
a[3] => s.IN0
a[4] => s.IN0
a[5] => s.IN0
a[6] => s.IN0
a[7] => s.IN0
a[8] => s.IN0
a[9] => s.IN0
a[10] => s.IN0
a[11] => s.IN0
a[12] => s.IN0
a[13] => s.IN0
a[14] => s.IN0
a[15] => s.IN0
a[16] => s.IN0
a[17] => s.IN0
a[18] => s.IN0
a[19] => s.IN0
a[20] => s.IN0
a[21] => s.IN0
a[22] => s.IN0
a[23] => s.IN0
a[24] => s.IN0
a[25] => s.IN0
a[26] => s.IN0
a[27] => s.IN0
a[28] => s.IN0
a[29] => s.IN0
a[30] => s.IN0
a[31] => s.IN0
b[0] => s.IN1
b[1] => s.IN1
b[2] => s.IN1
b[3] => s.IN1
b[4] => s.IN1
b[5] => s.IN1
b[6] => s.IN1
b[7] => s.IN1
b[8] => s.IN1
b[9] => s.IN1
b[10] => s.IN1
b[11] => s.IN1
b[12] => s.IN1
b[13] => s.IN1
b[14] => s.IN1
b[15] => s.IN1
b[16] => s.IN1
b[17] => s.IN1
b[18] => s.IN1
b[19] => s.IN1
b[20] => s.IN1
b[21] => s.IN1
b[22] => s.IN1
b[23] => s.IN1
b[24] => s.IN1
b[25] => s.IN1
b[26] => s.IN1
b[27] => s.IN1
b[28] => s.IN1
b[29] => s.IN1
b[30] => s.IN1
b[31] => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|xor_A:xor_F
a[0] => s.IN0
a[1] => s.IN0
a[2] => s.IN0
a[3] => s.IN0
a[4] => s.IN0
a[5] => s.IN0
a[6] => s.IN0
a[7] => s.IN0
a[8] => s.IN0
a[9] => s.IN0
a[10] => s.IN0
a[11] => s.IN0
a[12] => s.IN0
a[13] => s.IN0
a[14] => s.IN0
a[15] => s.IN0
a[16] => s.IN0
a[17] => s.IN0
a[18] => s.IN0
a[19] => s.IN0
a[20] => s.IN0
a[21] => s.IN0
a[22] => s.IN0
a[23] => s.IN0
a[24] => s.IN0
a[25] => s.IN0
a[26] => s.IN0
a[27] => s.IN0
a[28] => s.IN0
a[29] => s.IN0
a[30] => s.IN0
a[31] => s.IN0
b[0] => s.IN1
b[1] => s.IN1
b[2] => s.IN1
b[3] => s.IN1
b[4] => s.IN1
b[5] => s.IN1
b[6] => s.IN1
b[7] => s.IN1
b[8] => s.IN1
b[9] => s.IN1
b[10] => s.IN1
b[11] => s.IN1
b[12] => s.IN1
b[13] => s.IN1
b[14] => s.IN1
b[15] => s.IN1
b[16] => s.IN1
b[17] => s.IN1
b[18] => s.IN1
b[19] => s.IN1
b[20] => s.IN1
b[21] => s.IN1
b[22] => s.IN1
b[23] => s.IN1
b[24] => s.IN1
b[25] => s.IN1
b[26] => s.IN1
b[27] => s.IN1
b[28] => s.IN1
b[29] => s.IN1
b[30] => s.IN1
b[31] => s.IN1
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|not_A:not_F
a[0] => s[0].DATAIN
a[1] => s[1].DATAIN
a[2] => s[2].DATAIN
a[3] => s[3].DATAIN
a[4] => s[4].DATAIN
a[5] => s[5].DATAIN
a[6] => s[6].DATAIN
a[7] => s[7].DATAIN
a[8] => s[8].DATAIN
a[9] => s[9].DATAIN
a[10] => s[10].DATAIN
a[11] => s[11].DATAIN
a[12] => s[12].DATAIN
a[13] => s[13].DATAIN
a[14] => s[14].DATAIN
a[15] => s[15].DATAIN
a[16] => s[16].DATAIN
a[17] => s[17].DATAIN
a[18] => s[18].DATAIN
a[19] => s[19].DATAIN
a[20] => s[20].DATAIN
a[21] => s[21].DATAIN
a[22] => s[22].DATAIN
a[23] => s[23].DATAIN
a[24] => s[24].DATAIN
a[25] => s[25].DATAIN
a[26] => s[26].DATAIN
a[27] => s[27].DATAIN
a[28] => s[28].DATAIN
a[29] => s[29].DATAIN
a[30] => s[30].DATAIN
a[31] => s[31].DATAIN
s[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
s[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
s[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
s[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
s[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
s[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
s[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
s[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
s[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
s[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
s[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
s[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
s[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
s[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
s[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
s[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
s[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
s[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
s[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
s[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
s[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
s[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
s[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
s[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
s[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|left_shift_arithmetic:lsa
a[0] => s[1].DATAIN
a[1] => s[2].DATAIN
a[2] => s[3].DATAIN
a[3] => s[4].DATAIN
a[4] => s[5].DATAIN
a[5] => s[6].DATAIN
a[6] => s[7].DATAIN
a[7] => s[8].DATAIN
a[8] => s[9].DATAIN
a[9] => s[10].DATAIN
a[10] => s[11].DATAIN
a[11] => s[12].DATAIN
a[12] => s[13].DATAIN
a[13] => s[14].DATAIN
a[14] => s[15].DATAIN
a[15] => s[16].DATAIN
a[16] => s[17].DATAIN
a[17] => s[18].DATAIN
a[18] => s[19].DATAIN
a[19] => s[20].DATAIN
a[20] => s[21].DATAIN
a[21] => s[22].DATAIN
a[22] => s[23].DATAIN
a[23] => s[24].DATAIN
a[24] => s[25].DATAIN
a[25] => s[26].DATAIN
a[26] => s[27].DATAIN
a[27] => s[28].DATAIN
a[28] => s[29].DATAIN
a[29] => s[30].DATAIN
a[30] => s[31].DATAIN
a[31] => ~NO_FANOUT~
s[0] <= <GND>
s[1] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
s[8] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
s[9] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
s[10] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
s[11] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
s[12] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
s[13] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
s[14] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
s[15] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
s[16] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
s[17] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
s[18] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
s[19] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
s[20] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
s[21] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
s[22] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
s[23] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
s[24] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
s[25] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
s[26] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
s[27] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
s[28] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
s[29] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
s[30] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
s[31] <= a[30].DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|right_shift_arithmetic:rsa
a[0] => ~NO_FANOUT~
a[1] => s[0].DATAIN
a[2] => s[1].DATAIN
a[3] => s[2].DATAIN
a[4] => s[3].DATAIN
a[5] => s[4].DATAIN
a[6] => s[5].DATAIN
a[7] => s[6].DATAIN
a[8] => s[7].DATAIN
a[9] => s[8].DATAIN
a[10] => s[9].DATAIN
a[11] => s[10].DATAIN
a[12] => s[11].DATAIN
a[13] => s[12].DATAIN
a[14] => s[13].DATAIN
a[15] => s[14].DATAIN
a[16] => s[15].DATAIN
a[17] => s[16].DATAIN
a[18] => s[17].DATAIN
a[19] => s[18].DATAIN
a[20] => s[19].DATAIN
a[21] => s[20].DATAIN
a[22] => s[21].DATAIN
a[23] => s[22].DATAIN
a[24] => s[23].DATAIN
a[25] => s[24].DATAIN
a[26] => s[25].DATAIN
a[27] => s[26].DATAIN
a[28] => s[27].DATAIN
a[29] => s[28].DATAIN
a[30] => s[29].DATAIN
a[31] => s[30].DATAIN
a[31] => s[31].DATAIN
s[0] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
s[8] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
s[9] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
s[10] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
s[11] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
s[12] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
s[13] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
s[14] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
s[15] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
s[16] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
s[17] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
s[18] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
s[19] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
s[20] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
s[21] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
s[22] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
s[23] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
s[24] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
s[25] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
s[26] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
s[27] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
s[28] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
s[29] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
s[30] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
s[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|left_shift_logic:lsl
a[0] => ShiftLeft0.IN32
a[1] => ShiftLeft0.IN31
a[2] => ShiftLeft0.IN30
a[3] => ShiftLeft0.IN29
a[4] => ShiftLeft0.IN28
a[5] => ShiftLeft0.IN27
a[6] => ShiftLeft0.IN26
a[7] => ShiftLeft0.IN25
a[8] => ShiftLeft0.IN24
a[9] => ShiftLeft0.IN23
a[10] => ShiftLeft0.IN22
a[11] => ShiftLeft0.IN21
a[12] => ShiftLeft0.IN20
a[13] => ShiftLeft0.IN19
a[14] => ShiftLeft0.IN18
a[15] => ShiftLeft0.IN17
a[16] => ShiftLeft0.IN16
a[17] => ShiftLeft0.IN15
a[18] => ShiftLeft0.IN14
a[19] => ShiftLeft0.IN13
a[20] => ShiftLeft0.IN12
a[21] => ShiftLeft0.IN11
a[22] => ShiftLeft0.IN10
a[23] => ShiftLeft0.IN9
a[24] => ShiftLeft0.IN8
a[25] => ShiftLeft0.IN7
a[26] => ShiftLeft0.IN6
a[27] => ShiftLeft0.IN5
a[28] => ShiftLeft0.IN4
a[29] => ShiftLeft0.IN3
a[30] => ShiftLeft0.IN2
a[31] => ShiftLeft0.IN1
b[0] => ShiftLeft0.IN64
b[1] => ShiftLeft0.IN63
b[2] => ShiftLeft0.IN62
b[3] => ShiftLeft0.IN61
b[4] => ShiftLeft0.IN60
b[5] => ShiftLeft0.IN59
b[6] => ShiftLeft0.IN58
b[7] => ShiftLeft0.IN57
b[8] => ShiftLeft0.IN56
b[9] => ShiftLeft0.IN55
b[10] => ShiftLeft0.IN54
b[11] => ShiftLeft0.IN53
b[12] => ShiftLeft0.IN52
b[13] => ShiftLeft0.IN51
b[14] => ShiftLeft0.IN50
b[15] => ShiftLeft0.IN49
b[16] => ShiftLeft0.IN48
b[17] => ShiftLeft0.IN47
b[18] => ShiftLeft0.IN46
b[19] => ShiftLeft0.IN45
b[20] => ShiftLeft0.IN44
b[21] => ShiftLeft0.IN43
b[22] => ShiftLeft0.IN42
b[23] => ShiftLeft0.IN41
b[24] => ShiftLeft0.IN40
b[25] => ShiftLeft0.IN39
b[26] => ShiftLeft0.IN38
b[27] => ShiftLeft0.IN37
b[28] => ShiftLeft0.IN36
b[29] => ShiftLeft0.IN35
b[30] => ShiftLeft0.IN34
b[31] => ShiftLeft0.IN33
s[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|right_shift_logic:rsl
a[0] => ShiftRight0.IN32
a[1] => ShiftRight0.IN31
a[2] => ShiftRight0.IN30
a[3] => ShiftRight0.IN29
a[4] => ShiftRight0.IN28
a[5] => ShiftRight0.IN27
a[6] => ShiftRight0.IN26
a[7] => ShiftRight0.IN25
a[8] => ShiftRight0.IN24
a[9] => ShiftRight0.IN23
a[10] => ShiftRight0.IN22
a[11] => ShiftRight0.IN21
a[12] => ShiftRight0.IN20
a[13] => ShiftRight0.IN19
a[14] => ShiftRight0.IN18
a[15] => ShiftRight0.IN17
a[16] => ShiftRight0.IN16
a[17] => ShiftRight0.IN15
a[18] => ShiftRight0.IN14
a[19] => ShiftRight0.IN13
a[20] => ShiftRight0.IN12
a[21] => ShiftRight0.IN11
a[22] => ShiftRight0.IN10
a[23] => ShiftRight0.IN9
a[24] => ShiftRight0.IN8
a[25] => ShiftRight0.IN7
a[26] => ShiftRight0.IN6
a[27] => ShiftRight0.IN5
a[28] => ShiftRight0.IN4
a[29] => ShiftRight0.IN3
a[30] => ShiftRight0.IN2
a[31] => ShiftRight0.IN1
b[0] => ShiftRight0.IN64
b[1] => ShiftRight0.IN63
b[2] => ShiftRight0.IN62
b[3] => ShiftRight0.IN61
b[4] => ShiftRight0.IN60
b[5] => ShiftRight0.IN59
b[6] => ShiftRight0.IN58
b[7] => ShiftRight0.IN57
b[8] => ShiftRight0.IN56
b[9] => ShiftRight0.IN55
b[10] => ShiftRight0.IN54
b[11] => ShiftRight0.IN53
b[12] => ShiftRight0.IN52
b[13] => ShiftRight0.IN51
b[14] => ShiftRight0.IN50
b[15] => ShiftRight0.IN49
b[16] => ShiftRight0.IN48
b[17] => ShiftRight0.IN47
b[18] => ShiftRight0.IN46
b[19] => ShiftRight0.IN45
b[20] => ShiftRight0.IN44
b[21] => ShiftRight0.IN43
b[22] => ShiftRight0.IN42
b[23] => ShiftRight0.IN41
b[24] => ShiftRight0.IN40
b[25] => ShiftRight0.IN39
b[26] => ShiftRight0.IN38
b[27] => ShiftRight0.IN37
b[28] => ShiftRight0.IN36
b[29] => ShiftRight0.IN35
b[30] => ShiftRight0.IN34
b[31] => ShiftRight0.IN33
s[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|mux_ALU:mux_F
SUMA[0] => Mux31.IN6
SUMA[1] => Mux30.IN6
SUMA[2] => Mux29.IN6
SUMA[3] => Mux28.IN6
SUMA[4] => Mux27.IN6
SUMA[5] => Mux26.IN6
SUMA[6] => Mux25.IN6
SUMA[7] => Mux24.IN6
SUMA[8] => Mux23.IN6
SUMA[9] => Mux22.IN6
SUMA[10] => Mux21.IN6
SUMA[11] => Mux20.IN6
SUMA[12] => Mux19.IN6
SUMA[13] => Mux18.IN6
SUMA[14] => Mux17.IN6
SUMA[15] => Mux16.IN6
SUMA[16] => Mux15.IN6
SUMA[17] => Mux14.IN6
SUMA[18] => Mux13.IN6
SUMA[19] => Mux12.IN6
SUMA[20] => Mux11.IN6
SUMA[21] => Mux10.IN6
SUMA[22] => Mux9.IN6
SUMA[23] => Mux8.IN6
SUMA[24] => Mux7.IN6
SUMA[25] => Mux6.IN6
SUMA[26] => Mux5.IN6
SUMA[27] => Mux4.IN6
SUMA[28] => Mux3.IN6
SUMA[29] => Mux2.IN6
SUMA[30] => Mux1.IN6
SUMA[31] => Mux0.IN6
RESTA[0] => Mux31.IN7
RESTA[1] => Mux30.IN7
RESTA[2] => Mux29.IN7
RESTA[3] => Mux28.IN7
RESTA[4] => Mux27.IN7
RESTA[5] => Mux26.IN7
RESTA[6] => Mux25.IN7
RESTA[7] => Mux24.IN7
RESTA[8] => Mux23.IN7
RESTA[9] => Mux22.IN7
RESTA[10] => Mux21.IN7
RESTA[11] => Mux20.IN7
RESTA[12] => Mux19.IN7
RESTA[13] => Mux18.IN7
RESTA[14] => Mux17.IN7
RESTA[15] => Mux16.IN7
RESTA[16] => Mux15.IN7
RESTA[17] => Mux14.IN7
RESTA[18] => Mux13.IN7
RESTA[19] => Mux12.IN7
RESTA[20] => Mux11.IN7
RESTA[21] => Mux10.IN7
RESTA[22] => Mux9.IN7
RESTA[23] => Mux8.IN7
RESTA[24] => Mux7.IN7
RESTA[25] => Mux6.IN7
RESTA[26] => Mux5.IN7
RESTA[27] => Mux4.IN7
RESTA[28] => Mux3.IN7
RESTA[29] => Mux2.IN7
RESTA[30] => Mux1.IN7
RESTA[31] => Mux0.IN7
AND[0] => Mux31.IN8
AND[1] => Mux30.IN8
AND[2] => Mux29.IN8
AND[3] => Mux28.IN8
AND[4] => Mux27.IN8
AND[5] => Mux26.IN8
AND[6] => Mux25.IN8
AND[7] => Mux24.IN8
AND[8] => Mux23.IN8
AND[9] => Mux22.IN8
AND[10] => Mux21.IN8
AND[11] => Mux20.IN8
AND[12] => Mux19.IN8
AND[13] => Mux18.IN8
AND[14] => Mux17.IN8
AND[15] => Mux16.IN8
AND[16] => Mux15.IN8
AND[17] => Mux14.IN8
AND[18] => Mux13.IN8
AND[19] => Mux12.IN8
AND[20] => Mux11.IN8
AND[21] => Mux10.IN8
AND[22] => Mux9.IN8
AND[23] => Mux8.IN8
AND[24] => Mux7.IN8
AND[25] => Mux6.IN8
AND[26] => Mux5.IN8
AND[27] => Mux4.IN8
AND[28] => Mux3.IN8
AND[29] => Mux2.IN8
AND[30] => Mux1.IN8
AND[31] => Mux0.IN8
OR[0] => Mux31.IN9
OR[1] => Mux30.IN9
OR[2] => Mux29.IN9
OR[3] => Mux28.IN9
OR[4] => Mux27.IN9
OR[5] => Mux26.IN9
OR[6] => Mux25.IN9
OR[7] => Mux24.IN9
OR[8] => Mux23.IN9
OR[9] => Mux22.IN9
OR[10] => Mux21.IN9
OR[11] => Mux20.IN9
OR[12] => Mux19.IN9
OR[13] => Mux18.IN9
OR[14] => Mux17.IN9
OR[15] => Mux16.IN9
OR[16] => Mux15.IN9
OR[17] => Mux14.IN9
OR[18] => Mux13.IN9
OR[19] => Mux12.IN9
OR[20] => Mux11.IN9
OR[21] => Mux10.IN9
OR[22] => Mux9.IN9
OR[23] => Mux8.IN9
OR[24] => Mux7.IN9
OR[25] => Mux6.IN9
OR[26] => Mux5.IN9
OR[27] => Mux4.IN9
OR[28] => Mux3.IN9
OR[29] => Mux2.IN9
OR[30] => Mux1.IN9
OR[31] => Mux0.IN9
XOR[0] => Mux31.IN10
XOR[1] => Mux30.IN10
XOR[2] => Mux29.IN10
XOR[3] => Mux28.IN10
XOR[4] => Mux27.IN10
XOR[5] => Mux26.IN10
XOR[6] => Mux25.IN10
XOR[7] => Mux24.IN10
XOR[8] => Mux23.IN10
XOR[9] => Mux22.IN10
XOR[10] => Mux21.IN10
XOR[11] => Mux20.IN10
XOR[12] => Mux19.IN10
XOR[13] => Mux18.IN10
XOR[14] => Mux17.IN10
XOR[15] => Mux16.IN10
XOR[16] => Mux15.IN10
XOR[17] => Mux14.IN10
XOR[18] => Mux13.IN10
XOR[19] => Mux12.IN10
XOR[20] => Mux11.IN10
XOR[21] => Mux10.IN10
XOR[22] => Mux9.IN10
XOR[23] => Mux8.IN10
XOR[24] => Mux7.IN10
XOR[25] => Mux6.IN10
XOR[26] => Mux5.IN10
XOR[27] => Mux4.IN10
XOR[28] => Mux3.IN10
XOR[29] => Mux2.IN10
XOR[30] => Mux1.IN10
XOR[31] => Mux0.IN10
NOT[0] => Mux31.IN11
NOT[1] => Mux30.IN11
NOT[2] => Mux29.IN11
NOT[3] => Mux28.IN11
NOT[4] => Mux27.IN11
NOT[5] => Mux26.IN11
NOT[6] => Mux25.IN11
NOT[7] => Mux24.IN11
NOT[8] => Mux23.IN11
NOT[9] => Mux22.IN11
NOT[10] => Mux21.IN11
NOT[11] => Mux20.IN11
NOT[12] => Mux19.IN11
NOT[13] => Mux18.IN11
NOT[14] => Mux17.IN11
NOT[15] => Mux16.IN11
NOT[16] => Mux15.IN11
NOT[17] => Mux14.IN11
NOT[18] => Mux13.IN11
NOT[19] => Mux12.IN11
NOT[20] => Mux11.IN11
NOT[21] => Mux10.IN11
NOT[22] => Mux9.IN11
NOT[23] => Mux8.IN11
NOT[24] => Mux7.IN11
NOT[25] => Mux6.IN11
NOT[26] => Mux5.IN11
NOT[27] => Mux4.IN11
NOT[28] => Mux3.IN11
NOT[29] => Mux2.IN11
NOT[30] => Mux1.IN11
NOT[31] => Mux0.IN11
LEFT_SHIFT_ARITH[0] => Mux31.IN12
LEFT_SHIFT_ARITH[1] => Mux30.IN12
LEFT_SHIFT_ARITH[2] => Mux29.IN12
LEFT_SHIFT_ARITH[3] => Mux28.IN12
LEFT_SHIFT_ARITH[4] => Mux27.IN12
LEFT_SHIFT_ARITH[5] => Mux26.IN12
LEFT_SHIFT_ARITH[6] => Mux25.IN12
LEFT_SHIFT_ARITH[7] => Mux24.IN12
LEFT_SHIFT_ARITH[8] => Mux23.IN12
LEFT_SHIFT_ARITH[9] => Mux22.IN12
LEFT_SHIFT_ARITH[10] => Mux21.IN12
LEFT_SHIFT_ARITH[11] => Mux20.IN12
LEFT_SHIFT_ARITH[12] => Mux19.IN12
LEFT_SHIFT_ARITH[13] => Mux18.IN12
LEFT_SHIFT_ARITH[14] => Mux17.IN12
LEFT_SHIFT_ARITH[15] => Mux16.IN12
LEFT_SHIFT_ARITH[16] => Mux15.IN12
LEFT_SHIFT_ARITH[17] => Mux14.IN12
LEFT_SHIFT_ARITH[18] => Mux13.IN12
LEFT_SHIFT_ARITH[19] => Mux12.IN12
LEFT_SHIFT_ARITH[20] => Mux11.IN12
LEFT_SHIFT_ARITH[21] => Mux10.IN12
LEFT_SHIFT_ARITH[22] => Mux9.IN12
LEFT_SHIFT_ARITH[23] => Mux8.IN12
LEFT_SHIFT_ARITH[24] => Mux7.IN12
LEFT_SHIFT_ARITH[25] => Mux6.IN12
LEFT_SHIFT_ARITH[26] => Mux5.IN12
LEFT_SHIFT_ARITH[27] => Mux4.IN12
LEFT_SHIFT_ARITH[28] => Mux3.IN12
LEFT_SHIFT_ARITH[29] => Mux2.IN12
LEFT_SHIFT_ARITH[30] => Mux1.IN12
LEFT_SHIFT_ARITH[31] => Mux0.IN12
RIGHT_SHIFT_ARITH[0] => Mux31.IN13
RIGHT_SHIFT_ARITH[1] => Mux30.IN13
RIGHT_SHIFT_ARITH[2] => Mux29.IN13
RIGHT_SHIFT_ARITH[3] => Mux28.IN13
RIGHT_SHIFT_ARITH[4] => Mux27.IN13
RIGHT_SHIFT_ARITH[5] => Mux26.IN13
RIGHT_SHIFT_ARITH[6] => Mux25.IN13
RIGHT_SHIFT_ARITH[7] => Mux24.IN13
RIGHT_SHIFT_ARITH[8] => Mux23.IN13
RIGHT_SHIFT_ARITH[9] => Mux22.IN13
RIGHT_SHIFT_ARITH[10] => Mux21.IN13
RIGHT_SHIFT_ARITH[11] => Mux20.IN13
RIGHT_SHIFT_ARITH[12] => Mux19.IN13
RIGHT_SHIFT_ARITH[13] => Mux18.IN13
RIGHT_SHIFT_ARITH[14] => Mux17.IN13
RIGHT_SHIFT_ARITH[15] => Mux16.IN13
RIGHT_SHIFT_ARITH[16] => Mux15.IN13
RIGHT_SHIFT_ARITH[17] => Mux14.IN13
RIGHT_SHIFT_ARITH[18] => Mux13.IN13
RIGHT_SHIFT_ARITH[19] => Mux12.IN13
RIGHT_SHIFT_ARITH[20] => Mux11.IN13
RIGHT_SHIFT_ARITH[21] => Mux10.IN13
RIGHT_SHIFT_ARITH[22] => Mux9.IN13
RIGHT_SHIFT_ARITH[23] => Mux8.IN13
RIGHT_SHIFT_ARITH[24] => Mux7.IN13
RIGHT_SHIFT_ARITH[25] => Mux6.IN13
RIGHT_SHIFT_ARITH[26] => Mux5.IN13
RIGHT_SHIFT_ARITH[27] => Mux4.IN13
RIGHT_SHIFT_ARITH[28] => Mux3.IN13
RIGHT_SHIFT_ARITH[29] => Mux2.IN13
RIGHT_SHIFT_ARITH[30] => Mux1.IN13
RIGHT_SHIFT_ARITH[31] => Mux0.IN13
LEFT_SHIFT_LOGIC[0] => Mux31.IN14
LEFT_SHIFT_LOGIC[1] => Mux30.IN14
LEFT_SHIFT_LOGIC[2] => Mux29.IN14
LEFT_SHIFT_LOGIC[3] => Mux28.IN14
LEFT_SHIFT_LOGIC[4] => Mux27.IN14
LEFT_SHIFT_LOGIC[5] => Mux26.IN14
LEFT_SHIFT_LOGIC[6] => Mux25.IN14
LEFT_SHIFT_LOGIC[7] => Mux24.IN14
LEFT_SHIFT_LOGIC[8] => Mux23.IN14
LEFT_SHIFT_LOGIC[9] => Mux22.IN14
LEFT_SHIFT_LOGIC[10] => Mux21.IN14
LEFT_SHIFT_LOGIC[11] => Mux20.IN14
LEFT_SHIFT_LOGIC[12] => Mux19.IN14
LEFT_SHIFT_LOGIC[13] => Mux18.IN14
LEFT_SHIFT_LOGIC[14] => Mux17.IN14
LEFT_SHIFT_LOGIC[15] => Mux16.IN14
LEFT_SHIFT_LOGIC[16] => Mux15.IN14
LEFT_SHIFT_LOGIC[17] => Mux14.IN14
LEFT_SHIFT_LOGIC[18] => Mux13.IN14
LEFT_SHIFT_LOGIC[19] => Mux12.IN14
LEFT_SHIFT_LOGIC[20] => Mux11.IN14
LEFT_SHIFT_LOGIC[21] => Mux10.IN14
LEFT_SHIFT_LOGIC[22] => Mux9.IN14
LEFT_SHIFT_LOGIC[23] => Mux8.IN14
LEFT_SHIFT_LOGIC[24] => Mux7.IN14
LEFT_SHIFT_LOGIC[25] => Mux6.IN14
LEFT_SHIFT_LOGIC[26] => Mux5.IN14
LEFT_SHIFT_LOGIC[27] => Mux4.IN14
LEFT_SHIFT_LOGIC[28] => Mux3.IN14
LEFT_SHIFT_LOGIC[29] => Mux2.IN14
LEFT_SHIFT_LOGIC[30] => Mux1.IN14
LEFT_SHIFT_LOGIC[31] => Mux0.IN14
RIGHT_SHIFT_LOGIC[0] => Mux31.IN15
RIGHT_SHIFT_LOGIC[1] => Mux30.IN15
RIGHT_SHIFT_LOGIC[2] => Mux29.IN15
RIGHT_SHIFT_LOGIC[3] => Mux28.IN15
RIGHT_SHIFT_LOGIC[4] => Mux27.IN15
RIGHT_SHIFT_LOGIC[5] => Mux26.IN15
RIGHT_SHIFT_LOGIC[6] => Mux25.IN15
RIGHT_SHIFT_LOGIC[7] => Mux24.IN15
RIGHT_SHIFT_LOGIC[8] => Mux23.IN15
RIGHT_SHIFT_LOGIC[9] => Mux22.IN15
RIGHT_SHIFT_LOGIC[10] => Mux21.IN15
RIGHT_SHIFT_LOGIC[11] => Mux20.IN15
RIGHT_SHIFT_LOGIC[12] => Mux19.IN15
RIGHT_SHIFT_LOGIC[13] => Mux18.IN15
RIGHT_SHIFT_LOGIC[14] => Mux17.IN15
RIGHT_SHIFT_LOGIC[15] => Mux16.IN15
RIGHT_SHIFT_LOGIC[16] => Mux15.IN15
RIGHT_SHIFT_LOGIC[17] => Mux14.IN15
RIGHT_SHIFT_LOGIC[18] => Mux13.IN15
RIGHT_SHIFT_LOGIC[19] => Mux12.IN15
RIGHT_SHIFT_LOGIC[20] => Mux11.IN15
RIGHT_SHIFT_LOGIC[21] => Mux10.IN15
RIGHT_SHIFT_LOGIC[22] => Mux9.IN15
RIGHT_SHIFT_LOGIC[23] => Mux8.IN15
RIGHT_SHIFT_LOGIC[24] => Mux7.IN15
RIGHT_SHIFT_LOGIC[25] => Mux6.IN15
RIGHT_SHIFT_LOGIC[26] => Mux5.IN15
RIGHT_SHIFT_LOGIC[27] => Mux4.IN15
RIGHT_SHIFT_LOGIC[28] => Mux3.IN15
RIGHT_SHIFT_LOGIC[29] => Mux2.IN15
RIGHT_SHIFT_LOGIC[30] => Mux1.IN15
RIGHT_SHIFT_LOGIC[31] => Mux0.IN15
SELECTOR[0] => Mux0.IN19
SELECTOR[0] => Mux1.IN19
SELECTOR[0] => Mux2.IN19
SELECTOR[0] => Mux3.IN19
SELECTOR[0] => Mux4.IN19
SELECTOR[0] => Mux5.IN19
SELECTOR[0] => Mux6.IN19
SELECTOR[0] => Mux7.IN19
SELECTOR[0] => Mux8.IN19
SELECTOR[0] => Mux9.IN19
SELECTOR[0] => Mux10.IN19
SELECTOR[0] => Mux11.IN19
SELECTOR[0] => Mux12.IN19
SELECTOR[0] => Mux13.IN19
SELECTOR[0] => Mux14.IN19
SELECTOR[0] => Mux15.IN19
SELECTOR[0] => Mux16.IN19
SELECTOR[0] => Mux17.IN19
SELECTOR[0] => Mux18.IN19
SELECTOR[0] => Mux19.IN19
SELECTOR[0] => Mux20.IN19
SELECTOR[0] => Mux21.IN19
SELECTOR[0] => Mux22.IN19
SELECTOR[0] => Mux23.IN19
SELECTOR[0] => Mux24.IN19
SELECTOR[0] => Mux25.IN19
SELECTOR[0] => Mux26.IN19
SELECTOR[0] => Mux27.IN19
SELECTOR[0] => Mux28.IN19
SELECTOR[0] => Mux29.IN19
SELECTOR[0] => Mux30.IN19
SELECTOR[0] => Mux31.IN19
SELECTOR[1] => Mux0.IN18
SELECTOR[1] => Mux1.IN18
SELECTOR[1] => Mux2.IN18
SELECTOR[1] => Mux3.IN18
SELECTOR[1] => Mux4.IN18
SELECTOR[1] => Mux5.IN18
SELECTOR[1] => Mux6.IN18
SELECTOR[1] => Mux7.IN18
SELECTOR[1] => Mux8.IN18
SELECTOR[1] => Mux9.IN18
SELECTOR[1] => Mux10.IN18
SELECTOR[1] => Mux11.IN18
SELECTOR[1] => Mux12.IN18
SELECTOR[1] => Mux13.IN18
SELECTOR[1] => Mux14.IN18
SELECTOR[1] => Mux15.IN18
SELECTOR[1] => Mux16.IN18
SELECTOR[1] => Mux17.IN18
SELECTOR[1] => Mux18.IN18
SELECTOR[1] => Mux19.IN18
SELECTOR[1] => Mux20.IN18
SELECTOR[1] => Mux21.IN18
SELECTOR[1] => Mux22.IN18
SELECTOR[1] => Mux23.IN18
SELECTOR[1] => Mux24.IN18
SELECTOR[1] => Mux25.IN18
SELECTOR[1] => Mux26.IN18
SELECTOR[1] => Mux27.IN18
SELECTOR[1] => Mux28.IN18
SELECTOR[1] => Mux29.IN18
SELECTOR[1] => Mux30.IN18
SELECTOR[1] => Mux31.IN18
SELECTOR[2] => Mux0.IN17
SELECTOR[2] => Mux1.IN17
SELECTOR[2] => Mux2.IN17
SELECTOR[2] => Mux3.IN17
SELECTOR[2] => Mux4.IN17
SELECTOR[2] => Mux5.IN17
SELECTOR[2] => Mux6.IN17
SELECTOR[2] => Mux7.IN17
SELECTOR[2] => Mux8.IN17
SELECTOR[2] => Mux9.IN17
SELECTOR[2] => Mux10.IN17
SELECTOR[2] => Mux11.IN17
SELECTOR[2] => Mux12.IN17
SELECTOR[2] => Mux13.IN17
SELECTOR[2] => Mux14.IN17
SELECTOR[2] => Mux15.IN17
SELECTOR[2] => Mux16.IN17
SELECTOR[2] => Mux17.IN17
SELECTOR[2] => Mux18.IN17
SELECTOR[2] => Mux19.IN17
SELECTOR[2] => Mux20.IN17
SELECTOR[2] => Mux21.IN17
SELECTOR[2] => Mux22.IN17
SELECTOR[2] => Mux23.IN17
SELECTOR[2] => Mux24.IN17
SELECTOR[2] => Mux25.IN17
SELECTOR[2] => Mux26.IN17
SELECTOR[2] => Mux27.IN17
SELECTOR[2] => Mux28.IN17
SELECTOR[2] => Mux29.IN17
SELECTOR[2] => Mux30.IN17
SELECTOR[2] => Mux31.IN17
SELECTOR[3] => Mux0.IN16
SELECTOR[3] => Mux1.IN16
SELECTOR[3] => Mux2.IN16
SELECTOR[3] => Mux3.IN16
SELECTOR[3] => Mux4.IN16
SELECTOR[3] => Mux5.IN16
SELECTOR[3] => Mux6.IN16
SELECTOR[3] => Mux7.IN16
SELECTOR[3] => Mux8.IN16
SELECTOR[3] => Mux9.IN16
SELECTOR[3] => Mux10.IN16
SELECTOR[3] => Mux11.IN16
SELECTOR[3] => Mux12.IN16
SELECTOR[3] => Mux13.IN16
SELECTOR[3] => Mux14.IN16
SELECTOR[3] => Mux15.IN16
SELECTOR[3] => Mux16.IN16
SELECTOR[3] => Mux17.IN16
SELECTOR[3] => Mux18.IN16
SELECTOR[3] => Mux19.IN16
SELECTOR[3] => Mux20.IN16
SELECTOR[3] => Mux21.IN16
SELECTOR[3] => Mux22.IN16
SELECTOR[3] => Mux23.IN16
SELECTOR[3] => Mux24.IN16
SELECTOR[3] => Mux25.IN16
SELECTOR[3] => Mux26.IN16
SELECTOR[3] => Mux27.IN16
SELECTOR[3] => Mux28.IN16
SELECTOR[3] => Mux29.IN16
SELECTOR[3] => Mux30.IN16
SELECTOR[3] => Mux31.IN16
OUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|ALU_N_bits:ALU_N_bits_Unit|flags:flags_F
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => V.IN0
A[31] => V.IN0
B[0] => ~NO_FANOUT~
B[1] => ~NO_FANOUT~
B[2] => ~NO_FANOUT~
B[3] => ~NO_FANOUT~
B[4] => ~NO_FANOUT~
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
B[16] => ~NO_FANOUT~
B[17] => ~NO_FANOUT~
B[18] => ~NO_FANOUT~
B[19] => ~NO_FANOUT~
B[20] => ~NO_FANOUT~
B[21] => ~NO_FANOUT~
B[22] => ~NO_FANOUT~
B[23] => ~NO_FANOUT~
B[24] => ~NO_FANOUT~
B[25] => ~NO_FANOUT~
B[26] => ~NO_FANOUT~
B[27] => ~NO_FANOUT~
B[28] => ~NO_FANOUT~
B[29] => ~NO_FANOUT~
B[30] => ~NO_FANOUT~
B[31] => V.IN1
SUM[0] => ~NO_FANOUT~
SUM[1] => ~NO_FANOUT~
SUM[2] => ~NO_FANOUT~
SUM[3] => ~NO_FANOUT~
SUM[4] => ~NO_FANOUT~
SUM[5] => ~NO_FANOUT~
SUM[6] => ~NO_FANOUT~
SUM[7] => ~NO_FANOUT~
SUM[8] => ~NO_FANOUT~
SUM[9] => ~NO_FANOUT~
SUM[10] => ~NO_FANOUT~
SUM[11] => ~NO_FANOUT~
SUM[12] => ~NO_FANOUT~
SUM[13] => ~NO_FANOUT~
SUM[14] => ~NO_FANOUT~
SUM[15] => ~NO_FANOUT~
SUM[16] => ~NO_FANOUT~
SUM[17] => ~NO_FANOUT~
SUM[18] => ~NO_FANOUT~
SUM[19] => ~NO_FANOUT~
SUM[20] => ~NO_FANOUT~
SUM[21] => ~NO_FANOUT~
SUM[22] => ~NO_FANOUT~
SUM[23] => ~NO_FANOUT~
SUM[24] => ~NO_FANOUT~
SUM[25] => ~NO_FANOUT~
SUM[26] => ~NO_FANOUT~
SUM[27] => ~NO_FANOUT~
SUM[28] => ~NO_FANOUT~
SUM[29] => ~NO_FANOUT~
SUM[30] => ~NO_FANOUT~
SUM[31] => V.IN1
result[0] => Equal0.IN31
result[1] => Equal0.IN30
result[2] => Equal0.IN29
result[3] => Equal0.IN28
result[4] => Equal0.IN27
result[5] => Equal0.IN26
result[6] => Equal0.IN25
result[7] => Equal0.IN24
result[8] => Equal0.IN23
result[9] => Equal0.IN22
result[10] => Equal0.IN21
result[11] => Equal0.IN20
result[12] => Equal0.IN19
result[13] => Equal0.IN18
result[14] => Equal0.IN17
result[15] => Equal0.IN16
result[16] => Equal0.IN15
result[17] => Equal0.IN14
result[18] => Equal0.IN13
result[19] => Equal0.IN12
result[20] => Equal0.IN11
result[21] => Equal0.IN10
result[22] => Equal0.IN9
result[23] => Equal0.IN8
result[24] => Equal0.IN7
result[25] => Equal0.IN6
result[26] => Equal0.IN5
result[27] => Equal0.IN4
result[28] => Equal0.IN3
result[29] => Equal0.IN2
result[30] => Equal0.IN1
result[31] => FLAGS[3].DATAIN
result[31] => Equal0.IN0
Cout => C.IN0
ALUControl[0] => V.IN1
ALUControl[1] => C.IN1
ALUControl[1] => V.IN1
ALUControl[2] => ~NO_FANOUT~
ALUControl[3] => ~NO_FANOUT~
FLAGS[0] <= V.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
FLAGS[3] <= result[31].DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit
a[0] => a[0].IN12
a[1] => a[1].IN12
a[2] => a[2].IN12
a[3] => a[3].IN12
a[4] => a[4].IN12
a[5] => a[5].IN12
a[6] => a[6].IN12
a[7] => a[7].IN12
a[8] => a[8].IN12
a[9] => a[9].IN12
a[10] => a[10].IN12
a[11] => a[11].IN12
a[12] => a[12].IN12
a[13] => a[13].IN12
a[14] => a[14].IN12
a[15] => a[15].IN12
a[16] => a[16].IN12
a[17] => a[17].IN12
a[18] => a[18].IN12
a[19] => a[19].IN12
a[20] => a[20].IN12
a[21] => a[21].IN12
a[22] => a[22].IN12
a[23] => a[23].IN12
a[24] => a[24].IN12
a[25] => a[25].IN12
a[26] => a[26].IN12
a[27] => a[27].IN12
a[28] => a[28].IN12
a[29] => a[29].IN12
a[30] => a[30].IN12
a[31] => a[31].IN12
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
c[16] => c[16].IN1
c[17] => c[17].IN1
c[18] => c[18].IN1
c[19] => c[19].IN1
c[20] => c[20].IN1
c[21] => c[21].IN1
c[22] => c[22].IN1
c[23] => c[23].IN1
c[24] => c[24].IN1
c[25] => c[25].IN1
c[26] => c[26].IN1
c[27] => c[27].IN1
c[28] => c[28].IN1
c[29] => c[29].IN1
c[30] => c[30].IN1
c[31] => c[31].IN1
EX[0] => EX[0].IN4
EX[1] => EX[1].IN4
EX[2] => EX[2].IN4
EX[3] => EX[3].IN4
EX[4] => EX[4].IN4
EX[5] => EX[5].IN4
EX[6] => EX[6].IN4
EX[7] => EX[7].IN4
EX[8] => EX[8].IN4
EX[9] => EX[9].IN4
EX[10] => EX[10].IN4
EX[11] => EX[11].IN4
EX[12] => EX[12].IN4
EX[13] => EX[13].IN4
EX[14] => EX[14].IN4
EX[15] => EX[15].IN4
EX[16] => EX[16].IN4
EX[17] => EX[17].IN4
EX[18] => EX[18].IN4
EX[19] => EX[19].IN4
EX[20] => EX[20].IN4
EX[21] => EX[21].IN4
EX[22] => EX[22].IN4
EX[23] => EX[23].IN4
EX[24] => EX[24].IN4
EX[25] => EX[25].IN4
EX[26] => EX[26].IN4
EX[27] => EX[27].IN4
EX[28] => EX[28].IN4
EX[29] => EX[29].IN4
EX[30] => EX[30].IN4
EX[31] => EX[31].IN4
BX[0] => BX[0].IN11
BX[1] => BX[1].IN11
BX[2] => BX[2].IN11
BX[3] => BX[3].IN11
BX[4] => BX[4].IN11
BX[5] => BX[5].IN11
BX[6] => BX[6].IN11
BX[7] => BX[7].IN11
BX[8] => BX[8].IN11
BX[9] => BX[9].IN11
BX[10] => BX[10].IN11
BX[11] => BX[11].IN11
BX[12] => BX[12].IN11
BX[13] => BX[13].IN11
BX[14] => BX[14].IN11
BX[15] => BX[15].IN11
BX[16] => BX[16].IN11
BX[17] => BX[17].IN11
BX[18] => BX[18].IN11
BX[19] => BX[19].IN11
BX[20] => BX[20].IN11
BX[21] => BX[21].IN11
BX[22] => BX[22].IN11
BX[23] => BX[23].IN11
BX[24] => BX[24].IN11
BX[25] => BX[25].IN11
BX[26] => BX[26].IN11
BX[27] => BX[27].IN11
BX[28] => BX[28].IN11
BX[29] => BX[29].IN11
BX[30] => BX[30].IN11
BX[31] => BX[31].IN11
code[0] => code[0].IN1
code[1] => code[1].IN1
code[2] => code[2].IN1
code[3] => code[3].IN1
shape[0] => shape[0].IN1
shape[1] => shape[1].IN1
color[0] => posicionesConColor[160].DATAIN
color[1] => posicionesConColor[161].DATAIN
color[2] => posicionesConColor[162].DATAIN
color[3] => posicionesConColor[163].DATAIN
color[4] => posicionesConColor[164].DATAIN
color[5] => posicionesConColor[165].DATAIN
posicionesConColor[0] <= dr8:dr8_Unit.port6
posicionesConColor[1] <= dr8:dr8_Unit.port6
posicionesConColor[2] <= dr8:dr8_Unit.port6
posicionesConColor[3] <= dr8:dr8_Unit.port6
posicionesConColor[4] <= dr8:dr8_Unit.port6
posicionesConColor[5] <= dr8:dr8_Unit.port6
posicionesConColor[6] <= dr8:dr8_Unit.port6
posicionesConColor[7] <= dr8:dr8_Unit.port6
posicionesConColor[8] <= dr8:dr8_Unit.port6
posicionesConColor[9] <= dr8:dr8_Unit.port6
posicionesConColor[10] <= dr8:dr8_Unit.port6
posicionesConColor[11] <= dr8:dr8_Unit.port6
posicionesConColor[12] <= dr8:dr8_Unit.port6
posicionesConColor[13] <= dr8:dr8_Unit.port6
posicionesConColor[14] <= dr8:dr8_Unit.port6
posicionesConColor[15] <= dr8:dr8_Unit.port6
posicionesConColor[16] <= dr8:dr8_Unit.port6
posicionesConColor[17] <= dr8:dr8_Unit.port6
posicionesConColor[18] <= dr8:dr8_Unit.port6
posicionesConColor[19] <= dr8:dr8_Unit.port6
posicionesConColor[20] <= dr8:dr8_Unit.port6
posicionesConColor[21] <= dr8:dr8_Unit.port6
posicionesConColor[22] <= dr8:dr8_Unit.port6
posicionesConColor[23] <= dr8:dr8_Unit.port6
posicionesConColor[24] <= dr8:dr8_Unit.port6
posicionesConColor[25] <= dr8:dr8_Unit.port6
posicionesConColor[26] <= dr8:dr8_Unit.port6
posicionesConColor[27] <= dr8:dr8_Unit.port6
posicionesConColor[28] <= dr8:dr8_Unit.port6
posicionesConColor[29] <= dr8:dr8_Unit.port6
posicionesConColor[30] <= dr8:dr8_Unit.port6
posicionesConColor[31] <= dr8:dr8_Unit.port6
posicionesConColor[32] <= dr8:dr8_Unit.port6
posicionesConColor[33] <= dr8:dr8_Unit.port6
posicionesConColor[34] <= dr8:dr8_Unit.port6
posicionesConColor[35] <= dr8:dr8_Unit.port6
posicionesConColor[36] <= dr8:dr8_Unit.port6
posicionesConColor[37] <= dr8:dr8_Unit.port6
posicionesConColor[38] <= dr8:dr8_Unit.port6
posicionesConColor[39] <= dr8:dr8_Unit.port6
posicionesConColor[40] <= dr8:dr8_Unit.port6
posicionesConColor[41] <= dr8:dr8_Unit.port6
posicionesConColor[42] <= dr8:dr8_Unit.port6
posicionesConColor[43] <= dr8:dr8_Unit.port6
posicionesConColor[44] <= dr8:dr8_Unit.port6
posicionesConColor[45] <= dr8:dr8_Unit.port6
posicionesConColor[46] <= dr8:dr8_Unit.port6
posicionesConColor[47] <= dr8:dr8_Unit.port6
posicionesConColor[48] <= dr8:dr8_Unit.port6
posicionesConColor[49] <= dr8:dr8_Unit.port6
posicionesConColor[50] <= dr8:dr8_Unit.port6
posicionesConColor[51] <= dr8:dr8_Unit.port6
posicionesConColor[52] <= dr8:dr8_Unit.port6
posicionesConColor[53] <= dr8:dr8_Unit.port6
posicionesConColor[54] <= dr8:dr8_Unit.port6
posicionesConColor[55] <= dr8:dr8_Unit.port6
posicionesConColor[56] <= dr8:dr8_Unit.port6
posicionesConColor[57] <= dr8:dr8_Unit.port6
posicionesConColor[58] <= dr8:dr8_Unit.port6
posicionesConColor[59] <= dr8:dr8_Unit.port6
posicionesConColor[60] <= dr8:dr8_Unit.port6
posicionesConColor[61] <= dr8:dr8_Unit.port6
posicionesConColor[62] <= dr8:dr8_Unit.port6
posicionesConColor[63] <= dr8:dr8_Unit.port6
posicionesConColor[64] <= dr8:dr8_Unit.port6
posicionesConColor[65] <= dr8:dr8_Unit.port6
posicionesConColor[66] <= dr8:dr8_Unit.port6
posicionesConColor[67] <= dr8:dr8_Unit.port6
posicionesConColor[68] <= dr8:dr8_Unit.port6
posicionesConColor[69] <= dr8:dr8_Unit.port6
posicionesConColor[70] <= dr8:dr8_Unit.port6
posicionesConColor[71] <= dr8:dr8_Unit.port6
posicionesConColor[72] <= dr8:dr8_Unit.port6
posicionesConColor[73] <= dr8:dr8_Unit.port6
posicionesConColor[74] <= dr8:dr8_Unit.port6
posicionesConColor[75] <= dr8:dr8_Unit.port6
posicionesConColor[76] <= dr8:dr8_Unit.port6
posicionesConColor[77] <= dr8:dr8_Unit.port6
posicionesConColor[78] <= dr8:dr8_Unit.port6
posicionesConColor[79] <= dr8:dr8_Unit.port6
posicionesConColor[80] <= dr8:dr8_Unit.port6
posicionesConColor[81] <= dr8:dr8_Unit.port6
posicionesConColor[82] <= dr8:dr8_Unit.port6
posicionesConColor[83] <= dr8:dr8_Unit.port6
posicionesConColor[84] <= dr8:dr8_Unit.port6
posicionesConColor[85] <= dr8:dr8_Unit.port6
posicionesConColor[86] <= dr8:dr8_Unit.port6
posicionesConColor[87] <= dr8:dr8_Unit.port6
posicionesConColor[88] <= dr8:dr8_Unit.port6
posicionesConColor[89] <= dr8:dr8_Unit.port6
posicionesConColor[90] <= dr8:dr8_Unit.port6
posicionesConColor[91] <= dr8:dr8_Unit.port6
posicionesConColor[92] <= dr8:dr8_Unit.port6
posicionesConColor[93] <= dr8:dr8_Unit.port6
posicionesConColor[94] <= dr8:dr8_Unit.port6
posicionesConColor[95] <= dr8:dr8_Unit.port6
posicionesConColor[96] <= dr8:dr8_Unit.port6
posicionesConColor[97] <= dr8:dr8_Unit.port6
posicionesConColor[98] <= dr8:dr8_Unit.port6
posicionesConColor[99] <= dr8:dr8_Unit.port6
posicionesConColor[100] <= dr8:dr8_Unit.port6
posicionesConColor[101] <= dr8:dr8_Unit.port6
posicionesConColor[102] <= dr8:dr8_Unit.port6
posicionesConColor[103] <= dr8:dr8_Unit.port6
posicionesConColor[104] <= dr8:dr8_Unit.port6
posicionesConColor[105] <= dr8:dr8_Unit.port6
posicionesConColor[106] <= dr8:dr8_Unit.port6
posicionesConColor[107] <= dr8:dr8_Unit.port6
posicionesConColor[108] <= dr8:dr8_Unit.port6
posicionesConColor[109] <= dr8:dr8_Unit.port6
posicionesConColor[110] <= dr8:dr8_Unit.port6
posicionesConColor[111] <= dr8:dr8_Unit.port6
posicionesConColor[112] <= dr8:dr8_Unit.port6
posicionesConColor[113] <= dr8:dr8_Unit.port6
posicionesConColor[114] <= dr8:dr8_Unit.port6
posicionesConColor[115] <= dr8:dr8_Unit.port6
posicionesConColor[116] <= dr8:dr8_Unit.port6
posicionesConColor[117] <= dr8:dr8_Unit.port6
posicionesConColor[118] <= dr8:dr8_Unit.port6
posicionesConColor[119] <= dr8:dr8_Unit.port6
posicionesConColor[120] <= dr8:dr8_Unit.port6
posicionesConColor[121] <= dr8:dr8_Unit.port6
posicionesConColor[122] <= dr8:dr8_Unit.port6
posicionesConColor[123] <= dr8:dr8_Unit.port6
posicionesConColor[124] <= dr8:dr8_Unit.port6
posicionesConColor[125] <= dr8:dr8_Unit.port6
posicionesConColor[126] <= dr8:dr8_Unit.port6
posicionesConColor[127] <= dr8:dr8_Unit.port6
posicionesConColor[128] <= dr8:dr8_Unit.port6
posicionesConColor[129] <= dr8:dr8_Unit.port6
posicionesConColor[130] <= dr8:dr8_Unit.port6
posicionesConColor[131] <= dr8:dr8_Unit.port6
posicionesConColor[132] <= dr8:dr8_Unit.port6
posicionesConColor[133] <= dr8:dr8_Unit.port6
posicionesConColor[134] <= dr8:dr8_Unit.port6
posicionesConColor[135] <= dr8:dr8_Unit.port6
posicionesConColor[136] <= dr8:dr8_Unit.port6
posicionesConColor[137] <= dr8:dr8_Unit.port6
posicionesConColor[138] <= dr8:dr8_Unit.port6
posicionesConColor[139] <= dr8:dr8_Unit.port6
posicionesConColor[140] <= dr8:dr8_Unit.port6
posicionesConColor[141] <= dr8:dr8_Unit.port6
posicionesConColor[142] <= dr8:dr8_Unit.port6
posicionesConColor[143] <= dr8:dr8_Unit.port6
posicionesConColor[144] <= dr8:dr8_Unit.port6
posicionesConColor[145] <= dr8:dr8_Unit.port6
posicionesConColor[146] <= dr8:dr8_Unit.port6
posicionesConColor[147] <= dr8:dr8_Unit.port6
posicionesConColor[148] <= dr8:dr8_Unit.port6
posicionesConColor[149] <= dr8:dr8_Unit.port6
posicionesConColor[150] <= dr8:dr8_Unit.port6
posicionesConColor[151] <= dr8:dr8_Unit.port6
posicionesConColor[152] <= dr8:dr8_Unit.port6
posicionesConColor[153] <= dr8:dr8_Unit.port6
posicionesConColor[154] <= dr8:dr8_Unit.port6
posicionesConColor[155] <= dr8:dr8_Unit.port6
posicionesConColor[156] <= dr8:dr8_Unit.port6
posicionesConColor[157] <= dr8:dr8_Unit.port6
posicionesConColor[158] <= dr8:dr8_Unit.port6
posicionesConColor[159] <= dr8:dr8_Unit.port6
posicionesConColor[160] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[161] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[162] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[163] <= color[3].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[164] <= color[4].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[165] <= color[5].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[166] <= code[0].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[167] <= code[1].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[168] <= code[2].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[169] <= code[3].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[170] <= shape[0].DB_MAX_OUTPUT_PORT_TYPE
posicionesConColor[171] <= shape[1].DB_MAX_OUTPUT_PORT_TYPE
SPUResult[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SPUResult[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|ab2:ab2_Unit
a[0] => mul:mult.BX[0]
a[1] => mul:mult.BX[1]
a[2] => mul:mult.BX[2]
a[3] => mul:mult.BX[3]
a[4] => mul:mult.BX[4]
a[5] => mul:mult.BX[5]
a[6] => mul:mult.BX[6]
a[7] => mul:mult.BX[7]
a[8] => mul:mult.BX[8]
a[9] => mul:mult.BX[9]
a[10] => mul:mult.BX[10]
a[11] => mul:mult.BX[11]
a[12] => mul:mult.BX[12]
a[13] => mul:mult.BX[13]
a[14] => mul:mult.BX[14]
a[15] => mul:mult.BX[15]
a[16] => mul:mult.BX[16]
a[17] => mul:mult.BX[17]
a[18] => mul:mult.BX[18]
a[19] => mul:mult.BX[19]
a[20] => mul:mult.BX[20]
a[21] => mul:mult.BX[21]
a[22] => mul:mult.BX[22]
a[23] => mul:mult.BX[23]
a[24] => mul:mult.BX[24]
a[25] => mul:mult.BX[25]
a[26] => mul:mult.BX[26]
a[27] => mul:mult.BX[27]
a[28] => mul:mult.BX[28]
a[29] => mul:mult.BX[29]
a[30] => mul:mult.BX[30]
a[31] => mul:mult.BX[31]
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
res[0] <= sumador:suma_F.port3
res[1] <= sumador:suma_F.port3
res[2] <= sumador:suma_F.port3
res[3] <= sumador:suma_F.port3
res[4] <= sumador:suma_F.port3
res[5] <= sumador:suma_F.port3
res[6] <= sumador:suma_F.port3
res[7] <= sumador:suma_F.port3
res[8] <= sumador:suma_F.port3
res[9] <= sumador:suma_F.port3
res[10] <= sumador:suma_F.port3
res[11] <= sumador:suma_F.port3
res[12] <= sumador:suma_F.port3
res[13] <= sumador:suma_F.port3
res[14] <= sumador:suma_F.port3
res[15] <= sumador:suma_F.port3
res[16] <= sumador:suma_F.port3
res[17] <= sumador:suma_F.port3
res[18] <= sumador:suma_F.port3
res[19] <= sumador:suma_F.port3
res[20] <= sumador:suma_F.port3
res[21] <= sumador:suma_F.port3
res[22] <= sumador:suma_F.port3
res[23] <= sumador:suma_F.port3
res[24] <= sumador:suma_F.port3
res[25] <= sumador:suma_F.port3
res[26] <= sumador:suma_F.port3
res[27] <= sumador:suma_F.port3
res[28] <= sumador:suma_F.port3
res[29] <= sumador:suma_F.port3
res[30] <= sumador:suma_F.port3
res[31] <= sumador:suma_F.port3


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|ab2:ab2_Unit|mul:mult
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|ab2:ab2_Unit|sumador:suma_F
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|alt:alt_Unit
a[0] => abs_a[0].DATAA
a[0] => Add0.IN64
a[1] => abs_a[1].DATAA
a[1] => Add0.IN63
a[2] => abs_a[2].DATAA
a[2] => Add0.IN62
a[3] => abs_a[3].DATAA
a[3] => Add0.IN61
a[4] => abs_a[4].DATAA
a[4] => Add0.IN60
a[5] => abs_a[5].DATAA
a[5] => Add0.IN59
a[6] => abs_a[6].DATAA
a[6] => Add0.IN58
a[7] => abs_a[7].DATAA
a[7] => Add0.IN57
a[8] => abs_a[8].DATAA
a[8] => Add0.IN56
a[9] => abs_a[9].DATAA
a[9] => Add0.IN55
a[10] => abs_a[10].DATAA
a[10] => Add0.IN54
a[11] => abs_a[11].DATAA
a[11] => Add0.IN53
a[12] => abs_a[12].DATAA
a[12] => Add0.IN52
a[13] => abs_a[13].DATAA
a[13] => Add0.IN51
a[14] => abs_a[14].DATAA
a[14] => Add0.IN50
a[15] => abs_a[15].DATAA
a[15] => Add0.IN49
a[16] => abs_a[16].DATAA
a[16] => Add0.IN48
a[17] => abs_a[17].DATAA
a[17] => Add0.IN47
a[18] => abs_a[18].DATAA
a[18] => Add0.IN46
a[19] => abs_a[19].DATAA
a[19] => Add0.IN45
a[20] => abs_a[20].DATAA
a[20] => Add0.IN44
a[21] => abs_a[21].DATAA
a[21] => Add0.IN43
a[22] => abs_a[22].DATAA
a[22] => Add0.IN42
a[23] => abs_a[23].DATAA
a[23] => Add0.IN41
a[24] => abs_a[24].DATAA
a[24] => Add0.IN40
a[25] => abs_a[25].DATAA
a[25] => Add0.IN39
a[26] => abs_a[26].DATAA
a[26] => Add0.IN38
a[27] => abs_a[27].DATAA
a[27] => Add0.IN37
a[28] => abs_a[28].DATAA
a[28] => Add0.IN36
a[29] => abs_a[29].DATAA
a[29] => Add0.IN35
a[30] => abs_a[30].DATAA
a[30] => Add0.IN34
a[31] => abs_a[31].OUTPUTSELECT
a[31] => abs_a[30].OUTPUTSELECT
a[31] => abs_a[29].OUTPUTSELECT
a[31] => abs_a[28].OUTPUTSELECT
a[31] => abs_a[27].OUTPUTSELECT
a[31] => abs_a[26].OUTPUTSELECT
a[31] => abs_a[25].OUTPUTSELECT
a[31] => abs_a[24].OUTPUTSELECT
a[31] => abs_a[23].OUTPUTSELECT
a[31] => abs_a[22].OUTPUTSELECT
a[31] => abs_a[21].OUTPUTSELECT
a[31] => abs_a[20].OUTPUTSELECT
a[31] => abs_a[19].OUTPUTSELECT
a[31] => abs_a[18].OUTPUTSELECT
a[31] => abs_a[17].OUTPUTSELECT
a[31] => abs_a[16].OUTPUTSELECT
a[31] => abs_a[15].OUTPUTSELECT
a[31] => abs_a[14].OUTPUTSELECT
a[31] => abs_a[13].OUTPUTSELECT
a[31] => abs_a[12].OUTPUTSELECT
a[31] => abs_a[11].OUTPUTSELECT
a[31] => abs_a[10].OUTPUTSELECT
a[31] => abs_a[9].OUTPUTSELECT
a[31] => abs_a[8].OUTPUTSELECT
a[31] => abs_a[7].OUTPUTSELECT
a[31] => abs_a[6].OUTPUTSELECT
a[31] => abs_a[5].OUTPUTSELECT
a[31] => abs_a[4].OUTPUTSELECT
a[31] => abs_a[3].OUTPUTSELECT
a[31] => abs_a[2].OUTPUTSELECT
a[31] => abs_a[1].OUTPUTSELECT
a[31] => abs_a[0].OUTPUTSELECT
a[31] => Add0.IN33
b[0] => abs_b[0].DATAA
b[0] => Add1.IN64
b[1] => abs_b[1].DATAA
b[1] => Add1.IN63
b[2] => abs_b[2].DATAA
b[2] => Add1.IN62
b[3] => abs_b[3].DATAA
b[3] => Add1.IN61
b[4] => abs_b[4].DATAA
b[4] => Add1.IN60
b[5] => abs_b[5].DATAA
b[5] => Add1.IN59
b[6] => abs_b[6].DATAA
b[6] => Add1.IN58
b[7] => abs_b[7].DATAA
b[7] => Add1.IN57
b[8] => abs_b[8].DATAA
b[8] => Add1.IN56
b[9] => abs_b[9].DATAA
b[9] => Add1.IN55
b[10] => abs_b[10].DATAA
b[10] => Add1.IN54
b[11] => abs_b[11].DATAA
b[11] => Add1.IN53
b[12] => abs_b[12].DATAA
b[12] => Add1.IN52
b[13] => abs_b[13].DATAA
b[13] => Add1.IN51
b[14] => abs_b[14].DATAA
b[14] => Add1.IN50
b[15] => abs_b[15].DATAA
b[15] => Add1.IN49
b[16] => abs_b[16].DATAA
b[16] => Add1.IN48
b[17] => abs_b[17].DATAA
b[17] => Add1.IN47
b[18] => abs_b[18].DATAA
b[18] => Add1.IN46
b[19] => abs_b[19].DATAA
b[19] => Add1.IN45
b[20] => abs_b[20].DATAA
b[20] => Add1.IN44
b[21] => abs_b[21].DATAA
b[21] => Add1.IN43
b[22] => abs_b[22].DATAA
b[22] => Add1.IN42
b[23] => abs_b[23].DATAA
b[23] => Add1.IN41
b[24] => abs_b[24].DATAA
b[24] => Add1.IN40
b[25] => abs_b[25].DATAA
b[25] => Add1.IN39
b[26] => abs_b[26].DATAA
b[26] => Add1.IN38
b[27] => abs_b[27].DATAA
b[27] => Add1.IN37
b[28] => abs_b[28].DATAA
b[28] => Add1.IN36
b[29] => abs_b[29].DATAA
b[29] => Add1.IN35
b[30] => abs_b[30].DATAA
b[30] => Add1.IN34
b[31] => abs_b[31].OUTPUTSELECT
b[31] => abs_b[30].OUTPUTSELECT
b[31] => abs_b[29].OUTPUTSELECT
b[31] => abs_b[28].OUTPUTSELECT
b[31] => abs_b[27].OUTPUTSELECT
b[31] => abs_b[26].OUTPUTSELECT
b[31] => abs_b[25].OUTPUTSELECT
b[31] => abs_b[24].OUTPUTSELECT
b[31] => abs_b[23].OUTPUTSELECT
b[31] => abs_b[22].OUTPUTSELECT
b[31] => abs_b[21].OUTPUTSELECT
b[31] => abs_b[20].OUTPUTSELECT
b[31] => abs_b[19].OUTPUTSELECT
b[31] => abs_b[18].OUTPUTSELECT
b[31] => abs_b[17].OUTPUTSELECT
b[31] => abs_b[16].OUTPUTSELECT
b[31] => abs_b[15].OUTPUTSELECT
b[31] => abs_b[14].OUTPUTSELECT
b[31] => abs_b[13].OUTPUTSELECT
b[31] => abs_b[12].OUTPUTSELECT
b[31] => abs_b[11].OUTPUTSELECT
b[31] => abs_b[10].OUTPUTSELECT
b[31] => abs_b[9].OUTPUTSELECT
b[31] => abs_b[8].OUTPUTSELECT
b[31] => abs_b[7].OUTPUTSELECT
b[31] => abs_b[6].OUTPUTSELECT
b[31] => abs_b[5].OUTPUTSELECT
b[31] => abs_b[4].OUTPUTSELECT
b[31] => abs_b[3].OUTPUTSELECT
b[31] => abs_b[2].OUTPUTSELECT
b[31] => abs_b[1].OUTPUTSELECT
b[31] => abs_b[0].OUTPUTSELECT
b[31] => Add1.IN33
res[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= <GND>


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cad:cad_Unit
a[0] => mul:multi.BX[0]
a[1] => mul:multi.BX[1]
a[2] => mul:multi.BX[2]
a[3] => mul:multi.BX[3]
a[4] => mul:multi.BX[4]
a[5] => mul:multi.BX[5]
a[6] => mul:multi.BX[6]
a[7] => mul:multi.BX[7]
a[8] => mul:multi.BX[8]
a[9] => mul:multi.BX[9]
a[10] => mul:multi.BX[10]
a[11] => mul:multi.BX[11]
a[12] => mul:multi.BX[12]
a[13] => mul:multi.BX[13]
a[14] => mul:multi.BX[14]
a[15] => mul:multi.BX[15]
a[16] => mul:multi.BX[16]
a[17] => mul:multi.BX[17]
a[18] => mul:multi.BX[18]
a[19] => mul:multi.BX[19]
a[20] => mul:multi.BX[20]
a[21] => mul:multi.BX[21]
a[22] => mul:multi.BX[22]
a[23] => mul:multi.BX[23]
a[24] => mul:multi.BX[24]
a[25] => mul:multi.BX[25]
a[26] => mul:multi.BX[26]
a[27] => mul:multi.BX[27]
a[28] => mul:multi.BX[28]
a[29] => mul:multi.BX[29]
a[30] => mul:multi.BX[30]
a[31] => mul:multi.BX[31]
res[0] <= sumador:suma_F.s[0]
res[1] <= sumador:suma_F.s[1]
res[2] <= sumador:suma_F.s[2]
res[3] <= sumador:suma_F.s[3]
res[4] <= sumador:suma_F.s[4]
res[5] <= sumador:suma_F.s[5]
res[6] <= sumador:suma_F.s[6]
res[7] <= sumador:suma_F.s[7]
res[8] <= sumador:suma_F.s[8]
res[9] <= sumador:suma_F.s[9]
res[10] <= sumador:suma_F.s[10]
res[11] <= sumador:suma_F.s[11]
res[12] <= sumador:suma_F.s[12]
res[13] <= sumador:suma_F.s[13]
res[14] <= sumador:suma_F.s[14]
res[15] <= sumador:suma_F.s[15]
res[16] <= sumador:suma_F.s[16]
res[17] <= sumador:suma_F.s[17]
res[18] <= sumador:suma_F.s[18]
res[19] <= sumador:suma_F.s[19]
res[20] <= sumador:suma_F.s[20]
res[21] <= sumador:suma_F.s[21]
res[22] <= sumador:suma_F.s[22]
res[23] <= sumador:suma_F.s[23]
res[24] <= sumador:suma_F.s[24]
res[25] <= sumador:suma_F.s[25]
res[26] <= sumador:suma_F.s[26]
res[27] <= sumador:suma_F.s[27]
res[28] <= sumador:suma_F.s[28]
res[29] <= sumador:suma_F.s[29]
res[30] <= sumador:suma_F.s[30]
res[31] <= sumador:suma_F.s[31]


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cad:cad_Unit|mul:multi
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cad:cad_Unit|sumador:suma_F
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cam:cam_Unit
a[0] => sumador:suma_F.a[0]
a[1] => sumador:suma_F.a[1]
a[2] => sumador:suma_F.a[2]
a[3] => sumador:suma_F.a[3]
a[4] => sumador:suma_F.a[4]
a[5] => sumador:suma_F.a[5]
a[6] => sumador:suma_F.a[6]
a[7] => sumador:suma_F.a[7]
a[8] => sumador:suma_F.a[8]
a[9] => sumador:suma_F.a[9]
a[10] => sumador:suma_F.a[10]
a[11] => sumador:suma_F.a[11]
a[12] => sumador:suma_F.a[12]
a[13] => sumador:suma_F.a[13]
a[14] => sumador:suma_F.a[14]
a[15] => sumador:suma_F.a[15]
a[16] => sumador:suma_F.a[16]
a[17] => sumador:suma_F.a[17]
a[18] => sumador:suma_F.a[18]
a[19] => sumador:suma_F.a[19]
a[20] => sumador:suma_F.a[20]
a[21] => sumador:suma_F.a[21]
a[22] => sumador:suma_F.a[22]
a[23] => sumador:suma_F.a[23]
a[24] => sumador:suma_F.a[24]
a[25] => sumador:suma_F.a[25]
a[26] => sumador:suma_F.a[26]
a[27] => sumador:suma_F.a[27]
a[28] => sumador:suma_F.a[28]
a[29] => sumador:suma_F.a[29]
a[30] => sumador:suma_F.a[30]
a[31] => sumador:suma_F.a[31]
BX[0] => BX[0].IN1
BX[1] => BX[1].IN1
BX[2] => BX[2].IN1
BX[3] => BX[3].IN1
BX[4] => BX[4].IN1
BX[5] => BX[5].IN1
BX[6] => BX[6].IN1
BX[7] => BX[7].IN1
BX[8] => BX[8].IN1
BX[9] => BX[9].IN1
BX[10] => BX[10].IN1
BX[11] => BX[11].IN1
BX[12] => BX[12].IN1
BX[13] => BX[13].IN1
BX[14] => BX[14].IN1
BX[15] => BX[15].IN1
BX[16] => BX[16].IN1
BX[17] => BX[17].IN1
BX[18] => BX[18].IN1
BX[19] => BX[19].IN1
BX[20] => BX[20].IN1
BX[21] => BX[21].IN1
BX[22] => BX[22].IN1
BX[23] => BX[23].IN1
BX[24] => BX[24].IN1
BX[25] => BX[25].IN1
BX[26] => BX[26].IN1
BX[27] => BX[27].IN1
BX[28] => BX[28].IN1
BX[29] => BX[29].IN1
BX[30] => BX[30].IN1
BX[31] => BX[31].IN1
EX[0] => EX[0].IN1
EX[1] => EX[1].IN1
EX[2] => EX[2].IN1
EX[3] => EX[3].IN1
EX[4] => EX[4].IN1
EX[5] => EX[5].IN1
EX[6] => EX[6].IN1
EX[7] => EX[7].IN1
EX[8] => EX[8].IN1
EX[9] => EX[9].IN1
EX[10] => EX[10].IN1
EX[11] => EX[11].IN1
EX[12] => EX[12].IN1
EX[13] => EX[13].IN1
EX[14] => EX[14].IN1
EX[15] => EX[15].IN1
EX[16] => EX[16].IN1
EX[17] => EX[17].IN1
EX[18] => EX[18].IN1
EX[19] => EX[19].IN1
EX[20] => EX[20].IN1
EX[21] => EX[21].IN1
EX[22] => EX[22].IN1
EX[23] => EX[23].IN1
EX[24] => EX[24].IN1
EX[25] => EX[25].IN1
EX[26] => EX[26].IN1
EX[27] => EX[27].IN1
EX[28] => EX[28].IN1
EX[29] => EX[29].IN1
EX[30] => EX[30].IN1
EX[31] => EX[31].IN1
res[0] <= sumador:suma_F.s[0]
res[1] <= sumador:suma_F.s[1]
res[2] <= sumador:suma_F.s[2]
res[3] <= sumador:suma_F.s[3]
res[4] <= sumador:suma_F.s[4]
res[5] <= sumador:suma_F.s[5]
res[6] <= sumador:suma_F.s[6]
res[7] <= sumador:suma_F.s[7]
res[8] <= sumador:suma_F.s[8]
res[9] <= sumador:suma_F.s[9]
res[10] <= sumador:suma_F.s[10]
res[11] <= sumador:suma_F.s[11]
res[12] <= sumador:suma_F.s[12]
res[13] <= sumador:suma_F.s[13]
res[14] <= sumador:suma_F.s[14]
res[15] <= sumador:suma_F.s[15]
res[16] <= sumador:suma_F.s[16]
res[17] <= sumador:suma_F.s[17]
res[18] <= sumador:suma_F.s[18]
res[19] <= sumador:suma_F.s[19]
res[20] <= sumador:suma_F.s[20]
res[21] <= sumador:suma_F.s[21]
res[22] <= sumador:suma_F.s[22]
res[23] <= sumador:suma_F.s[23]
res[24] <= sumador:suma_F.s[24]
res[25] <= sumador:suma_F.s[25]
res[26] <= sumador:suma_F.s[26]
res[27] <= sumador:suma_F.s[27]
res[28] <= sumador:suma_F.s[28]
res[29] <= sumador:suma_F.s[29]
res[30] <= sumador:suma_F.s[30]
res[31] <= sumador:suma_F.s[31]


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cam:cam_Unit|mul:multi
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cam:cam_Unit|sumador:suma_F
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cap:cap_Unit
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
BX[0] => BX[0].IN1
BX[1] => BX[1].IN1
BX[2] => BX[2].IN1
BX[3] => BX[3].IN1
BX[4] => BX[4].IN1
BX[5] => BX[5].IN1
BX[6] => BX[6].IN1
BX[7] => BX[7].IN1
BX[8] => BX[8].IN1
BX[9] => BX[9].IN1
BX[10] => BX[10].IN1
BX[11] => BX[11].IN1
BX[12] => BX[12].IN1
BX[13] => BX[13].IN1
BX[14] => BX[14].IN1
BX[15] => BX[15].IN1
BX[16] => BX[16].IN1
BX[17] => BX[17].IN1
BX[18] => BX[18].IN1
BX[19] => BX[19].IN1
BX[20] => BX[20].IN1
BX[21] => BX[21].IN1
BX[22] => BX[22].IN1
BX[23] => BX[23].IN1
BX[24] => BX[24].IN1
BX[25] => BX[25].IN1
BX[26] => BX[26].IN1
BX[27] => BX[27].IN1
BX[28] => BX[28].IN1
BX[29] => BX[29].IN1
BX[30] => BX[30].IN1
BX[31] => BX[31].IN1
EX[0] => EX[0].IN1
EX[1] => EX[1].IN1
EX[2] => EX[2].IN1
EX[3] => EX[3].IN1
EX[4] => EX[4].IN1
EX[5] => EX[5].IN1
EX[6] => EX[6].IN1
EX[7] => EX[7].IN1
EX[8] => EX[8].IN1
EX[9] => EX[9].IN1
EX[10] => EX[10].IN1
EX[11] => EX[11].IN1
EX[12] => EX[12].IN1
EX[13] => EX[13].IN1
EX[14] => EX[14].IN1
EX[15] => EX[15].IN1
EX[16] => EX[16].IN1
EX[17] => EX[17].IN1
EX[18] => EX[18].IN1
EX[19] => EX[19].IN1
EX[20] => EX[20].IN1
EX[21] => EX[21].IN1
EX[22] => EX[22].IN1
EX[23] => EX[23].IN1
EX[24] => EX[24].IN1
EX[25] => EX[25].IN1
EX[26] => EX[26].IN1
EX[27] => EX[27].IN1
EX[28] => EX[28].IN1
EX[29] => EX[29].IN1
EX[30] => EX[30].IN1
EX[31] => EX[31].IN1
res[0] <= sumador:suma_F.port3
res[1] <= sumador:suma_F.port3
res[2] <= sumador:suma_F.port3
res[3] <= sumador:suma_F.port3
res[4] <= sumador:suma_F.port3
res[5] <= sumador:suma_F.port3
res[6] <= sumador:suma_F.port3
res[7] <= sumador:suma_F.port3
res[8] <= sumador:suma_F.port3
res[9] <= sumador:suma_F.port3
res[10] <= sumador:suma_F.port3
res[11] <= sumador:suma_F.port3
res[12] <= sumador:suma_F.port3
res[13] <= sumador:suma_F.port3
res[14] <= sumador:suma_F.port3
res[15] <= sumador:suma_F.port3
res[16] <= sumador:suma_F.port3
res[17] <= sumador:suma_F.port3
res[18] <= sumador:suma_F.port3
res[19] <= sumador:suma_F.port3
res[20] <= sumador:suma_F.port3
res[21] <= sumador:suma_F.port3
res[22] <= sumador:suma_F.port3
res[23] <= sumador:suma_F.port3
res[24] <= sumador:suma_F.port3
res[25] <= sumador:suma_F.port3
res[26] <= sumador:suma_F.port3
res[27] <= sumador:suma_F.port3
res[28] <= sumador:suma_F.port3
res[29] <= sumador:suma_F.port3
res[30] <= sumador:suma_F.port3
res[31] <= sumador:suma_F.port3


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cap:cap_Unit|mul:multi
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cap:cap_Unit|sumador:suma_F
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd2:cd2_Unit
BX[0] => BX[0].IN1
BX[1] => BX[1].IN1
BX[2] => BX[2].IN1
BX[3] => BX[3].IN1
BX[4] => BX[4].IN1
BX[5] => BX[5].IN1
BX[6] => BX[6].IN1
BX[7] => BX[7].IN1
BX[8] => BX[8].IN1
BX[9] => BX[9].IN1
BX[10] => BX[10].IN1
BX[11] => BX[11].IN1
BX[12] => BX[12].IN1
BX[13] => BX[13].IN1
BX[14] => BX[14].IN1
BX[15] => BX[15].IN1
BX[16] => BX[16].IN1
BX[17] => BX[17].IN1
BX[18] => BX[18].IN1
BX[19] => BX[19].IN1
BX[20] => BX[20].IN1
BX[21] => BX[21].IN1
BX[22] => BX[22].IN1
BX[23] => BX[23].IN1
BX[24] => BX[24].IN1
BX[25] => BX[25].IN1
BX[26] => BX[26].IN1
BX[27] => BX[27].IN1
BX[28] => BX[28].IN1
BX[29] => BX[29].IN1
BX[30] => BX[30].IN1
BX[31] => BX[31].IN1
a[0] => mul:mul.BX[0]
a[1] => mul:mul.BX[1]
a[2] => mul:mul.BX[2]
a[3] => mul:mul.BX[3]
a[4] => mul:mul.BX[4]
a[5] => mul:mul.BX[5]
a[6] => mul:mul.BX[6]
a[7] => mul:mul.BX[7]
a[8] => mul:mul.BX[8]
a[9] => mul:mul.BX[9]
a[10] => mul:mul.BX[10]
a[11] => mul:mul.BX[11]
a[12] => mul:mul.BX[12]
a[13] => mul:mul.BX[13]
a[14] => mul:mul.BX[14]
a[15] => mul:mul.BX[15]
a[16] => mul:mul.BX[16]
a[17] => mul:mul.BX[17]
a[18] => mul:mul.BX[18]
a[19] => mul:mul.BX[19]
a[20] => mul:mul.BX[20]
a[21] => mul:mul.BX[21]
a[22] => mul:mul.BX[22]
a[23] => mul:mul.BX[23]
a[24] => mul:mul.BX[24]
a[25] => mul:mul.BX[25]
a[26] => mul:mul.BX[26]
a[27] => mul:mul.BX[27]
a[28] => mul:mul.BX[28]
a[29] => mul:mul.BX[29]
a[30] => mul:mul.BX[30]
a[31] => mul:mul.BX[31]
res[0] <= sumador:suma_2.s[0]
res[1] <= sumador:suma_2.s[1]
res[2] <= sumador:suma_2.s[2]
res[3] <= sumador:suma_2.s[3]
res[4] <= sumador:suma_2.s[4]
res[5] <= sumador:suma_2.s[5]
res[6] <= sumador:suma_2.s[6]
res[7] <= sumador:suma_2.s[7]
res[8] <= sumador:suma_2.s[8]
res[9] <= sumador:suma_2.s[9]
res[10] <= sumador:suma_2.s[10]
res[11] <= sumador:suma_2.s[11]
res[12] <= sumador:suma_2.s[12]
res[13] <= sumador:suma_2.s[13]
res[14] <= sumador:suma_2.s[14]
res[15] <= sumador:suma_2.s[15]
res[16] <= sumador:suma_2.s[16]
res[17] <= sumador:suma_2.s[17]
res[18] <= sumador:suma_2.s[18]
res[19] <= sumador:suma_2.s[19]
res[20] <= sumador:suma_2.s[20]
res[21] <= sumador:suma_2.s[21]
res[22] <= sumador:suma_2.s[22]
res[23] <= sumador:suma_2.s[23]
res[24] <= sumador:suma_2.s[24]
res[25] <= sumador:suma_2.s[25]
res[26] <= sumador:suma_2.s[26]
res[27] <= sumador:suma_2.s[27]
res[28] <= sumador:suma_2.s[28]
res[29] <= sumador:suma_2.s[29]
res[30] <= sumador:suma_2.s[30]
res[31] <= sumador:suma_2.s[31]


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd2:cd2_Unit|mul:mul
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd2:cd2_Unit|sumador:suma_1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd2:cd2_Unit|sumador:suma_2
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd3:cd3_Unit
EX[0] => EX[0].IN1
EX[1] => EX[1].IN1
EX[2] => EX[2].IN1
EX[3] => EX[3].IN1
EX[4] => EX[4].IN1
EX[5] => EX[5].IN1
EX[6] => EX[6].IN1
EX[7] => EX[7].IN1
EX[8] => EX[8].IN1
EX[9] => EX[9].IN1
EX[10] => EX[10].IN1
EX[11] => EX[11].IN1
EX[12] => EX[12].IN1
EX[13] => EX[13].IN1
EX[14] => EX[14].IN1
EX[15] => EX[15].IN1
EX[16] => EX[16].IN1
EX[17] => EX[17].IN1
EX[18] => EX[18].IN1
EX[19] => EX[19].IN1
EX[20] => EX[20].IN1
EX[21] => EX[21].IN1
EX[22] => EX[22].IN1
EX[23] => EX[23].IN1
EX[24] => EX[24].IN1
EX[25] => EX[25].IN1
EX[26] => EX[26].IN1
EX[27] => EX[27].IN1
EX[28] => EX[28].IN1
EX[29] => EX[29].IN1
EX[30] => EX[30].IN1
EX[31] => EX[31].IN1
a[0] => sumador:suma_1.a[0]
a[1] => sumador:suma_1.a[1]
a[2] => sumador:suma_1.a[2]
a[3] => sumador:suma_1.a[3]
a[4] => sumador:suma_1.a[4]
a[5] => sumador:suma_1.a[5]
a[6] => sumador:suma_1.a[6]
a[7] => sumador:suma_1.a[7]
a[8] => sumador:suma_1.a[8]
a[9] => sumador:suma_1.a[9]
a[10] => sumador:suma_1.a[10]
a[11] => sumador:suma_1.a[11]
a[12] => sumador:suma_1.a[12]
a[13] => sumador:suma_1.a[13]
a[14] => sumador:suma_1.a[14]
a[15] => sumador:suma_1.a[15]
a[16] => sumador:suma_1.a[16]
a[17] => sumador:suma_1.a[17]
a[18] => sumador:suma_1.a[18]
a[19] => sumador:suma_1.a[19]
a[20] => sumador:suma_1.a[20]
a[21] => sumador:suma_1.a[21]
a[22] => sumador:suma_1.a[22]
a[23] => sumador:suma_1.a[23]
a[24] => sumador:suma_1.a[24]
a[25] => sumador:suma_1.a[25]
a[26] => sumador:suma_1.a[26]
a[27] => sumador:suma_1.a[27]
a[28] => sumador:suma_1.a[28]
a[29] => sumador:suma_1.a[29]
a[30] => sumador:suma_1.a[30]
a[31] => sumador:suma_1.a[31]
BX[0] => sumador:suma_1.b[0]
BX[1] => sumador:suma_1.b[1]
BX[2] => sumador:suma_1.b[2]
BX[3] => sumador:suma_1.b[3]
BX[4] => sumador:suma_1.b[4]
BX[5] => sumador:suma_1.b[5]
BX[6] => sumador:suma_1.b[6]
BX[7] => sumador:suma_1.b[7]
BX[8] => sumador:suma_1.b[8]
BX[9] => sumador:suma_1.b[9]
BX[10] => sumador:suma_1.b[10]
BX[11] => sumador:suma_1.b[11]
BX[12] => sumador:suma_1.b[12]
BX[13] => sumador:suma_1.b[13]
BX[14] => sumador:suma_1.b[14]
BX[15] => sumador:suma_1.b[15]
BX[16] => sumador:suma_1.b[16]
BX[17] => sumador:suma_1.b[17]
BX[18] => sumador:suma_1.b[18]
BX[19] => sumador:suma_1.b[19]
BX[20] => sumador:suma_1.b[20]
BX[21] => sumador:suma_1.b[21]
BX[22] => sumador:suma_1.b[22]
BX[23] => sumador:suma_1.b[23]
BX[24] => sumador:suma_1.b[24]
BX[25] => sumador:suma_1.b[25]
BX[26] => sumador:suma_1.b[26]
BX[27] => sumador:suma_1.b[27]
BX[28] => sumador:suma_1.b[28]
BX[29] => sumador:suma_1.b[29]
BX[30] => sumador:suma_1.b[30]
BX[31] => sumador:suma_1.b[31]
res[0] <= sumador:suma_3.s[0]
res[1] <= sumador:suma_3.s[1]
res[2] <= sumador:suma_3.s[2]
res[3] <= sumador:suma_3.s[3]
res[4] <= sumador:suma_3.s[4]
res[5] <= sumador:suma_3.s[5]
res[6] <= sumador:suma_3.s[6]
res[7] <= sumador:suma_3.s[7]
res[8] <= sumador:suma_3.s[8]
res[9] <= sumador:suma_3.s[9]
res[10] <= sumador:suma_3.s[10]
res[11] <= sumador:suma_3.s[11]
res[12] <= sumador:suma_3.s[12]
res[13] <= sumador:suma_3.s[13]
res[14] <= sumador:suma_3.s[14]
res[15] <= sumador:suma_3.s[15]
res[16] <= sumador:suma_3.s[16]
res[17] <= sumador:suma_3.s[17]
res[18] <= sumador:suma_3.s[18]
res[19] <= sumador:suma_3.s[19]
res[20] <= sumador:suma_3.s[20]
res[21] <= sumador:suma_3.s[21]
res[22] <= sumador:suma_3.s[22]
res[23] <= sumador:suma_3.s[23]
res[24] <= sumador:suma_3.s[24]
res[25] <= sumador:suma_3.s[25]
res[26] <= sumador:suma_3.s[26]
res[27] <= sumador:suma_3.s[27]
res[28] <= sumador:suma_3.s[28]
res[29] <= sumador:suma_3.s[29]
res[30] <= sumador:suma_3.s[30]
res[31] <= sumador:suma_3.s[31]


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd3:cd3_Unit|sumador:suma_1
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd3:cd3_Unit|mul:mul
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd3:cd3_Unit|sumador:suma_2
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|cd3:cd3_Unit|sumador:suma_3
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|div:div_Unit
a[0] => abs_a[0].DATAA
a[0] => abs_a[0].DATAB
a[1] => abs_a[1].DATAA
a[1] => abs_a[1].DATAB
a[2] => abs_a[2].DATAA
a[2] => abs_a[2].DATAB
a[3] => abs_a[3].DATAA
a[3] => abs_a[3].DATAB
a[4] => abs_a[4].DATAA
a[4] => abs_a[4].DATAB
a[5] => abs_a[5].DATAA
a[5] => abs_a[5].DATAB
a[6] => abs_a[6].DATAA
a[6] => abs_a[6].DATAB
a[7] => abs_a[7].DATAA
a[7] => abs_a[7].DATAB
a[8] => abs_a[8].DATAA
a[8] => abs_a[8].DATAB
a[9] => abs_a[9].DATAA
a[9] => abs_a[9].DATAB
a[10] => abs_a[10].DATAA
a[10] => abs_a[10].DATAB
a[11] => abs_a[11].DATAA
a[11] => abs_a[11].DATAB
a[12] => abs_a[12].DATAA
a[12] => abs_a[12].DATAB
a[13] => abs_a[13].DATAA
a[13] => abs_a[13].DATAB
a[14] => abs_a[14].DATAA
a[14] => abs_a[14].DATAB
a[15] => abs_a[15].DATAA
a[15] => abs_a[15].DATAB
a[16] => abs_a[16].DATAA
a[16] => abs_a[16].DATAB
a[17] => abs_a[17].DATAA
a[17] => abs_a[17].DATAB
a[18] => abs_a[18].DATAA
a[18] => abs_a[18].DATAB
a[19] => abs_a[19].DATAA
a[19] => abs_a[19].DATAB
a[20] => abs_a[20].DATAA
a[20] => abs_a[20].DATAB
a[21] => abs_a[21].DATAA
a[21] => abs_a[21].DATAB
a[22] => abs_a[22].DATAA
a[22] => abs_a[22].DATAB
a[23] => abs_a[23].DATAA
a[23] => abs_a[23].DATAB
a[24] => abs_a[24].DATAA
a[24] => abs_a[24].DATAB
a[25] => abs_a[25].DATAA
a[25] => abs_a[25].DATAB
a[26] => abs_a[26].DATAA
a[26] => abs_a[26].DATAB
a[27] => abs_a[27].DATAA
a[27] => abs_a[27].DATAB
a[28] => abs_a[28].DATAA
a[28] => abs_a[28].DATAB
a[29] => abs_a[29].DATAA
a[29] => abs_a[29].DATAB
a[30] => abs_a[30].DATAA
a[30] => abs_a[30].DATAB
a[31] => sign[0].IN0
a[31] => abs_a[31].DATAA
a[31] => Equal0.IN2
a[31] => abs_a[31].DATAB
BX[0] => abs_b[0].DATAA
BX[0] => abs_b[0].DATAB
BX[1] => abs_b[1].DATAA
BX[1] => abs_b[1].DATAB
BX[2] => abs_b[2].DATAA
BX[2] => abs_b[2].DATAB
BX[3] => abs_b[3].DATAA
BX[3] => abs_b[3].DATAB
BX[4] => abs_b[4].DATAA
BX[4] => abs_b[4].DATAB
BX[5] => abs_b[5].DATAA
BX[5] => abs_b[5].DATAB
BX[6] => abs_b[6].DATAA
BX[6] => abs_b[6].DATAB
BX[7] => abs_b[7].DATAA
BX[7] => abs_b[7].DATAB
BX[8] => abs_b[8].DATAA
BX[8] => abs_b[8].DATAB
BX[9] => abs_b[9].DATAA
BX[9] => abs_b[9].DATAB
BX[10] => abs_b[10].DATAA
BX[10] => abs_b[10].DATAB
BX[11] => abs_b[11].DATAA
BX[11] => abs_b[11].DATAB
BX[12] => abs_b[12].DATAA
BX[12] => abs_b[12].DATAB
BX[13] => abs_b[13].DATAA
BX[13] => abs_b[13].DATAB
BX[14] => abs_b[14].DATAA
BX[14] => abs_b[14].DATAB
BX[15] => abs_b[15].DATAA
BX[15] => abs_b[15].DATAB
BX[16] => abs_b[16].DATAA
BX[16] => abs_b[16].DATAB
BX[17] => abs_b[17].DATAA
BX[17] => abs_b[17].DATAB
BX[18] => abs_b[18].DATAA
BX[18] => abs_b[18].DATAB
BX[19] => abs_b[19].DATAA
BX[19] => abs_b[19].DATAB
BX[20] => abs_b[20].DATAA
BX[20] => abs_b[20].DATAB
BX[21] => abs_b[21].DATAA
BX[21] => abs_b[21].DATAB
BX[22] => abs_b[22].DATAA
BX[22] => abs_b[22].DATAB
BX[23] => abs_b[23].DATAA
BX[23] => abs_b[23].DATAB
BX[24] => abs_b[24].DATAA
BX[24] => abs_b[24].DATAB
BX[25] => abs_b[25].DATAA
BX[25] => abs_b[25].DATAB
BX[26] => abs_b[26].DATAA
BX[26] => abs_b[26].DATAB
BX[27] => abs_b[27].DATAA
BX[27] => abs_b[27].DATAB
BX[28] => abs_b[28].DATAA
BX[28] => abs_b[28].DATAB
BX[29] => abs_b[29].DATAA
BX[29] => abs_b[29].DATAB
BX[30] => abs_b[30].DATAA
BX[30] => abs_b[30].DATAB
BX[31] => sign[0].IN1
BX[31] => abs_b[31].DATAA
BX[31] => Equal1.IN2
BX[31] => abs_b[31].DATAB
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|dr8:dr8_Unit
shape[0] => Equal0.IN2
shape[0] => Equal1.IN0
shape[1] => Equal0.IN1
shape[1] => Equal1.IN2
shape[2] => Equal0.IN0
shape[2] => Equal1.IN1
code[0] => Equal2.IN1
code[1] => Equal2.IN3
code[2] => Equal2.IN0
code[3] => Equal2.IN2
a[0] => Mult0.IN9
a[0] => Mult1.IN31
a[0] => Add2.IN32
a[0] => yNext1.DATAB
a[0] => xNext1.DATAB
a[1] => Mult0.IN8
a[1] => Mult1.IN30
a[1] => Add2.IN31
a[1] => yNext1.DATAB
a[1] => xNext1.DATAB
a[2] => Mult0.IN7
a[2] => Mult1.IN29
a[2] => Add2.IN30
a[2] => yNext1.DATAB
a[2] => xNext1.DATAB
a[3] => Mult0.IN6
a[3] => Mult1.IN28
a[3] => Add2.IN29
a[3] => yNext1.DATAB
a[3] => xNext1.DATAB
a[4] => Mult0.IN5
a[4] => Mult1.IN27
a[4] => Add2.IN28
a[4] => yNext1.DATAB
a[4] => xNext1.DATAB
a[5] => Mult0.IN4
a[5] => Mult1.IN26
a[5] => Add2.IN27
a[5] => yNext1.DATAB
a[5] => xNext1.DATAB
a[6] => Mult0.IN3
a[6] => Mult1.IN25
a[6] => Add2.IN26
a[6] => yNext1.DATAB
a[6] => xNext1.DATAB
a[7] => Mult0.IN2
a[7] => Mult1.IN24
a[7] => Add2.IN25
a[7] => yNext1.DATAB
a[7] => xNext1.DATAB
a[8] => Mult0.IN1
a[8] => Mult1.IN23
a[8] => Add2.IN24
a[8] => yNext1.DATAB
a[8] => xNext1.DATAB
a[9] => Mult0.IN0
a[9] => Mult1.IN22
a[9] => Add2.IN23
a[9] => yNext1.DATAB
a[9] => xNext1.DATAB
a[10] => Mult1.IN21
a[10] => Add2.IN22
a[11] => Mult1.IN20
a[11] => Add2.IN21
a[12] => Mult1.IN19
a[12] => Add2.IN20
a[13] => Mult1.IN18
a[13] => Add2.IN19
a[14] => Mult1.IN17
a[14] => Add2.IN18
a[15] => Mult1.IN16
a[15] => Add2.IN17
a[16] => Mult1.IN15
a[16] => Add2.IN16
a[17] => Mult1.IN14
a[17] => Add2.IN15
a[18] => Mult1.IN13
a[18] => Add2.IN14
a[19] => Mult1.IN12
a[19] => Add2.IN13
a[20] => Mult1.IN11
a[20] => Add2.IN12
a[21] => Mult1.IN10
a[21] => Add2.IN11
a[22] => Mult1.IN9
a[22] => Add2.IN10
a[23] => Mult1.IN8
a[23] => Add2.IN9
a[24] => Mult1.IN7
a[24] => Add2.IN8
a[25] => Mult1.IN6
a[25] => Add2.IN7
a[26] => Mult1.IN5
a[26] => Add2.IN6
a[27] => Mult1.IN4
a[27] => Add2.IN5
a[28] => Mult1.IN3
a[28] => Add2.IN4
a[29] => Mult1.IN2
a[29] => Add2.IN3
a[30] => Mult1.IN1
a[30] => Add2.IN2
a[31] => Mult1.IN0
a[31] => Add2.IN1
c[0] => Mult0.IN41
c[0] => Mult1.IN63
c[0] => Add2.IN64
c[1] => Mult0.IN40
c[1] => Mult1.IN62
c[1] => Add2.IN63
c[2] => Mult0.IN39
c[2] => Mult1.IN61
c[2] => Add2.IN62
c[3] => Mult0.IN38
c[3] => Mult1.IN60
c[3] => Add2.IN61
c[4] => Mult0.IN37
c[4] => Mult1.IN59
c[4] => Add2.IN60
c[5] => Mult0.IN36
c[5] => Mult1.IN58
c[5] => Add2.IN59
c[6] => Mult0.IN35
c[6] => Mult1.IN57
c[6] => Add2.IN58
c[7] => Mult0.IN34
c[7] => Mult1.IN56
c[7] => Add2.IN57
c[8] => Mult0.IN33
c[8] => Mult1.IN55
c[8] => Add2.IN56
c[9] => Mult0.IN32
c[9] => Mult1.IN54
c[9] => Add2.IN55
c[10] => Mult0.IN31
c[10] => Mult1.IN53
c[10] => Add2.IN54
c[11] => Mult0.IN30
c[11] => Mult1.IN52
c[11] => Add2.IN53
c[12] => Mult0.IN29
c[12] => Mult1.IN51
c[12] => Add2.IN52
c[13] => Mult0.IN28
c[13] => Mult1.IN50
c[13] => Add2.IN51
c[14] => Mult0.IN27
c[14] => Mult1.IN49
c[14] => Add2.IN50
c[15] => Mult0.IN26
c[15] => Mult1.IN48
c[15] => Add2.IN49
c[16] => Mult0.IN25
c[16] => Mult1.IN47
c[16] => Add2.IN48
c[17] => Mult0.IN24
c[17] => Mult1.IN46
c[17] => Add2.IN47
c[18] => Mult0.IN23
c[18] => Mult1.IN45
c[18] => Add2.IN46
c[19] => Mult0.IN22
c[19] => Mult1.IN44
c[19] => Add2.IN45
c[20] => Mult0.IN21
c[20] => Mult1.IN43
c[20] => Add2.IN44
c[21] => Mult0.IN20
c[21] => Mult1.IN42
c[21] => Add2.IN43
c[22] => Mult0.IN19
c[22] => Mult1.IN41
c[22] => Add2.IN42
c[23] => Mult0.IN18
c[23] => Mult1.IN40
c[23] => Add2.IN41
c[24] => Mult0.IN17
c[24] => Mult1.IN39
c[24] => Add2.IN40
c[25] => Mult0.IN16
c[25] => Mult1.IN38
c[25] => Add2.IN39
c[26] => Mult0.IN15
c[26] => Mult1.IN37
c[26] => Add2.IN38
c[27] => Mult0.IN14
c[27] => Mult1.IN36
c[27] => Add2.IN37
c[28] => Mult0.IN13
c[28] => Mult1.IN35
c[28] => Add2.IN36
c[29] => Mult0.IN12
c[29] => Mult1.IN34
c[29] => Add2.IN35
c[30] => Mult0.IN11
c[30] => Mult1.IN33
c[30] => Add2.IN34
c[31] => Mult0.IN10
c[31] => Mult1.IN32
c[31] => Add2.IN33
EX[0] => Add0.IN64
EX[0] => Add1.IN64
EX[1] => Add0.IN63
EX[1] => Add1.IN63
EX[2] => Add0.IN62
EX[2] => Add1.IN62
EX[3] => Add0.IN61
EX[3] => Add1.IN61
EX[4] => Add0.IN60
EX[4] => Add1.IN60
EX[5] => Add0.IN59
EX[5] => Add1.IN59
EX[6] => Add0.IN58
EX[6] => Add1.IN58
EX[7] => Add0.IN57
EX[7] => Add1.IN57
EX[8] => Add0.IN56
EX[8] => Add1.IN56
EX[9] => Add0.IN55
EX[9] => Add1.IN55
EX[10] => Add0.IN54
EX[10] => Add1.IN54
EX[11] => Add0.IN53
EX[11] => Add1.IN53
EX[12] => Add0.IN52
EX[12] => Add1.IN52
EX[13] => Add0.IN51
EX[13] => Add1.IN51
EX[14] => Add0.IN50
EX[14] => Add1.IN50
EX[15] => Add0.IN49
EX[15] => Add1.IN49
EX[16] => Add0.IN48
EX[16] => Add1.IN48
EX[17] => Add0.IN47
EX[17] => Add1.IN47
EX[18] => Add0.IN46
EX[18] => Add1.IN46
EX[19] => Add0.IN45
EX[19] => Add1.IN45
EX[20] => Add0.IN44
EX[20] => Add1.IN44
EX[21] => Add0.IN43
EX[21] => Add1.IN43
EX[22] => Add0.IN42
EX[22] => Add1.IN42
EX[23] => Add0.IN41
EX[23] => Add1.IN41
EX[24] => Add0.IN40
EX[24] => Add1.IN40
EX[25] => Add0.IN39
EX[25] => Add1.IN39
EX[26] => Add0.IN38
EX[26] => Add1.IN38
EX[27] => Add0.IN37
EX[27] => Add1.IN37
EX[28] => Add0.IN36
EX[28] => Add1.IN36
EX[29] => Add0.IN35
EX[29] => Add1.IN35
EX[30] => Add0.IN34
EX[30] => Add1.IN34
EX[31] => Add0.IN33
EX[31] => Add1.IN33
BX[0] => ~NO_FANOUT~
BX[1] => ~NO_FANOUT~
BX[2] => ~NO_FANOUT~
BX[3] => ~NO_FANOUT~
BX[4] => ~NO_FANOUT~
BX[5] => ~NO_FANOUT~
BX[6] => ~NO_FANOUT~
BX[7] => ~NO_FANOUT~
BX[8] => ~NO_FANOUT~
BX[9] => ~NO_FANOUT~
BX[10] => ~NO_FANOUT~
BX[11] => ~NO_FANOUT~
BX[12] => ~NO_FANOUT~
BX[13] => ~NO_FANOUT~
BX[14] => ~NO_FANOUT~
BX[15] => ~NO_FANOUT~
BX[16] => ~NO_FANOUT~
BX[17] => ~NO_FANOUT~
BX[18] => ~NO_FANOUT~
BX[19] => ~NO_FANOUT~
BX[20] => ~NO_FANOUT~
BX[21] => ~NO_FANOUT~
BX[22] => ~NO_FANOUT~
BX[23] => ~NO_FANOUT~
BX[24] => ~NO_FANOUT~
BX[25] => ~NO_FANOUT~
BX[26] => ~NO_FANOUT~
BX[27] => ~NO_FANOUT~
BX[28] => ~NO_FANOUT~
BX[29] => ~NO_FANOUT~
BX[30] => ~NO_FANOUT~
BX[31] => ~NO_FANOUT~
posiciones[0] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[1] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[2] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[3] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[4] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[5] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[6] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[7] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[8] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[9] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[10] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[11] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[12] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[13] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[14] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[15] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[16] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[17] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[18] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[19] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[20] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[21] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[22] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[23] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[24] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[25] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[26] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[27] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[28] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[29] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[30] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[31] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[32] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[33] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[34] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[35] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[36] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[37] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[38] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[39] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[40] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[41] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[42] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[43] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[44] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[45] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[46] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[47] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[48] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[49] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[50] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[51] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[52] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[53] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[54] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[55] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[56] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[57] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[58] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[59] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[60] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[61] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[62] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[63] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[64] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[65] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[66] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[67] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[68] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[69] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[70] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[71] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[72] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[73] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[74] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[75] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[76] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[77] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[78] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[79] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[80] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[81] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[82] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[83] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[84] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[85] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[86] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[87] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[88] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[89] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[90] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[91] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[92] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[93] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[94] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[95] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[96] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[97] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[98] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[99] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[100] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[101] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[102] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[103] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[104] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[105] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[106] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[107] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[108] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[109] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[110] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[111] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[112] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[113] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[114] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[115] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[116] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[117] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[118] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[119] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[120] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[121] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[122] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[123] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[124] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[125] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[126] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[127] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[128] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[129] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[130] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[131] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[132] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[133] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[134] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[135] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[136] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[137] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[138] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[139] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[140] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[141] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[142] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[143] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[144] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[145] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[146] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[147] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[148] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[149] <= yNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[150] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[151] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[152] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[153] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[154] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[155] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[156] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[157] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[158] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE
posiciones[159] <= xNext1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|dxy:dyx_Unit
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
BX[0] => mul:mulb2.a[0]
BX[1] => mul:mulb2.a[1]
BX[2] => mul:mulb2.a[2]
BX[3] => mul:mulb2.a[3]
BX[4] => mul:mulb2.a[4]
BX[5] => mul:mulb2.a[5]
BX[6] => mul:mulb2.a[6]
BX[7] => mul:mulb2.a[7]
BX[8] => mul:mulb2.a[8]
BX[9] => mul:mulb2.a[9]
BX[10] => mul:mulb2.a[10]
BX[11] => mul:mulb2.a[11]
BX[12] => mul:mulb2.a[12]
BX[13] => mul:mulb2.a[13]
BX[14] => mul:mulb2.a[14]
BX[15] => mul:mulb2.a[15]
BX[16] => mul:mulb2.a[16]
BX[17] => mul:mulb2.a[17]
BX[18] => mul:mulb2.a[18]
BX[19] => mul:mulb2.a[19]
BX[20] => mul:mulb2.a[20]
BX[21] => mul:mulb2.a[21]
BX[22] => mul:mulb2.a[22]
BX[23] => mul:mulb2.a[23]
BX[24] => mul:mulb2.a[24]
BX[25] => mul:mulb2.a[25]
BX[26] => mul:mulb2.a[26]
BX[27] => mul:mulb2.a[27]
BX[28] => mul:mulb2.a[28]
BX[29] => mul:mulb2.a[29]
BX[30] => mul:mulb2.a[30]
BX[31] => mul:mulb2.a[31]
res[0] <= mul:mulres.port2
res[1] <= mul:mulres.port2
res[2] <= mul:mulres.port2
res[3] <= mul:mulres.port2
res[4] <= mul:mulres.port2
res[5] <= mul:mulres.port2
res[6] <= mul:mulres.port2
res[7] <= mul:mulres.port2
res[8] <= mul:mulres.port2
res[9] <= mul:mulres.port2
res[10] <= mul:mulres.port2
res[11] <= mul:mulres.port2
res[12] <= mul:mulres.port2
res[13] <= mul:mulres.port2
res[14] <= mul:mulres.port2
res[15] <= mul:mulres.port2
res[16] <= mul:mulres.port2
res[17] <= mul:mulres.port2
res[18] <= mul:mulres.port2
res[19] <= mul:mulres.port2
res[20] <= mul:mulres.port2
res[21] <= mul:mulres.port2
res[22] <= mul:mulres.port2
res[23] <= mul:mulres.port2
res[24] <= mul:mulres.port2
res[25] <= mul:mulres.port2
res[26] <= mul:mulres.port2
res[27] <= mul:mulres.port2
res[28] <= mul:mulres.port2
res[29] <= mul:mulres.port2
res[30] <= mul:mulres.port2
res[31] <= mul:mulres.port2


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|dxy:dyx_Unit|mul:mulaa
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|dxy:dyx_Unit|mul:mulb2
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|dxy:dyx_Unit|sumador:suma_F
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
cin => Add1.IN66
s[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|dxy:dyx_Unit|mul:mulres
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|mul:mul_Unit
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|pot:pot_Unit
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
BX[0] => BX[0].IN1
BX[1] => BX[1].IN1
BX[2] => BX[2].IN1
BX[3] => BX[3].IN1
BX[4] => BX[4].IN1
BX[5] => BX[5].IN1
BX[6] => BX[6].IN1
BX[7] => BX[7].IN1
BX[8] => BX[8].IN1
BX[9] => BX[9].IN1
BX[10] => BX[10].IN1
BX[11] => BX[11].IN1
BX[12] => BX[12].IN1
BX[13] => BX[13].IN1
BX[14] => BX[14].IN1
BX[15] => BX[15].IN1
BX[16] => BX[16].IN1
BX[17] => BX[17].IN1
BX[18] => BX[18].IN1
BX[19] => BX[19].IN1
BX[20] => BX[20].IN1
BX[21] => BX[21].IN1
BX[22] => BX[22].IN1
BX[23] => BX[23].IN1
BX[24] => BX[24].IN1
BX[25] => BX[25].IN1
BX[26] => BX[26].IN1
BX[27] => BX[27].IN1
BX[28] => BX[28].IN1
BX[29] => BX[29].IN1
BX[30] => BX[30].IN1
BX[31] => BX[31].IN1
res[0] <= mul:mul2.port2
res[1] <= mul:mul2.port2
res[2] <= mul:mul2.port2
res[3] <= mul:mul2.port2
res[4] <= mul:mul2.port2
res[5] <= mul:mul2.port2
res[6] <= mul:mul2.port2
res[7] <= mul:mul2.port2
res[8] <= mul:mul2.port2
res[9] <= mul:mul2.port2
res[10] <= mul:mul2.port2
res[11] <= mul:mul2.port2
res[12] <= mul:mul2.port2
res[13] <= mul:mul2.port2
res[14] <= mul:mul2.port2
res[15] <= mul:mul2.port2
res[16] <= mul:mul2.port2
res[17] <= mul:mul2.port2
res[18] <= mul:mul2.port2
res[19] <= mul:mul2.port2
res[20] <= mul:mul2.port2
res[21] <= mul:mul2.port2
res[22] <= mul:mul2.port2
res[23] <= mul:mul2.port2
res[24] <= mul:mul2.port2
res[25] <= mul:mul2.port2
res[26] <= mul:mul2.port2
res[27] <= mul:mul2.port2
res[28] <= mul:mul2.port2
res[29] <= mul:mul2.port2
res[30] <= mul:mul2.port2
res[31] <= mul:mul2.port2


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|pot:pot_Unit|mul:mul1
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|SPU:SPU_Unit|pot:pot_Unit|mul:mul2
a[0] => Mult0.IN31
a[1] => Mult0.IN30
a[2] => Mult0.IN29
a[3] => Mult0.IN28
a[4] => Mult0.IN27
a[5] => Mult0.IN26
a[6] => Mult0.IN25
a[7] => Mult0.IN24
a[8] => Mult0.IN23
a[9] => Mult0.IN22
a[10] => Mult0.IN21
a[11] => Mult0.IN20
a[12] => Mult0.IN19
a[13] => Mult0.IN18
a[14] => Mult0.IN17
a[15] => Mult0.IN16
a[16] => Mult0.IN15
a[17] => Mult0.IN14
a[18] => Mult0.IN13
a[19] => Mult0.IN12
a[20] => Mult0.IN11
a[21] => Mult0.IN10
a[22] => Mult0.IN9
a[23] => Mult0.IN8
a[24] => Mult0.IN7
a[25] => Mult0.IN6
a[26] => Mult0.IN5
a[27] => Mult0.IN4
a[28] => Mult0.IN3
a[29] => Mult0.IN2
a[30] => Mult0.IN1
a[31] => Mult0.IN0
BX[0] => Mult0.IN63
BX[1] => Mult0.IN62
BX[2] => Mult0.IN61
BX[3] => Mult0.IN60
BX[4] => Mult0.IN59
BX[5] => Mult0.IN58
BX[6] => Mult0.IN57
BX[7] => Mult0.IN56
BX[8] => Mult0.IN55
BX[9] => Mult0.IN54
BX[10] => Mult0.IN53
BX[11] => Mult0.IN52
BX[12] => Mult0.IN51
BX[13] => Mult0.IN50
BX[14] => Mult0.IN49
BX[15] => Mult0.IN48
BX[16] => Mult0.IN47
BX[17] => Mult0.IN46
BX[18] => Mult0.IN45
BX[19] => Mult0.IN44
BX[20] => Mult0.IN43
BX[21] => Mult0.IN42
BX[22] => Mult0.IN41
BX[23] => Mult0.IN40
BX[24] => Mult0.IN39
BX[25] => Mult0.IN38
BX[26] => Mult0.IN37
BX[27] => Mult0.IN36
BX[28] => Mult0.IN35
BX[29] => Mult0.IN34
BX[30] => Mult0.IN33
BX[31] => Mult0.IN32
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|pipelineRegEtoM:pipelineRegEtoM_Unit
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => q[32]~reg0.CLK
clk => q[33]~reg0.CLK
clk => q[34]~reg0.CLK
clk => q[35]~reg0.CLK
clk => q[36]~reg0.CLK
clk => q[37]~reg0.CLK
clk => q[38]~reg0.CLK
clk => q[39]~reg0.CLK
clk => q[40]~reg0.CLK
clk => q[41]~reg0.CLK
clk => q[42]~reg0.CLK
clk => q[43]~reg0.CLK
clk => q[44]~reg0.CLK
clk => q[45]~reg0.CLK
clk => q[46]~reg0.CLK
clk => q[47]~reg0.CLK
clk => q[48]~reg0.CLK
clk => q[49]~reg0.CLK
clk => q[50]~reg0.CLK
clk => q[51]~reg0.CLK
clk => q[52]~reg0.CLK
clk => q[53]~reg0.CLK
clk => q[54]~reg0.CLK
clk => q[55]~reg0.CLK
clk => q[56]~reg0.CLK
clk => q[57]~reg0.CLK
clk => q[58]~reg0.CLK
clk => q[59]~reg0.CLK
clk => q[60]~reg0.CLK
clk => q[61]~reg0.CLK
clk => q[62]~reg0.CLK
clk => q[63]~reg0.CLK
clk => q[64]~reg0.CLK
clk => q[65]~reg0.CLK
clk => q[66]~reg0.CLK
clk => q[67]~reg0.CLK
clk => q[68]~reg0.CLK
clk => q[69]~reg0.CLK
clk => q[70]~reg0.CLK
clk => q[71]~reg0.CLK
clk => q[72]~reg0.CLK
clk => q[73]~reg0.CLK
clk => q[74]~reg0.CLK
clk => q[75]~reg0.CLK
clk => q[76]~reg0.CLK
clk => q[77]~reg0.CLK
clk => q[78]~reg0.CLK
clk => q[79]~reg0.CLK
clk => q[80]~reg0.CLK
clk => q[81]~reg0.CLK
clk => q[82]~reg0.CLK
clk => q[83]~reg0.CLK
clk => q[84]~reg0.CLK
clk => q[85]~reg0.CLK
clk => q[86]~reg0.CLK
clk => q[87]~reg0.CLK
clk => q[88]~reg0.CLK
clk => q[89]~reg0.CLK
clk => q[90]~reg0.CLK
clk => q[91]~reg0.CLK
clk => q[92]~reg0.CLK
clk => q[93]~reg0.CLK
clk => q[94]~reg0.CLK
clk => q[95]~reg0.CLK
clk => q[96]~reg0.CLK
clk => q[97]~reg0.CLK
clk => q[98]~reg0.CLK
clk => q[99]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
reset => q[32]~reg0.ACLR
reset => q[33]~reg0.ACLR
reset => q[34]~reg0.ACLR
reset => q[35]~reg0.ACLR
reset => q[36]~reg0.ACLR
reset => q[37]~reg0.ACLR
reset => q[38]~reg0.ACLR
reset => q[39]~reg0.ACLR
reset => q[40]~reg0.ACLR
reset => q[41]~reg0.ACLR
reset => q[42]~reg0.ACLR
reset => q[43]~reg0.ACLR
reset => q[44]~reg0.ACLR
reset => q[45]~reg0.ACLR
reset => q[46]~reg0.ACLR
reset => q[47]~reg0.ACLR
reset => q[48]~reg0.ACLR
reset => q[49]~reg0.ACLR
reset => q[50]~reg0.ACLR
reset => q[51]~reg0.ACLR
reset => q[52]~reg0.ACLR
reset => q[53]~reg0.ACLR
reset => q[54]~reg0.ACLR
reset => q[55]~reg0.ACLR
reset => q[56]~reg0.ACLR
reset => q[57]~reg0.ACLR
reset => q[58]~reg0.ACLR
reset => q[59]~reg0.ACLR
reset => q[60]~reg0.ACLR
reset => q[61]~reg0.ACLR
reset => q[62]~reg0.ACLR
reset => q[63]~reg0.ACLR
reset => q[64]~reg0.ACLR
reset => q[65]~reg0.ACLR
reset => q[66]~reg0.ACLR
reset => q[67]~reg0.ACLR
reset => q[68]~reg0.ACLR
reset => q[69]~reg0.ACLR
reset => q[70]~reg0.ACLR
reset => q[71]~reg0.ACLR
reset => q[72]~reg0.ACLR
reset => q[73]~reg0.ACLR
reset => q[74]~reg0.ACLR
reset => q[75]~reg0.ACLR
reset => q[76]~reg0.ACLR
reset => q[77]~reg0.ACLR
reset => q[78]~reg0.ACLR
reset => q[79]~reg0.ACLR
reset => q[80]~reg0.ACLR
reset => q[81]~reg0.ACLR
reset => q[82]~reg0.ACLR
reset => q[83]~reg0.ACLR
reset => q[84]~reg0.ACLR
reset => q[85]~reg0.ACLR
reset => q[86]~reg0.ACLR
reset => q[87]~reg0.ACLR
reset => q[88]~reg0.ACLR
reset => q[89]~reg0.ACLR
reset => q[90]~reg0.ACLR
reset => q[91]~reg0.ACLR
reset => q[92]~reg0.ACLR
reset => q[93]~reg0.ACLR
reset => q[94]~reg0.ACLR
reset => q[95]~reg0.ACLR
reset => q[96]~reg0.ACLR
reset => q[97]~reg0.ACLR
reset => q[98]~reg0.ACLR
reset => q[99]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
d[32] => q[32]~reg0.DATAIN
d[33] => q[33]~reg0.DATAIN
d[34] => q[34]~reg0.DATAIN
d[35] => q[35]~reg0.DATAIN
d[36] => q[36]~reg0.DATAIN
d[37] => q[37]~reg0.DATAIN
d[38] => q[38]~reg0.DATAIN
d[39] => q[39]~reg0.DATAIN
d[40] => q[40]~reg0.DATAIN
d[41] => q[41]~reg0.DATAIN
d[42] => q[42]~reg0.DATAIN
d[43] => q[43]~reg0.DATAIN
d[44] => q[44]~reg0.DATAIN
d[45] => q[45]~reg0.DATAIN
d[46] => q[46]~reg0.DATAIN
d[47] => q[47]~reg0.DATAIN
d[48] => q[48]~reg0.DATAIN
d[49] => q[49]~reg0.DATAIN
d[50] => q[50]~reg0.DATAIN
d[51] => q[51]~reg0.DATAIN
d[52] => q[52]~reg0.DATAIN
d[53] => q[53]~reg0.DATAIN
d[54] => q[54]~reg0.DATAIN
d[55] => q[55]~reg0.DATAIN
d[56] => q[56]~reg0.DATAIN
d[57] => q[57]~reg0.DATAIN
d[58] => q[58]~reg0.DATAIN
d[59] => q[59]~reg0.DATAIN
d[60] => q[60]~reg0.DATAIN
d[61] => q[61]~reg0.DATAIN
d[62] => q[62]~reg0.DATAIN
d[63] => q[63]~reg0.DATAIN
d[64] => q[64]~reg0.DATAIN
d[65] => q[65]~reg0.DATAIN
d[66] => q[66]~reg0.DATAIN
d[67] => q[67]~reg0.DATAIN
d[68] => q[68]~reg0.DATAIN
d[69] => q[69]~reg0.DATAIN
d[70] => q[70]~reg0.DATAIN
d[71] => q[71]~reg0.DATAIN
d[72] => q[72]~reg0.DATAIN
d[73] => q[73]~reg0.DATAIN
d[74] => q[74]~reg0.DATAIN
d[75] => q[75]~reg0.DATAIN
d[76] => q[76]~reg0.DATAIN
d[77] => q[77]~reg0.DATAIN
d[78] => q[78]~reg0.DATAIN
d[79] => q[79]~reg0.DATAIN
d[80] => q[80]~reg0.DATAIN
d[81] => q[81]~reg0.DATAIN
d[82] => q[82]~reg0.DATAIN
d[83] => q[83]~reg0.DATAIN
d[84] => q[84]~reg0.DATAIN
d[85] => q[85]~reg0.DATAIN
d[86] => q[86]~reg0.DATAIN
d[87] => q[87]~reg0.DATAIN
d[88] => q[88]~reg0.DATAIN
d[89] => q[89]~reg0.DATAIN
d[90] => q[90]~reg0.DATAIN
d[91] => q[91]~reg0.DATAIN
d[92] => q[92]~reg0.DATAIN
d[93] => q[93]~reg0.DATAIN
d[94] => q[94]~reg0.DATAIN
d[95] => q[95]~reg0.DATAIN
d[96] => q[96]~reg0.DATAIN
d[97] => q[97]~reg0.DATAIN
d[98] => q[98]~reg0.DATAIN
d[99] => q[99]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[48] <= q[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[49] <= q[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[50] <= q[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[51] <= q[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[52] <= q[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[53] <= q[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[54] <= q[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[55] <= q[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[56] <= q[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[57] <= q[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[58] <= q[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[59] <= q[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[60] <= q[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[61] <= q[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[62] <= q[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[63] <= q[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[64] <= q[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[65] <= q[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[66] <= q[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[67] <= q[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[68] <= q[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[69] <= q[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[70] <= q[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[71] <= q[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[72] <= q[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[73] <= q[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[74] <= q[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[75] <= q[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[76] <= q[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[77] <= q[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[78] <= q[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[79] <= q[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[80] <= q[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[81] <= q[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[82] <= q[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[83] <= q[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[84] <= q[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[85] <= q[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[86] <= q[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[87] <= q[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[88] <= q[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[89] <= q[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[90] <= q[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[91] <= q[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[92] <= q[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[93] <= q[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[94] <= q[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[95] <= q[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[96] <= q[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[97] <= q[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[98] <= q[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[99] <= q[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|pipelineRegMtoWB:pipelineRegMtoWB_Unit
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => q[32]~reg0.CLK
clk => q[33]~reg0.CLK
clk => q[34]~reg0.CLK
clk => q[35]~reg0.CLK
clk => q[36]~reg0.CLK
clk => q[37]~reg0.CLK
clk => q[38]~reg0.CLK
clk => q[39]~reg0.CLK
clk => q[40]~reg0.CLK
clk => q[41]~reg0.CLK
clk => q[42]~reg0.CLK
clk => q[43]~reg0.CLK
clk => q[44]~reg0.CLK
clk => q[45]~reg0.CLK
clk => q[46]~reg0.CLK
clk => q[47]~reg0.CLK
clk => q[48]~reg0.CLK
clk => q[49]~reg0.CLK
clk => q[50]~reg0.CLK
clk => q[51]~reg0.CLK
clk => q[52]~reg0.CLK
clk => q[53]~reg0.CLK
clk => q[54]~reg0.CLK
clk => q[55]~reg0.CLK
clk => q[56]~reg0.CLK
clk => q[57]~reg0.CLK
clk => q[58]~reg0.CLK
clk => q[59]~reg0.CLK
clk => q[60]~reg0.CLK
clk => q[61]~reg0.CLK
clk => q[62]~reg0.CLK
clk => q[63]~reg0.CLK
clk => q[64]~reg0.CLK
clk => q[65]~reg0.CLK
clk => q[66]~reg0.CLK
clk => q[67]~reg0.CLK
clk => q[68]~reg0.CLK
clk => q[69]~reg0.CLK
clk => q[70]~reg0.CLK
clk => q[71]~reg0.CLK
clk => q[72]~reg0.CLK
clk => q[73]~reg0.CLK
clk => q[74]~reg0.CLK
clk => q[75]~reg0.CLK
clk => q[76]~reg0.CLK
clk => q[77]~reg0.CLK
clk => q[78]~reg0.CLK
clk => q[79]~reg0.CLK
clk => q[80]~reg0.CLK
clk => q[81]~reg0.CLK
clk => q[82]~reg0.CLK
clk => q[83]~reg0.CLK
clk => q[84]~reg0.CLK
clk => q[85]~reg0.CLK
clk => q[86]~reg0.CLK
clk => q[87]~reg0.CLK
clk => q[88]~reg0.CLK
clk => q[89]~reg0.CLK
clk => q[90]~reg0.CLK
clk => q[91]~reg0.CLK
clk => q[92]~reg0.CLK
clk => q[93]~reg0.CLK
clk => q[94]~reg0.CLK
clk => q[95]~reg0.CLK
clk => q[96]~reg0.CLK
clk => q[97]~reg0.CLK
clk => q[98]~reg0.CLK
clk => q[99]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
reset => q[32]~reg0.ACLR
reset => q[33]~reg0.ACLR
reset => q[34]~reg0.ACLR
reset => q[35]~reg0.ACLR
reset => q[36]~reg0.ACLR
reset => q[37]~reg0.ACLR
reset => q[38]~reg0.ACLR
reset => q[39]~reg0.ACLR
reset => q[40]~reg0.ACLR
reset => q[41]~reg0.ACLR
reset => q[42]~reg0.ACLR
reset => q[43]~reg0.ACLR
reset => q[44]~reg0.ACLR
reset => q[45]~reg0.ACLR
reset => q[46]~reg0.ACLR
reset => q[47]~reg0.ACLR
reset => q[48]~reg0.ACLR
reset => q[49]~reg0.ACLR
reset => q[50]~reg0.ACLR
reset => q[51]~reg0.ACLR
reset => q[52]~reg0.ACLR
reset => q[53]~reg0.ACLR
reset => q[54]~reg0.ACLR
reset => q[55]~reg0.ACLR
reset => q[56]~reg0.ACLR
reset => q[57]~reg0.ACLR
reset => q[58]~reg0.ACLR
reset => q[59]~reg0.ACLR
reset => q[60]~reg0.ACLR
reset => q[61]~reg0.ACLR
reset => q[62]~reg0.ACLR
reset => q[63]~reg0.ACLR
reset => q[64]~reg0.ACLR
reset => q[65]~reg0.ACLR
reset => q[66]~reg0.ACLR
reset => q[67]~reg0.ACLR
reset => q[68]~reg0.ACLR
reset => q[69]~reg0.ACLR
reset => q[70]~reg0.ACLR
reset => q[71]~reg0.ACLR
reset => q[72]~reg0.ACLR
reset => q[73]~reg0.ACLR
reset => q[74]~reg0.ACLR
reset => q[75]~reg0.ACLR
reset => q[76]~reg0.ACLR
reset => q[77]~reg0.ACLR
reset => q[78]~reg0.ACLR
reset => q[79]~reg0.ACLR
reset => q[80]~reg0.ACLR
reset => q[81]~reg0.ACLR
reset => q[82]~reg0.ACLR
reset => q[83]~reg0.ACLR
reset => q[84]~reg0.ACLR
reset => q[85]~reg0.ACLR
reset => q[86]~reg0.ACLR
reset => q[87]~reg0.ACLR
reset => q[88]~reg0.ACLR
reset => q[89]~reg0.ACLR
reset => q[90]~reg0.ACLR
reset => q[91]~reg0.ACLR
reset => q[92]~reg0.ACLR
reset => q[93]~reg0.ACLR
reset => q[94]~reg0.ACLR
reset => q[95]~reg0.ACLR
reset => q[96]~reg0.ACLR
reset => q[97]~reg0.ACLR
reset => q[98]~reg0.ACLR
reset => q[99]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
d[32] => q[32]~reg0.DATAIN
d[33] => q[33]~reg0.DATAIN
d[34] => q[34]~reg0.DATAIN
d[35] => q[35]~reg0.DATAIN
d[36] => q[36]~reg0.DATAIN
d[37] => q[37]~reg0.DATAIN
d[38] => q[38]~reg0.DATAIN
d[39] => q[39]~reg0.DATAIN
d[40] => q[40]~reg0.DATAIN
d[41] => q[41]~reg0.DATAIN
d[42] => q[42]~reg0.DATAIN
d[43] => q[43]~reg0.DATAIN
d[44] => q[44]~reg0.DATAIN
d[45] => q[45]~reg0.DATAIN
d[46] => q[46]~reg0.DATAIN
d[47] => q[47]~reg0.DATAIN
d[48] => q[48]~reg0.DATAIN
d[49] => q[49]~reg0.DATAIN
d[50] => q[50]~reg0.DATAIN
d[51] => q[51]~reg0.DATAIN
d[52] => q[52]~reg0.DATAIN
d[53] => q[53]~reg0.DATAIN
d[54] => q[54]~reg0.DATAIN
d[55] => q[55]~reg0.DATAIN
d[56] => q[56]~reg0.DATAIN
d[57] => q[57]~reg0.DATAIN
d[58] => q[58]~reg0.DATAIN
d[59] => q[59]~reg0.DATAIN
d[60] => q[60]~reg0.DATAIN
d[61] => q[61]~reg0.DATAIN
d[62] => q[62]~reg0.DATAIN
d[63] => q[63]~reg0.DATAIN
d[64] => q[64]~reg0.DATAIN
d[65] => q[65]~reg0.DATAIN
d[66] => q[66]~reg0.DATAIN
d[67] => q[67]~reg0.DATAIN
d[68] => q[68]~reg0.DATAIN
d[69] => q[69]~reg0.DATAIN
d[70] => q[70]~reg0.DATAIN
d[71] => q[71]~reg0.DATAIN
d[72] => q[72]~reg0.DATAIN
d[73] => q[73]~reg0.DATAIN
d[74] => q[74]~reg0.DATAIN
d[75] => q[75]~reg0.DATAIN
d[76] => q[76]~reg0.DATAIN
d[77] => q[77]~reg0.DATAIN
d[78] => q[78]~reg0.DATAIN
d[79] => q[79]~reg0.DATAIN
d[80] => q[80]~reg0.DATAIN
d[81] => q[81]~reg0.DATAIN
d[82] => q[82]~reg0.DATAIN
d[83] => q[83]~reg0.DATAIN
d[84] => q[84]~reg0.DATAIN
d[85] => q[85]~reg0.DATAIN
d[86] => q[86]~reg0.DATAIN
d[87] => q[87]~reg0.DATAIN
d[88] => q[88]~reg0.DATAIN
d[89] => q[89]~reg0.DATAIN
d[90] => q[90]~reg0.DATAIN
d[91] => q[91]~reg0.DATAIN
d[92] => q[92]~reg0.DATAIN
d[93] => q[93]~reg0.DATAIN
d[94] => q[94]~reg0.DATAIN
d[95] => q[95]~reg0.DATAIN
d[96] => q[96]~reg0.DATAIN
d[97] => q[97]~reg0.DATAIN
d[98] => q[98]~reg0.DATAIN
d[99] => q[99]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[48] <= q[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[49] <= q[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[50] <= q[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[51] <= q[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[52] <= q[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[53] <= q[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[54] <= q[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[55] <= q[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[56] <= q[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[57] <= q[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[58] <= q[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[59] <= q[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[60] <= q[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[61] <= q[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[62] <= q[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[63] <= q[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[64] <= q[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[65] <= q[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[66] <= q[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[67] <= q[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[68] <= q[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[69] <= q[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[70] <= q[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[71] <= q[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[72] <= q[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[73] <= q[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[74] <= q[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[75] <= q[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[76] <= q[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[77] <= q[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[78] <= q[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[79] <= q[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[80] <= q[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[81] <= q[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[82] <= q[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[83] <= q[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[84] <= q[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[85] <= q[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[86] <= q[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[87] <= q[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[88] <= q[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[89] <= q[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[90] <= q[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[91] <= q[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[92] <= q[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[93] <= q[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[94] <= q[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[95] <= q[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[96] <= q[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[97] <= q[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[98] <= q[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[99] <= q[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|pipelineDatapath:pipelineDatapath_Unit|MUX_2:ResultWMux_Unit
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|pipelineARM:pipelineARM_Unit|hazardUnit:hazardUnit_Unit
match[0] => forwardBE.IN0
match[1] => forwardAE.IN0
match[2] => forwardBE.IN0
match[3] => forwardAE.IN0
match[4] => LDRstall.IN0
PCF => stallF.IN1
PCF => flushD.IN0
PCSrcW => flushD.IN1
RegWriteM => forwardAE.IN1
RegWriteM => forwardBE.IN1
RegWriteW => forwardAE.IN1
RegWriteW => forwardBE.IN1
MemtoRegE => LDRstall.IN1
BranchTakenE => flushE.IN1
BranchTakenE => flushD.IN1
forwardAE[0] <= forwardAE.DB_MAX_OUTPUT_PORT_TYPE
forwardAE[1] <= forwardAE.DB_MAX_OUTPUT_PORT_TYPE
forwardBE[0] <= forwardBE.DB_MAX_OUTPUT_PORT_TYPE
forwardBE[1] <= forwardBE.DB_MAX_OUTPUT_PORT_TYPE
stallD <= LDRstall.DB_MAX_OUTPUT_PORT_TYPE
stallF <= stallF.DB_MAX_OUTPUT_PORT_TYPE
flushD <= flushD.DB_MAX_OUTPUT_PORT_TYPE
flushE <= flushE.DB_MAX_OUTPUT_PORT_TYPE


|tb_PROCESSOR|top:dut|data_memory:data_memory_Unit
clk => memory.we_a.CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
WE => memory.we_a.DATAIN
WE => memory.WE
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => memory.waddr_a[0].DATAIN
A[2] => memory.WADDR
A[2] => memory.RADDR
A[3] => memory.waddr_a[1].DATAIN
A[3] => memory.WADDR1
A[3] => memory.RADDR1
A[4] => memory.waddr_a[2].DATAIN
A[4] => memory.WADDR2
A[4] => memory.RADDR2
A[5] => memory.waddr_a[3].DATAIN
A[5] => memory.WADDR3
A[5] => memory.RADDR3
A[6] => memory.waddr_a[4].DATAIN
A[6] => memory.WADDR4
A[6] => memory.RADDR4
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
WD[0] => memory.data_a[0].DATAIN
WD[0] => memory.DATAIN
WD[1] => memory.data_a[1].DATAIN
WD[1] => memory.DATAIN1
WD[2] => memory.data_a[2].DATAIN
WD[2] => memory.DATAIN2
WD[3] => memory.data_a[3].DATAIN
WD[3] => memory.DATAIN3
WD[4] => memory.data_a[4].DATAIN
WD[4] => memory.DATAIN4
WD[5] => memory.data_a[5].DATAIN
WD[5] => memory.DATAIN5
WD[6] => memory.data_a[6].DATAIN
WD[6] => memory.DATAIN6
WD[7] => memory.data_a[7].DATAIN
WD[7] => memory.DATAIN7
WD[8] => memory.data_a[8].DATAIN
WD[8] => memory.DATAIN8
WD[9] => memory.data_a[9].DATAIN
WD[9] => memory.DATAIN9
WD[10] => memory.data_a[10].DATAIN
WD[10] => memory.DATAIN10
WD[11] => memory.data_a[11].DATAIN
WD[11] => memory.DATAIN11
WD[12] => memory.data_a[12].DATAIN
WD[12] => memory.DATAIN12
WD[13] => memory.data_a[13].DATAIN
WD[13] => memory.DATAIN13
WD[14] => memory.data_a[14].DATAIN
WD[14] => memory.DATAIN14
WD[15] => memory.data_a[15].DATAIN
WD[15] => memory.DATAIN15
WD[16] => memory.data_a[16].DATAIN
WD[16] => memory.DATAIN16
WD[17] => memory.data_a[17].DATAIN
WD[17] => memory.DATAIN17
WD[18] => memory.data_a[18].DATAIN
WD[18] => memory.DATAIN18
WD[19] => memory.data_a[19].DATAIN
WD[19] => memory.DATAIN19
WD[20] => memory.data_a[20].DATAIN
WD[20] => memory.DATAIN20
WD[21] => memory.data_a[21].DATAIN
WD[21] => memory.DATAIN21
WD[22] => memory.data_a[22].DATAIN
WD[22] => memory.DATAIN22
WD[23] => memory.data_a[23].DATAIN
WD[23] => memory.DATAIN23
WD[24] => memory.data_a[24].DATAIN
WD[24] => memory.DATAIN24
WD[25] => memory.data_a[25].DATAIN
WD[25] => memory.DATAIN25
WD[26] => memory.data_a[26].DATAIN
WD[26] => memory.DATAIN26
WD[27] => memory.data_a[27].DATAIN
WD[27] => memory.DATAIN27
WD[28] => memory.data_a[28].DATAIN
WD[28] => memory.DATAIN28
WD[29] => memory.data_a[29].DATAIN
WD[29] => memory.DATAIN29
WD[30] => memory.data_a[30].DATAIN
WD[30] => memory.DATAIN30
WD[31] => memory.data_a[31].DATAIN
WD[31] => memory.DATAIN31
RD[0] <= memory.DATAOUT
RD[1] <= memory.DATAOUT1
RD[2] <= memory.DATAOUT2
RD[3] <= memory.DATAOUT3
RD[4] <= memory.DATAOUT4
RD[5] <= memory.DATAOUT5
RD[6] <= memory.DATAOUT6
RD[7] <= memory.DATAOUT7
RD[8] <= memory.DATAOUT8
RD[9] <= memory.DATAOUT9
RD[10] <= memory.DATAOUT10
RD[11] <= memory.DATAOUT11
RD[12] <= memory.DATAOUT12
RD[13] <= memory.DATAOUT13
RD[14] <= memory.DATAOUT14
RD[15] <= memory.DATAOUT15
RD[16] <= memory.DATAOUT16
RD[17] <= memory.DATAOUT17
RD[18] <= memory.DATAOUT18
RD[19] <= memory.DATAOUT19
RD[20] <= memory.DATAOUT20
RD[21] <= memory.DATAOUT21
RD[22] <= memory.DATAOUT22
RD[23] <= memory.DATAOUT23
RD[24] <= memory.DATAOUT24
RD[25] <= memory.DATAOUT25
RD[26] <= memory.DATAOUT26
RD[27] <= memory.DATAOUT27
RD[28] <= memory.DATAOUT28
RD[29] <= memory.DATAOUT29
RD[30] <= memory.DATAOUT30
RD[31] <= memory.DATAOUT31


