
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003605                       # Number of seconds simulated
sim_ticks                                  3604618890                       # Number of ticks simulated
final_tick                               530597057502                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153545                       # Simulator instruction rate (inst/s)
host_op_rate                                   193868                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273782                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896500                       # Number of bytes of host memory used
host_seconds                                 13166.01                       # Real time elapsed on the host
sim_insts                                  2021580589                       # Number of instructions simulated
sim_ops                                    2552469128                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       211840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        39040                       # Number of bytes read from this memory
system.physmem.bytes_read::total               260992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10112                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       103168                       # Number of bytes written to this memory
system.physmem.bytes_written::total            103168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1655                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          305                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2039                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             806                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  806                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1455910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58769042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1349380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10830549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                72404881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1455910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1349380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2805290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28621056                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28621056                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28621056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1455910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58769042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1349380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10830549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              101025937                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8644171                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3144110                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549929                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214172                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1296683                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238178                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334236                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9332                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17323137                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3144110                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572414                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3657019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127211                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        596842                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620635                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8453667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.526826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4796648     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228746      2.71%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259134      3.07%     62.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          476512      5.64%     68.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214738      2.54%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          327989      3.88%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179651      2.13%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154397      1.83%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815852     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8453667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363726                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004025                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473962                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       548282                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490402                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34987                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906033                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535881                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2092                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20626286                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4952                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906033                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663448                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         137048                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       152352                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331513                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263268                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19816511                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3952                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141522                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76983                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1203                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27750568                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92297105                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92297105                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10689893                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4218                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2563                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           674747                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848226                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13411                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       327522                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18616493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4219                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14982979                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29656                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6291894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18839695                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          848                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8453667                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772364                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.920668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2966726     35.09%     35.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1780609     21.06%     56.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234228     14.60%     70.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       848301     10.03%     80.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       702914      8.31%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382585      4.53%     93.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377839      4.47%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86324      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74141      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8453667                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108382     76.72%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15458     10.94%     87.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17432     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12493760     83.39%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212371      1.42%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492205      9.96%     94.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       782993      5.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14982979                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733304                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141273                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009429                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38590551                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24912763                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14550231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15124252                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29320                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       722884                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239691                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906033                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54871                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9072                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18620717                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848226                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944907                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2537                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          163                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249750                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14700840                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393487                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282136                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146357                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082783                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752870                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700665                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14561824                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14550231                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9526225                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26714864                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.683242                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356589                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6339065                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216932                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7547634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627224                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2986520     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052849     27.20%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841055     11.14%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420131      5.57%     83.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429354      5.69%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       168838      2.24%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       185636      2.46%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95093      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368158      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7547634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368158                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25800061                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38148405                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 190504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864417                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864417                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156849                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156849                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66085563                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116050                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078407                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8644171                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3216710                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2617526                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       218467                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1355753                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1258102                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          340912                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9725                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3379956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17557577                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3216710                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1599014                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3896923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1118639                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        439937                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1655322                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8615047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4718124     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          402643      4.67%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          404036      4.69%     64.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          502213      5.83%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153525      1.78%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          200211      2.32%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163474      1.90%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149881      1.74%     77.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1920940     22.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8615047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372125                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.031146                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3543395                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       412816                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3725668                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35280                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        897884                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       547091                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20946008                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1884                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        897884                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3705621                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          47784                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       179273                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3596443                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       188039                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20213685                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        116799                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50417                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28379165                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94183125                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94183125                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17662685                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10716415                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3824                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2068                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           516683                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1872917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       966247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9141                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       409774                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19009114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15310431                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29631                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6312365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19111664                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8615047                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777173                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.902776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3022110     35.08%     35.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1771246     20.56%     55.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1260999     14.64%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842257      9.78%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       809459      9.40%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       402789      4.68%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375430      4.36%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60001      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70756      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8615047                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97280     76.06%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15772     12.33%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14848     11.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12806533     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191954      1.25%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1752      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1514900      9.89%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       795292      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15310431                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771186                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127900                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008354                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39393439                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25325441                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14890388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15438331                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        19147                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       720447                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234513                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        897884                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25066                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4288                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19012959                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1872917                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       966247                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2054                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       255927                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15050810                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1413760                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259620                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2185634                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2151258                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            771874                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741151                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14907344                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14890388                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9673291                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27300405                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722593                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354328                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10273789                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12664201                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6348763                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       220050                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7717163                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.641044                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3008188     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2119900     27.47%     66.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       859904     11.14%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       467248      6.05%     83.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       414976      5.38%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171580      2.22%     91.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       193237      2.50%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       111517      1.45%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370613      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7717163                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10273789                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12664201                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1884198                       # Number of memory references committed
system.switch_cpus1.commit.loads              1152468                       # Number of loads committed
system.switch_cpus1.commit.membars               1778                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1837726                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11400355                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261756                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370613                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26359345                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38924720                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10273789                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12664201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10273789                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841381                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841381                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188522                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188522                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67555985                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20705717                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19331013                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3574                       # number of misc regfile writes
system.l20.replacements                          1696                       # number of replacements
system.l20.tagsinuse                     16382.329868                       # Cycle average of tags in use
system.l20.total_refs                          773397                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18080                       # Sample count of references to valid blocks.
system.l20.avg_refs                         42.776383                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1054.272156                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.566965                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   847.061491                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14442.429255                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.064348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002354                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.051701                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881496                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999898                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         5860                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5864                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2269                       # number of Writeback hits
system.l20.Writeback_hits::total                 2269                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           64                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   64                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         5924                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5928                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         5924                       # number of overall hits
system.l20.overall_hits::total                   5928                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1655                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1696                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1655                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1696                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1655                       # number of overall misses
system.l20.overall_misses::total                 1696                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6385855                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    151470666                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      157856521                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6385855                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    151470666                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       157856521                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6385855                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    151470666                       # number of overall miss cycles
system.l20.overall_miss_latency::total      157856521                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7515                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7560                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2269                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2269                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           64                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7579                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7624                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7579                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7624                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.220226                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.224339                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218367                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.222455                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218367                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.222455                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 155752.560976                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91523.061027                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93075.778892                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 155752.560976                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91523.061027                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93075.778892                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 155752.560976                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91523.061027                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93075.778892                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 549                       # number of writebacks
system.l20.writebacks::total                      549                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1655                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1696                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1655                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1696                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1655                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1696                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6082097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    139160906                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    145243003                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6082097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    139160906                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    145243003                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6082097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    139160906                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    145243003                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.220226                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.224339                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218367                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.222455                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218367                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.222455                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148343.829268                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84085.139577                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85638.563090                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 148343.829268                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84085.139577                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85638.563090                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 148343.829268                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84085.139577                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85638.563090                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           343                       # number of replacements
system.l21.tagsinuse                     16382.468403                       # Cycle average of tags in use
system.l21.total_refs                          365331                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16727                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.840796                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1349.507718                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    34.938217                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   156.661465                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            20.465979                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14820.895024                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.082367                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002132                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009562                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001249                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.904596                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999907                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3549                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3550                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1101                       # number of Writeback hits
system.l21.Writeback_hits::total                 1101                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           39                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3588                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3589                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3588                       # number of overall hits
system.l21.overall_hits::total                   3589                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          305                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  343                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          305                       # number of demand (read+write) misses
system.l21.demand_misses::total                   343                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          305                       # number of overall misses
system.l21.overall_misses::total                  343                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7061935                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     26565173                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       33627108                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7061935                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     26565173                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        33627108                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7061935                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     26565173                       # number of overall miss cycles
system.l21.overall_miss_latency::total       33627108                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3854                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3893                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1101                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1101                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           39                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3893                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3932                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3893                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3932                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079139                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.088107                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.078346                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.087233                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.078346                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.087233                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 185840.394737                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 87098.927869                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 98038.215743                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 185840.394737                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 87098.927869                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 98038.215743                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 185840.394737                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 87098.927869                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 98038.215743                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 257                       # number of writebacks
system.l21.writebacks::total                      257                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          305                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             343                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          305                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              343                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          305                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             343                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6769063                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     24189851                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     30958914                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6769063                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     24189851                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     30958914                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6769063                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     24189851                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     30958914                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079139                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.088107                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.078346                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.087233                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.078346                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.087233                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178133.236842                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79310.986885                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 90259.224490                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 178133.236842                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 79310.986885                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 90259.224490                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 178133.236842                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 79310.986885                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 90259.224490                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.541282                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629299                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937387.425532                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.541282                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068175                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824585                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620572                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620572                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620572                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620572                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620572                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620572                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     11142834                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11142834                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     11142834                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11142834                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     11142834                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11142834                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620635                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 176870.380952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 176870.380952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 176870.380952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 176870.380952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 176870.380952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 176870.380952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6675852                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6675852                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6675852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6675852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6675852                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6675852                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148352.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 148352.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 148352.266667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 148352.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 148352.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 148352.266667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581385                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21005.920230                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.484691                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.515309                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888612                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111388                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086541                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086541                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701537                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2478                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2478                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788078                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788078                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788078                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788078                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14736                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          242                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14978                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14978                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14978                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14978                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    575887948                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    575887948                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9980900                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9980900                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    585868848                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    585868848                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    585868848                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    585868848                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803056                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803056                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803056                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803056                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013381                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013381                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000345                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008307                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008307                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008307                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008307                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 39080.343920                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39080.343920                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41243.388430                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41243.388430                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 39115.292295                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39115.292295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 39115.292295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39115.292295                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2269                       # number of writebacks
system.cpu0.dcache.writebacks::total             2269                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7221                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          178                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7399                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7399                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7399                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7399                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7515                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           64                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    204621530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    204621530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1775893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1775893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    206397423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    206397423                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    206397423                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    206397423                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006824                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006824                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27228.413839                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27228.413839                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27748.328125                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27748.328125                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27232.804196                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27232.804196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27232.804196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27232.804196                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.876950                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002970834                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1978246.220907                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.876950                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057495                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807495                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1655265                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1655265                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1655265                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1655265                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1655265                       # number of overall hits
system.cpu1.icache.overall_hits::total        1655265                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9690875                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9690875                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9690875                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9690875                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9690875                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9690875                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1655322                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1655322                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1655322                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1655322                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1655322                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1655322                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 170015.350877                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 170015.350877                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 170015.350877                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 170015.350877                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 170015.350877                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 170015.350877                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7230418                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7230418                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7230418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7230418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7230418                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7230418                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 185395.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 185395.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 185395.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 185395.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 185395.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 185395.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3893                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148148380                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4149                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35707.008918                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.080021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.919979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855781                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144219                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1107483                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1107483                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       727888                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        727888                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2001                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2001                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1787                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1787                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1835371                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1835371                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1835371                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1835371                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7507                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7507                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          160                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7667                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7667                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7667                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    199761943                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    199761943                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5713868                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5713868                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    205475811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    205475811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    205475811                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    205475811                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1114990                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1114990                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       728048                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       728048                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1787                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1787                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1843038                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1843038                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1843038                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1843038                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006733                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006733                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004160                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004160                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004160                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004160                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26610.089650                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26610.089650                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35711.675000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35711.675000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26800.027521                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26800.027521                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26800.027521                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26800.027521                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1101                       # number of writebacks
system.cpu1.dcache.writebacks::total             1101                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3653                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3653                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3774                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3774                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3774                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3774                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3854                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3854                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3893                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3893                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3893                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3893                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     59215921                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     59215921                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1004353                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1004353                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     60220274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     60220274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     60220274                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     60220274                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003457                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003457                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002112                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15364.795278                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15364.795278                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25752.641026                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25752.641026                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15468.860519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15468.860519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15468.860519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15468.860519                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
