Daily basis i try to code
This Repository is for Verilog code practice from Basic and to share and store content at common place.
Standard format of verilog coding.
Try to cover all aspcets of verilog construct .
Also cover code on the basis of interview quetions asked.
