Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,2386
design__instance__area,21301.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005955482483841479
power__switching__total,0.0004690321220550686
power__leakage__total,2.069801574577923E-8
power__total,0.0010646011214703321
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.0971082131082037
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.5971082686193565
timing__hold__ws__corner:nom_tt_025C_1v80,0.33312326062741593
timing__setup__ws__corner:nom_tt_025C_1v80,6.02315947499328
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.333123
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,7.933210
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,2.238217674551212
clock__skew__worst_setup__corner:nom_ss_100C_1v60,2.7382177300623645
timing__hold__ws__corner:nom_ss_100C_1v60,0.9007849165983787
timing__setup__ws__corner:nom_ss_100C_1v60,6.1417108692724565
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.900785
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.333909
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.6419948088190346
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.1419947533078818
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1099217414870039
timing__setup__ws__corner:nom_ff_n40C_1v95,5.949463756712825
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109922
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.562287
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,2.3010640710835855
clock__skew__worst_setup,1.1166847762550822
timing__hold__ws,0.1081393338817095
timing__setup__ws,5.9434681081210705
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108139
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.266920
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2386
design__instance__area__stdcell,21301.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.62185
design__instance__utilization__stdcell,0.62185
design__instance__count__class:buffer,10
design__instance__count__class:inverter,54
design__instance__count__class:sequential_cell,369
design__instance__count__class:multi_input_combinational_cell,1240
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2056
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,30107.5
design__violations,0
design__instance__count__class:timing_repair_buffer,224
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,83
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1934
route__net__special,2
route__drc_errors__iter:1,386
route__wirelength__iter:1,34578
route__drc_errors__iter:2,157
route__wirelength__iter:2,34131
route__drc_errors__iter:3,106
route__wirelength__iter:3,34211
route__drc_errors__iter:4,9
route__wirelength__iter:4,34207
route__drc_errors__iter:5,0
route__wirelength__iter:5,34203
route__drc_errors,0
route__wirelength,34203
route__vias,12602
route__vias__singlecut,12602
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,290.45
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.0577272690433508
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.5577273245545036
timing__hold__ws__corner:min_tt_025C_1v80,0.32930720193924884
timing__setup__ws__corner:min_tt_025C_1v80,6.015087265197538
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.329307
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,7.978998
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,2.168361773732322
clock__skew__worst_setup__corner:min_ss_100C_1v60,2.668361829243475
timing__hold__ws__corner:min_ss_100C_1v60,0.8906086120668589
timing__setup__ws__corner:min_ss_100C_1v60,6.129266156992868
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.890609
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,6.417138
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.6166847207439294
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.1166847762550822
timing__hold__ws__corner:min_ff_n40C_1v95,0.1081393338817095
timing__setup__ws__corner:min_ff_n40C_1v95,5.9434681081210705
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108139
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.593206
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.1324164149143368
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.6324164704254898
timing__hold__ws__corner:max_tt_025C_1v80,0.3358310946610594
timing__setup__ws__corner:max_tt_025C_1v80,6.029066749829775
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335831
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,7.895222
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,2.3010640710835855
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.8010641265947385
timing__hold__ws__corner:max_ss_100C_1v60,0.9113894341626071
timing__setup__ws__corner:max_ss_100C_1v60,6.1511379952857705
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.911389
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.266920
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.6652155681250076
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.1652156236361604
timing__hold__ws__corner:max_ff_n40C_1v95,0.11178530639769367
timing__setup__ws__corner:max_ff_n40C_1v95,5.955908379508435
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111785
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.534811
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000119621
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000923681
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000885503
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000923681
design_powergrid__voltage__worst,0.0000923681
design_powergrid__voltage__worst__net:VPWR,1.79988
design_powergrid__drop__worst,0.000119621
design_powergrid__drop__worst__net:VPWR,0.000119621
design_powergrid__voltage__worst__net:VGND,0.0000923681
design_powergrid__drop__worst__net:VGND,0.0000923681
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000901000000000000013226399142585165691343718208372592926025390625
ir__drop__worst,0.000120000000000000003040102891649354432956897653639316558837890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
