// Seed: 14734219
module module_0 #(
    parameter id_1 = 32'd38
);
  parameter id_1 = 1;
  wire [id_1 : -1] id_2;
  uwire id_3;
  wire [id_1 : -1 'b0] id_4;
  assign id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : -1] id_7;
  ;
endmodule
