{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664232742987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232742992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 17:52:22 2022 " "Processing started: Mon Sep 26 17:52:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232742992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232742992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232742992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664232743419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664232743419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/select_adder.sv 6 6 " "Found 6 design units, including 6 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751958 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Found entity 2: mux2" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751958 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder_s " "Found entity 3: full_adder_s" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751958 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder4 " "Found entity 4: adder4" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751958 ""} { "Info" "ISGN_ENTITY_NAME" "5 addercin1 " "Found entity 5: addercin1" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751958 ""} { "Info" "ISGN_ENTITY_NAME" "6 addercin0 " "Found entity 6: addercin0" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/router.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/ripple_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751965 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_adder " "Found entity 2: ripple_adder" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/ripple_adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/reg_17.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_l " "Found entity 1: full_adder_l" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751971 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA_logic " "Found entity 2: CLA_logic" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751971 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA_4 " "Found entity 3: CLA_4" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751971 ""} { "Info" "ISGN_ENTITY_NAME" "4 lookahead_adder " "Found entity 4: lookahead_adder" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/lookahead_adder.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751971 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1664232751973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/HexDriver.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/control.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/adder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/adder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kayla/downloads/385_lab4_adders_provided_fa20/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kayla/downloads/385_lab4_adders_provided_fa20/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/testbench.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232751983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232751983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c8 select_adder.sv(33) " "Verilog HDL Implicit Net warning at select_adder.sv(33): created implicit net for \"c8\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232751983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c12 select_adder.sv(34) " "Verilog HDL Implicit Net warning at select_adder.sv(34): created implicit net for \"c12\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232751984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder2 " "Elaborating entity \"adder2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664232752017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:run_once " "Elaborating entity \"control\" for hierarchy \"control:run_once\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "run_once" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:route " "Elaborating entity \"router\" for hierarchy \"router:route\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "route" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:reg_unit " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:reg_unit\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "reg_unit" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_adder select_adder:adders " "Elaborating entity \"select_adder\" for hierarchy \"select_adder:adders\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "adders" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 select_adder:adders\|adder4:asdfasdfasdf " "Elaborating entity \"adder4\" for hierarchy \"select_adder:adders\|adder4:asdfasdfasdf\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "asdfasdfasdf" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_s select_adder:adders\|adder4:asdfasdfasdf\|full_adder_s:FA0 " "Elaborating entity \"full_adder_s\" for hierarchy \"select_adder:adders\|adder4:asdfasdfasdf\|full_adder_s:FA0\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "FA0" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addercin1 select_adder:adders\|addercin1:asdf " "Elaborating entity \"addercin1\" for hierarchy \"select_adder:adders\|addercin1:asdf\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "asdf" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addercin0 select_adder:adders\|addercin0:asdfa " "Elaborating entity \"addercin0\" for hierarchy \"select_adder:adders\|addercin0:asdfa\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "asdfa" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 select_adder:adders\|mux2:mux74 " "Elaborating entity \"mux2\" for hierarchy \"select_adder:adders\|mux2:mux74\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "mux74" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "AHex0" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232752142 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "z FA8 32 1 " "Port \"z\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "FA8" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1664232752163 "|adder2|select_adder:adders|addercin0:asdfa|full_adder_s:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "z FA4 32 1 " "Port \"z\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "FA4" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 97 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1664232752164 "|adder2|select_adder:adders|addercin1:asdf|full_adder_s:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "z FA8 32 1 " "Port \"z\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "FA8" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 113 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1664232752164 "|adder2|select_adder:adders|addercin0:asdfa|full_adder_s:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "z FA4 32 1 " "Port \"z\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/select_adder.sv" "FA4" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/select_adder.sv" 97 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1664232752164 "|adder2|select_adder:adders|addercin1:asdf|full_adder_s:FA4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664232752615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232752646 "|adder2|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232752646 "|adder2|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232752646 "|adder2|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232752646 "|adder2|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232752646 "|adder2|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232752646 "|adder2|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "../../../../Downloads/385_lab4_adders_provided_fa20/adder2.sv" "" { Text "C:/Users/kayla/Downloads/385_lab4_adders_provided_fa20/adder2.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664232752646 "|adder2|LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664232752646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664232752796 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664232753246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kayla/OneDrive/Documents/ECE385/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/kayla/OneDrive/Documents/ECE385/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232753272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664232753382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232753382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664232753414 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664232753414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664232753414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664232753414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232753433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 17:52:33 2022 " "Processing ended: Mon Sep 26 17:52:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232753433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232753433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232753433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232753433 ""}
