{"Source Block": ["hdl/library/common/ad_tdd_control.v@211:229@HdlStmProcess", "  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // synchronization of tdd_sync\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n      tdd_sync_d1 = 1'b0;\n      tdd_sync_d2 = 1'b0;\n    end else begin\n      tdd_sync_d1 <= tdd_sync;\n      tdd_sync_d2 <= tdd_sync_d1;\n    end\n  end\n\n  // edge detection circuit\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n      tdd_sync_d3 <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[218, "      tdd_sync_d1 = 1'b0;\n"], [219, "      tdd_sync_d2 = 1'b0;\n"]], "Add": [[219, "      tdd_sync_en <= 1'b0;\n"], [219, "      tdd_sync_d1 <= 1'b0;\n"], [219, "      tdd_sync_d2 <= 1'b0;\n"], [220, "      tdd_sync_en <= tdd_enable;\n"], [224, "  assign tdd_enable_synced = tdd_enable_d1;\n"]]}}