{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687509494240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687509494240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 04:38:14 2023 " "Processing started: Fri Jun 23 04:38:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687509494240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687509494240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BlackJack_Final -c BlackJack_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off BlackJack_Final -c BlackJack_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687509494240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687509494653 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "BlackJack_Final.v(45) " "Verilog HDL Module Instantiation warning at BlackJack_Final.v(45): ignored dangling comma in List of Port Connections" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1687509494713 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "BlackJack_Final.v(65) " "Verilog HDL Module Instantiation warning at BlackJack_Final.v(65): ignored dangling comma in List of Port Connections" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1687509494713 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "BlackJack_Final.v(71) " "Verilog HDL Module Instantiation warning at BlackJack_Final.v(71): ignored dangling comma in List of Port Connections" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1687509494713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BlackJack_Final.v(262) " "Verilog HDL information at BlackJack_Final.v(262): always construct contains both blocking and non-blocking assignments" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 262 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1687509494717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack_final.v 8 8 " "Found 8 design units, including 8 entities, in source file blackjack_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackJack_Final " "Found entity 1: BlackJack_Final" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""} { "Info" "ISGN_ENTITY_NAME" "2 memoria " "Found entity 2: memoria" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""} { "Info" "ISGN_ENTITY_NAME" "3 debounce " "Found entity 3: debounce" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""} { "Info" "ISGN_ENTITY_NAME" "4 clock_enable " "Found entity 4: clock_enable" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""} { "Info" "ISGN_ENTITY_NAME" "5 FliFlopD " "Found entity 5: FliFlopD" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""} { "Info" "ISGN_ENTITY_NAME" "6 geradorDePulso " "Found entity 6: geradorDePulso" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""} { "Info" "ISGN_ENTITY_NAME" "7 blackJackestadoMachineModule " "Found entity 7: blackJackestadoMachineModule" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""} { "Info" "ISGN_ENTITY_NAME" "8 DisplayDeSeteSegmentosDecodificador " "Found entity 8: DisplayDeSeteSegmentosDecodificador" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687509494721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TerceiroDigito BlackJack_Final.v(70) " "Verilog HDL Implicit Net warning at BlackJack_Final.v(70): created implicit net for \"TerceiroDigito\"" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687509494721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlackJack_Final " "Elaborating entity \"BlackJack_Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687509494785 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TerceiroDigitoigito BlackJack_Final.v(11) " "Output port \"TerceiroDigitoigito\" at BlackJack_Final.v(11) has no driver" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1687509494789 "|BlackJack_Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounceInst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounceInst\"" {  } { { "BlackJack_Final.v" "debounceInst" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509494793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_enable debounce:debounceInst\|clock_enable:u1 " "Elaborating entity \"clock_enable\" for hierarchy \"debounce:debounceInst\|clock_enable:u1\"" {  } { { "BlackJack_Final.v" "u1" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509494797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BlackJack_Final.v(197) " "Verilog HDL assignment warning at BlackJack_Final.v(197): truncated value with size 32 to match size of target (27)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509494801 "|BlackJack_Final|debounce:debounceInst|clock_enable:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FliFlopD debounce:debounceInst\|FliFlopD:d0 " "Elaborating entity \"FliFlopD\" for hierarchy \"debounce:debounceInst\|FliFlopD:d0\"" {  } { { "BlackJack_Final.v" "d0" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509494801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorDePulso debounce:debounceInst\|geradorDePulso:pg " "Elaborating entity \"geradorDePulso\" for hierarchy \"debounce:debounceInst\|geradorDePulso:pg\"" {  } { { "BlackJack_Final.v" "pg" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509494809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:rom " "Elaborating entity \"memoria\" for hierarchy \"memoria:rom\"" {  } { { "BlackJack_Final.v" "rom" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509494841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(148) " "Verilog HDL assignment warning at BlackJack_Final.v(148): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509494849 "|BlackJack_Final|memoria:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blackJackestadoMachineModule blackJackestadoMachineModule:blackJackestadoMachineInst " "Elaborating entity \"blackJackestadoMachineModule\" for hierarchy \"blackJackestadoMachineModule:blackJackestadoMachineInst\"" {  } { { "BlackJack_Final.v" "blackJackestadoMachineInst" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509494853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(319) " "Verilog HDL assignment warning at BlackJack_Final.v(319): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509494853 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(324) " "Verilog HDL assignment warning at BlackJack_Final.v(324): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509494853 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(329) " "Verilog HDL assignment warning at BlackJack_Final.v(329): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509494853 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(334) " "Verilog HDL assignment warning at BlackJack_Final.v(334): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509494857 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(343) " "Verilog HDL assignment warning at BlackJack_Final.v(343): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509494857 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(353) " "Verilog HDL assignment warning at BlackJack_Final.v(353): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509494857 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDeSeteSegmentosDecodificador DisplayDeSeteSegmentosDecodificador:d1 " "Elaborating entity \"DisplayDeSeteSegmentosDecodificador\" for hierarchy \"DisplayDeSeteSegmentosDecodificador:d1\"" {  } { { "BlackJack_Final.v" "d1" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509494857 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1687509495840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PrimeiroDigito\[1\] GND " "Pin \"PrimeiroDigito\[1\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|PrimeiroDigito[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QuartoDigito\[1\] GND " "Pin \"QuartoDigito\[1\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|QuartoDigito[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[0\] GND " "Pin \"TerceiroDigitoigito\[0\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|TerceiroDigitoigito[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[1\] GND " "Pin \"TerceiroDigitoigito\[1\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|TerceiroDigitoigito[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[2\] GND " "Pin \"TerceiroDigitoigito\[2\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|TerceiroDigitoigito[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[3\] GND " "Pin \"TerceiroDigitoigito\[3\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|TerceiroDigitoigito[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[4\] GND " "Pin \"TerceiroDigitoigito\[4\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|TerceiroDigitoigito[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[5\] GND " "Pin \"TerceiroDigitoigito\[5\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|TerceiroDigitoigito[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[6\] GND " "Pin \"TerceiroDigitoigito\[6\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509496269 "|BlackJack_Final|TerceiroDigitoigito[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687509496269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687509496490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1687509497958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/output_files/BlackJack_Final.map.smsg " "Generated suppressed messages file C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/output_files/BlackJack_Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1687509498079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687509498340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687509498340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1043 " "Implemented 1043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687509498531 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687509498531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1008 " "Implemented 1008 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687509498531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687509498531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687509498579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 04:38:18 2023 " "Processing ended: Fri Jun 23 04:38:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687509498579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687509498579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687509498579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687509498579 ""}
