/* =========================================================================
 *  
 *  Copyright (c) 2019 Imagination Technologies Limited
 *  Copyright 2018-2022 NXP
 *
 *  SPDX-License-Identifier: GPL-2.0
 *
 * ========================================================================= */

#ifndef PFE_CLASS_H_
#define PFE_CLASS_H_

#include "pfe_ct.h"
#include "pfe_fw_feature.h"

typedef struct pfe_classifier_tag pfe_class_t;

typedef struct
{
	bool_t resume;					/*	Resume flag */
	bool_t toe_mode;				/*	TCP offload mode */
	uint32_t pe_sys_clk_ratio;		/*	Clock mode ratio for sys_clk and pe_clk */
	uint32_t pkt_parse_offset;		/*	Offset which says from which point packet needs to be parsed */
	void * route_table_base_pa;		/*	Route table physical address */
	void * route_table_base_va;		/*	Route table virtual address */
	uint32_t route_entry_size;		/*	Route entry size */
	uint32_t route_hash_size;		/*	Route hash size (bits) */
	void * ddr_base_va;				/*	DDR region base address (virtual) */
	void * ddr_base_pa;				/*	DDR region base address (physical) */
	uint32_t ddr_size;				/*	Size of the DDR region */
	uint16_t lmem_header_size;
	uint16_t ro_header_size;
} pfe_class_cfg_t;

#ifdef PFE_CFG_TARGET_OS_AUTOSAR
#define ETH_43_PFE_START_SEC_CODE
#include "Eth_43_PFE_MemMap.h"
#endif /* PFE_CFG_TARGET_OS_AUTOSAR */

pfe_class_t *pfe_class_create(addr_t cbus_base_va, uint32_t pe_num, const pfe_class_cfg_t *cfg);
errno_t pfe_class_isr(const pfe_class_t *class);
void pfe_class_irq_mask(const pfe_class_t *class);
void pfe_class_irq_unmask(const pfe_class_t *class);
void pfe_class_enable(pfe_class_t *class);
void pfe_class_reset(pfe_class_t *class);
void pfe_class_disable(pfe_class_t *class);
errno_t pfe_class_load_firmware(pfe_class_t *class, const void *elf);
errno_t pfe_class_get_mmap(pfe_class_t *class, int32_t pe_idx, pfe_ct_class_mmap_t *mmap);
errno_t pfe_class_write_dmem(void *class_p, int32_t pe_idx, addr_t dst_addr, const void *src_ptr, uint32_t len);
errno_t pfe_class_read_dmem(void *class_p, int32_t pe_idx, void *dst_ptr, addr_t src_addr, uint32_t len);
errno_t pfe_class_gather_read_dmem(pfe_class_t *class, void *dst_ptr, addr_t src_addr, uint32_t buffer_len, uint32_t read_len);
errno_t pfe_class_set_rtable(pfe_class_t *class, addr_t rtable_pa, uint32_t rtable_len, uint32_t entry_size);
errno_t pfe_class_set_default_vlan(const pfe_class_t *class, uint16_t vlan);
uint32_t pfe_class_get_num_of_pes(const pfe_class_t *class);
uint32_t pfe_class_get_text_statistics(pfe_class_t *class, char_t *buf, uint32_t buf_len, uint8_t verb_level);
void pfe_class_destroy(pfe_class_t *class);
addr_t pfe_class_dmem_heap_alloc(const pfe_class_t *class, uint32_t size);
void pfe_class_dmem_heap_free(const pfe_class_t *class, addr_t addr);
errno_t pfe_class_put_data(const pfe_class_t *class, pfe_ct_buffer_t *buf);
errno_t pfe_class_get_fw_version(const pfe_class_t *class, pfe_ct_version_t *ver);

errno_t pfe_class_get_feature_first(pfe_class_t *class, pfe_fw_feature_t **feature);
errno_t pfe_class_get_feature_next(pfe_class_t *class, pfe_fw_feature_t **feature);
errno_t pfe_class_get_feature(const pfe_class_t *class, pfe_fw_feature_t **feature, const char *name);

void pfe_class_flexi_parser_stats_endian(pfe_ct_class_flexi_parser_stats_t *stats);
void pfe_class_sum_flexi_parser_stats(pfe_ct_class_flexi_parser_stats_t *sum, const pfe_ct_class_flexi_parser_stats_t *val);
uint32_t pfe_class_fp_stat_to_str(const pfe_ct_class_flexi_parser_stats_t *stat, char *buf, uint32_t buf_len, uint8_t verb_level);
errno_t pfe_class_get_stats(pfe_class_t *class, pfe_ct_classify_stats_t *stat);
void pfe_class_rtable_lookup_enable(const pfe_class_t *class);
void pfe_class_rtable_lookup_disable(const pfe_class_t *class);

#ifdef PFE_CFG_TARGET_OS_AUTOSAR
#define ETH_43_PFE_STOP_SEC_CODE
#include "Eth_43_PFE_MemMap.h"
#endif /* PFE_CFG_TARGET_OS_AUTOSAR */

#endif /* PFE_CLASS_H_ */
