// Seed: 1198031422
module module_0 (
    output wand  id_0,
    output logic id_1,
    output uwire id_2,
    output wor   id_3
);
  always id_1 <= #(1) (id_5 == 1 || 1) + id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output logic id_3,
    output logic id_4,
    output uwire id_5,
    input supply0 id_6,
    input uwire id_7
    , id_10,
    output uwire id_8
);
  initial begin : LABEL_0
    id_3 <= ~(1);
    id_4 <= 1 != 1;
    if (1 && id_0 == 1) $display(1, 1, 1);
    $display(id_2);
    id_3 = #1 1;
  end
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_8
  );
  assign modCall_1.type_6 = 0;
endmodule
