#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Mar 28 11:00:32 2019
# Process ID: 32020
# Current directory: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12936 C:\Users\David\Desktop\BIKE KeyGen\KeyGen-2\KeyGen.xpr
# Log file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/vivado.log
# Journal file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.xpr}
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
update_ip_catalog
update_ip_catalog
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BIKE_2_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -name rtl_1
reset_run synth_6
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
report_utilization -name utilization_1
launch_simulation -install_path F:/modelsim64_10.5/win64
current_design rtl_1
refresh_design
refresh_design
add_files -norecurse {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/add_ctrl.v}}
refresh_design
refresh_design
refresh_design
launch_simulation -install_path F:/modelsim64_10.5/win64
set_property top BIKE_2_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation -install_path F:/modelsim64_10.5/win64
current_design impl_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_6
save_constraints -force
launch_runs impl_2 -jobs 4
wait_on_run impl_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
save_constraints -force
reset_run impl_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_6
save_constraints -force
launch_runs impl_2 -jobs 4
wait_on_run impl_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
save_constraints -force
reset_run impl_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
report_utilization -name utilization_1
