---
title: "VectorVM Overview"
date: "2026-02-18"
status: "stable"
project: "UnrealEngine"
lang: "ko"
category: "unreal-summary"
track: "Niagara"
tags: ["unreal", "Niagara"]
---
# VectorVM Overview

> ğŸ”„ Updated: 2026-02-18 â€” ì¤‘ë³µ ë¬¸ì„œì—ì„œ ê³ ìœ  ë‚´ìš©ì„ í†µí•©
## ğŸ§­ ê°œìš”

VectorVMì€ **Unreal Engineì˜ SIMD ê¸°ë°˜ ê°€ìƒ ë¨¸ì‹ **ìœ¼ë¡œ, ì£¼ë¡œ **Niagara íŒŒí‹°í´ ì‹œìŠ¤í…œ**ì—ì„œ ê³ ì„±ëŠ¥ ë°ì´í„° ë³‘ë ¬ ì—°ì‚°ì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤.

**í•µì‹¬ ëª©ì :**
- **ëŒ€ëŸ‰ì˜ íŒŒí‹°í´ ë°ì´í„°ë¥¼ SIMD ëª…ë ¹ì–´ë¡œ ë³‘ë ¬ ì²˜ë¦¬**
- **í”Œë«í¼ ë…ë¦½ì ì¸ ë°”ì´íŠ¸ì½”ë“œ ì‹¤í–‰**
- **ë ˆì§€ìŠ¤í„° ê¸°ë°˜ ì•„í‚¤í…ì²˜ë¡œ ë¹ ë¥¸ ë°ì´í„° ì ‘ê·¼**

**ì£¼ìš” íŠ¹ì§•:**
- **4-wide SIMD ì—°ì‚°**: í•œ ë²ˆì— 4ê°œì˜ ì¸ìŠ¤í„´ìŠ¤ë¥¼ ë™ì‹œ ì²˜ë¦¬
- **ë°”ì´íŠ¸ì½”ë“œ ì¸í„°í”„ë¦¬í„°**: ìµœì í™”ëœ ë°”ì´íŠ¸ì½”ë“œë¥¼ ì‹¤í–‰
- **ë ˆì§€ìŠ¤í„° ê¸°ë°˜**: ìŠ¤íƒì´ ì•„ë‹Œ ë ˆì§€ìŠ¤í„°ë¥¼ í†µí•œ ë¹ ë¥¸ ë°ì´í„° ì ‘ê·¼
- **í”Œë«í¼ë³„ SIMD ìµœì í™”**: SSE/AVX(x64), NEON(ARM) ì§€ì›

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/`

---

## ğŸ§± ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜

### ì „ì²´ êµ¬ì¡° ë‹¤ì´ì–´ê·¸ë¨

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         Niagara Particle System                             â”‚
â”‚  (VectorVM ë°”ì´íŠ¸ì½”ë“œë¥¼ ìƒì„±í•˜ê³  ì‹¤í–‰ ìš”ì²­)                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                 â”‚
                                 â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    VectorVM::Runtime::ExecVectorVMState()                   â”‚
â”‚  - ì‹¤í–‰ ì»¨í…ìŠ¤íŠ¸ ì´ˆê¸°í™”                                                      â”‚
â”‚  - Batchì™€ Chunkë¡œ ì¸ìŠ¤í„´ìŠ¤ ë¶„í•                                              â”‚
â”‚  - ë°”ì´íŠ¸ì½”ë“œ ë””ìŠ¤íŒ¨ì¹˜ ë° ì‹¤í–‰                                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                 â”‚
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â†“                      â†“                      â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ FVectorVMState  â”‚  â”‚ FVectorVMBatch  â”‚  â”‚ Bytecode Dispatcher â”‚
â”‚                 â”‚  â”‚ State           â”‚  â”‚                     â”‚
â”‚ - Bytecode      â”‚  â”‚ - RegisterData  â”‚  â”‚ - OpCode ë””ì½”ë”©     â”‚
â”‚ - Constants     â”‚  â”‚ - RegPtrTable   â”‚  â”‚ - SIMD í•¨ìˆ˜ í˜¸ì¶œ    â”‚
â”‚ - Temp Registersâ”‚  â”‚ - RegIncTable   â”‚  â”‚ - ë ˆì§€ìŠ¤í„° ê´€ë¦¬     â”‚
â”‚ - Input/Output  â”‚  â”‚ - RandState     â”‚  â”‚                     â”‚
â”‚   Mappings      â”‚  â”‚                 â”‚  â”‚                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
          â”‚                      â”‚                      â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                 â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                       SIMD Execution Functions                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚ VVM_Exec2f  â”‚  â”‚ VVM_Exec3f  â”‚  â”‚ VVM_Exec2i  â”‚  â”‚ VVM_Output  â”‚       â”‚
â”‚  â”‚ _add        â”‚  â”‚ _mad        â”‚  â”‚ _addi       â”‚  â”‚ _float      â”‚       â”‚
â”‚  â”‚ _sub        â”‚  â”‚ _lerp       â”‚  â”‚ _muli       â”‚  â”‚ _int32      â”‚       â”‚
â”‚  â”‚ _mul        â”‚  â”‚ _clamp      â”‚  â”‚ _bit_and    â”‚  â”‚ _half       â”‚       â”‚
â”‚  â”‚ _div        â”‚  â”‚ _select     â”‚  â”‚ _bit_or     â”‚  â”‚             â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
          â”‚                                               â”‚
          â†“                                               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Platform Intrinsics â”‚                    â”‚ Output Datasets      â”‚
â”‚ - SSE/AVX (x64)     â”‚                    â”‚ (Niagara íŒŒí‹°í´ ë°ì´í„°)â”‚
â”‚ - NEON (ARM)        â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ í•µì‹¬ ë°ì´í„° êµ¬ì¡°

### 1. FVectorVMState - VM ì‹¤í–‰ ìƒíƒœ

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Private/VectorVMTypes.h:23`

```cpp
struct FVectorVMState
{
    uint8* Bytecode;                    // ìµœì í™”ëœ ë°”ì´íŠ¸ì½”ë“œ
    uint32 NumBytecodeBytes;            // ë°”ì´íŠ¸ì½”ë“œ í¬ê¸°

    FVecReg* ConstantBuffers;           // ìƒìˆ˜ ë²„í¼ (SIMD ë ˆì§€ìŠ¤í„°)
    FVectorVMExtFunctionData* ExtFunctionTable;  // ì™¸ë¶€ í•¨ìˆ˜ í…Œì´ë¸”
    int32* NumOutputPerDataSet;         // ë°ì´í„°ì…‹ë³„ ì¶œë ¥ ê°œìˆ˜

    // ë ˆì§€ìŠ¤í„° ë§¤í•‘ í…Œì´ë¸”
    uint16* ConstRemapTable;            // ìƒìˆ˜ ì¬ë§¤í•‘
    uint16* InputRemapTable;            // ì…ë ¥ ì¬ë§¤í•‘
    uint16* InputDataSetOffsets;        // ì…ë ¥ ë°ì´í„°ì…‹ ì˜¤í”„ì…‹
    uint8*  OutputRemapDataSetIdx;      // ì¶œë ¥ ë°ì´í„°ì…‹ ì¸ë±ìŠ¤
    uint16* OutputRemapDataType;        // ì¶œë ¥ ë°ì´í„° íƒ€ì…
    uint16* OutputRemapDst;             // ì¶œë ¥ ëª©ì ì§€

    // ìºì‹œ (Exec() í˜¸ì¶œ ì‹œ ì„¤ì •)
    uint8*  ConstMapCacheIdx;
    uint16* ConstMapCacheSrc;
    uint8*  InputMapCacheIdx;
    uint16* InputMapCacheSrc;
    int32   NumInstancesExecCached;

    uint32 Flags;                       // VVMFlag_* í”Œë˜ê·¸
    uint32 NumExtFunctions;
    uint32 MaxExtFnRegisters;

    uint32 NumTempRegisters;            // ì„ì‹œ ë ˆì§€ìŠ¤í„° ê°œìˆ˜
    uint32 NumConstBuffers;             // ìƒìˆ˜ ë²„í¼ ê°œìˆ˜
    uint32 NumInputBuffers;             // ì…ë ¥ ë²„í¼ ê°œìˆ˜
    uint32 NumInputDataSets;            // ì…ë ¥ ë°ì´í„°ì…‹ ê°œìˆ˜
    uint32 NumOutputsRemapped;          // ì¬ë§¤í•‘ëœ ì¶œë ¥ ê°œìˆ˜
    uint32 NumOutputBuffers;            // ì¶œë ¥ ë²„í¼ ê°œìˆ˜
    uint32 MaxOutputDataSet;            // ìµœëŒ€ ì¶œë ¥ ë°ì´í„°ì…‹
    uint32 NumDummyRegsRequired;        // ë”ë¯¸ ë ˆì§€ìŠ¤í„° ê°œìˆ˜

    // ë°°ì¹˜ ê´€ë ¨
    uint32 BatchOverheadSize;
    uint32 ChunkLocalDataOutputIdxNumBytes;
    uint32 ChunkLocalNumOutputNumBytes;
    uint32 ChunkLocalOutputMaskIdxNumBytes;

    uint64 OptimizerHashId;             // ìµœì í™” í•´ì‹œ ID
    uint32 TotalNumBytes;               // ì „ì²´ ë©”ëª¨ë¦¬ í¬ê¸°
};
```

**í•µì‹¬ ì±…ì„:**
- **ë°”ì´íŠ¸ì½”ë“œ ì €ì¥**: ìµœì í™”ëœ VM ëª…ë ¹ì–´ ì‹œí€€ìŠ¤
- **ë ˆì§€ìŠ¤í„° ê´€ë¦¬**: ìƒìˆ˜, ì„ì‹œ, ì…ë ¥, ì¶œë ¥ ë ˆì§€ìŠ¤í„° ë§¤í•‘
- **ì‹¤í–‰ ìƒíƒœ ìºì‹±**: ë°˜ë³µ ì‹¤í–‰ ì‹œ ì„±ëŠ¥ ìµœì í™”

---

### 2. FVectorVMBatchState - ë°°ì¹˜ë³„ ì‹¤í–‰ ìƒíƒœ

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Private/VectorVMRuntime.cpp:51`

```cpp
struct FVectorVMBatchState
{
    MS_ALIGN(16) FVecReg* RegisterData GCC_ALIGN(16);  // ì„ì‹œ ë ˆì§€ìŠ¤í„° ë°ì´í„°

    struct
    {
        uint32* StartingOutputIdxPerDataSet;    // ë°ì´í„°ì…‹ë³„ ì¶œë ¥ ì‹œì‘ ì¸ë±ìŠ¤
        uint32* NumOutputPerDataSet;            // ë°ì´í„°ì…‹ë³„ ì¶œë ¥ ê°œìˆ˜
        uint8** OutputMaskIdx;                  // ì¶œë ¥ ë§ˆìŠ¤í¬ ì¸ë±ìŠ¤

        struct
        {
            uint32** RegData;                   // ì™¸ë¶€ í•¨ìˆ˜ìš© ë ˆì§€ìŠ¤í„° ë°ì´í„°
            uint8*   RegInc;                    // ë ˆì§€ìŠ¤í„° ì¦ë¶„ (0=ìƒìˆ˜, 16=ì„ì‹œ)
            FVecReg* DummyRegs;                 // ë”ë¯¸ ë ˆì§€ìŠ¤í„°
        } ExtFnDecodedReg;

        int32* RandCounters;                    // ì™¸ë¶€ í•¨ìˆ˜ìš© ëœë¤ ì¹´ìš´í„°

        int ChunkIdx;                           // í˜„ì¬ ì²­í¬ ì¸ë±ìŠ¤
        int StartInstanceThisChunk;             // ì²­í¬ ì‹œì‘ ì¸ìŠ¤í„´ìŠ¤
        int NumInstancesThisChunk;              // ì²­í¬ ì¸ìŠ¤í„´ìŠ¤ ê°œìˆ˜
    } ChunkLocalData;

    uint8** RegPtrTable;    // ë ˆì§€ìŠ¤í„° í¬ì¸í„° í…Œì´ë¸” (ì •ë ¬ë˜ì§€ ì•ŠìŒ)
    uint8*  RegIncTable;    // ë ˆì§€ìŠ¤í„° ì¦ë¶„ í…Œì´ë¸” (0=ìƒìˆ˜, 16=ì„ì‹œ)
    uint8*  OutputMaskIdx;  // ì¶œë ¥ ë§ˆìŠ¤í¬ ì¸ë±ìŠ¤

    union
    {
        struct
        {
            VectorRegister4i State[5];   // xorwow ëœë¤ ìƒíƒœ
            VectorRegister4i Counters;   // xorwow ì¹´ìš´í„°
        };
    } RandState;

    FRandomStream RandStream;                   // FRandomStream ìƒíƒœ
};
```

**í•µì‹¬ ì±…ì„:**
- **ë°°ì¹˜ ë‹¨ìœ„ ë ˆì§€ìŠ¤í„° í• ë‹¹**: ê° ë°°ì¹˜ë§ˆë‹¤ ë…ë¦½ì ì¸ ë ˆì§€ìŠ¤í„° ê³µê°„
- **ì²­í¬ë³„ ì‹¤í–‰ ìƒíƒœ ê´€ë¦¬**: ì²­í¬ ë‹¨ìœ„ë¡œ ì¸ìŠ¤í„´ìŠ¤ ë¶„í•  ì²˜ë¦¬
- **ë ˆì§€ìŠ¤í„° í¬ì¸í„° í…Œì´ë¸”**: ìƒìˆ˜/ì„ì‹œ/ì…ë ¥/ì¶œë ¥ ë ˆì§€ìŠ¤í„°ì— ë¹ ë¥¸ ì ‘ê·¼

---

### 3. FVecReg - SIMD ë ˆì§€ìŠ¤í„° Union

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Private/VectorVMTypes.h:12`

```cpp
union FVecReg
{
    VectorRegister4f v;  // 4x float (SSE/NEON ì‚¬ìš©)
    VectorRegister4i i;  // 4x int32 (SSE/NEON ì‚¬ìš©)
};
```

**í•µì‹¬ íŠ¹ì§•:**
- **128ë¹„íŠ¸ SIMD ë ˆì§€ìŠ¤í„°**: 4ê°œì˜ float ë˜ëŠ” intë¥¼ ë™ì‹œ ì²˜ë¦¬
- **íƒ€ì… ì¤‘ë¦½ì **: floatì™€ intë¥¼ ë™ì¼í•œ ë©”ëª¨ë¦¬ ê³µê°„ì—ì„œ ì²˜ë¦¬ (ë¹„íŠ¸ìºìŠ¤íŠ¸)

---

### 4. EVectorVMOp - OpCode ì—´ê±°í˜•

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Public/VectorVM.h:236`

```cpp
enum class EVectorVMOp : uint8
{
    done,                      // 0: ì‹¤í–‰ ì¢…ë£Œ
    add,                       // 1: float ë§ì…ˆ
    sub,                       // 2: float ëº„ì…ˆ
    mul,                       // 3: float ê³±ì…ˆ
    div,                       // 4: float ë‚˜ëˆ—ì…ˆ
    mad,                       // 5: float multiply-add (a*b+c)
    lerp,                      // 6: ì„ í˜• ë³´ê°„
    rcp,                       // 7: ì—­ìˆ˜ (1/x)
    rsq,                       // 8: ì—­ì œê³±ê·¼ (1/sqrt(x))
    sqrt,                      // 9: ì œê³±ê·¼
    neg,                       // 10: ë¶€ì •
    abs,                       // 11: ì ˆëŒ€ê°’
    exp, exp2, log, log2,      // 12-15: ì§€ìˆ˜/ë¡œê·¸ í•¨ìˆ˜
    sin, cos, tan,             // 16-18: ì‚¼ê° í•¨ìˆ˜
    asin, acos, atan, atan2,   // 19-22: ì—­ì‚¼ê° í•¨ìˆ˜
    ceil, floor, fmod, frac, trunc,  // 23-27: ì†Œìˆ˜ì  ì—°ì‚°
    clamp, min, max, pow,      // 28-31: ë²”ìœ„/ì œê³± ì—°ì‚°

    // ë¹„êµ ì—°ì‚° (ê²°ê³¼: 0xFFFFFFFF=true, 0x00000000=false)
    cmplt, cmple, cmpgt, cmpge, cmpeq, cmpneq,  // 37-42: float ë¹„êµ

    select,                    // 43: ì¡°ê±´ ì„ íƒ (mask ? a : b)

    // ì •ìˆ˜ ì—°ì‚°
    addi, subi, muli, divi,    // 44-47: int ì‚°ìˆ 
    clampi, mini, maxi,        // 48-50: int ë²”ìœ„
    absi, negi, signi,         // 51-53: int ë‹¨í•­
    randomi,                   // 54: ëœë¤ int
    cmplti, cmplei, cmpgti, cmpgei, cmpeqi, cmpneqi,  // 55-60: int ë¹„êµ

    // ë¹„íŠ¸ ì—°ì‚°
    bit_and, bit_or, bit_xor, bit_not,  // 61-64: ë¹„íŠ¸ ì—°ì‚°
    bit_lshift, bit_rshift,    // 65-66: ë¹„íŠ¸ ì‹œí”„íŠ¸
    logic_and, logic_or, logic_xor, logic_not,  // 67-70: ë…¼ë¦¬ ì—°ì‚°

    // íƒ€ì… ë³€í™˜
    f2i, i2f, f2b, b2f, i2b, b2i,  // 71-76: íƒ€ì… ë³€í™˜

    // ì…ì¶œë ¥
    inputdata_float, inputdata_int32, inputdata_half,  // 77-79
    inputdata_noadvance_float, inputdata_noadvance_int32, inputdata_noadvance_half,  // 80-82
    outputdata_float, outputdata_int32, outputdata_half,  // 83-85

    // íŠ¹ìˆ˜ ëª…ë ¹
    acquireindex,              // 86: ì¸ë±ìŠ¤ íšë“
    external_func_call,        // 87: ì™¸ë¶€ í•¨ìˆ˜ í˜¸ì¶œ
    exec_index,                // 88: ì‹¤í–‰ ì¸ë±ìŠ¤

    // ë³‘í•©ëœ ìµœì í™” ëª…ë ¹ (98~178)
    // ìì£¼ í•¨ê»˜ ì‚¬ìš©ë˜ëŠ” ëª…ë ¹ë“¤ì„ í•˜ë‚˜ë¡œ ê²°í•©
    exec_indexf,               // 98: exec_index + i2f
    exec_index_addi,           // 99: exec_index + addi
    cmplt_select,              // 100: cmplt + select
    mad_add,                   // 130: mad + add
    mul_mad0,                  // 137: mul -> mad (ì²« ë²ˆì§¸ ì¸ì)
    sin_cos,                   // 176: sinê³¼ cos ë™ì‹œ ê³„ì‚°

    NumOpcodes
};
```

**í•µì‹¬ íŠ¹ì§•:**
- **179ê°œì˜ OpCode**: ê¸°ë³¸ ì—°ì‚° + ë³‘í•© ìµœì í™” ì—°ì‚°
- **8ë¹„íŠ¸ í¬ê¸°**: ë©”ëª¨ë¦¬ íš¨ìœ¨ì 
- **ë³‘í•© ì—°ì‚° (Merged Ops)**: ìì£¼ ì—°ê²°ë˜ëŠ” ëª…ë ¹ì„ í•˜ë‚˜ë¡œ ê²°í•© (ì˜ˆ: `mad_add`, `mul_mul`, `sin_cos`)

---

## ğŸ”„ ì‹¤í–‰ íë¦„ (Execution Flow)

### ì‹œí€€ìŠ¤ ë‹¤ì´ì–´ê·¸ë¨

```
Niagara       ExecVectorVMState()    FVectorVMBatchState    Bytecode Dispatcher    SIMD Functions
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚ Exec Request     â”‚                        â”‚                      â”‚                    â”‚
  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€>â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚ 1. ìƒìˆ˜ ë²„í¼ ì´ˆê¸°í™”    â”‚                      â”‚                    â”‚
  â”‚                  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚ 2. ë°°ì¹˜/ì²­í¬ ë¶„í•  ê³„ì‚° â”‚                      â”‚                    â”‚
  â”‚                  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚ 3. Alloc BatchState    â”‚                      â”‚                    â”‚
  â”‚                  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€>â”‚                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚ 4. Setup Pointers      â”‚                      â”‚                    â”‚
  â”‚                  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€>â”‚                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚ 5. For Each Chunk      â”‚                      â”‚                    â”‚
  â”‚                  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
  â”‚                  â”‚  â”‚ If (NumLoops == 1)                                   â”‚          â”‚
  â”‚                  â”‚  â”‚   ExecChunkSingleLoop()                              â”‚          â”‚
  â”‚                  â”‚  â”‚ Else                                                 â”‚          â”‚
  â”‚                  â”‚  â”‚   ExecChunkMultipleLoops()                           â”‚          â”‚
  â”‚                  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚ 6. Decode OpCode     â”‚                    â”‚
  â”‚                  â”‚                        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€>â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚ 7. Dispatch to Func  â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€>â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚ 8. SIMD Execution  â”‚
  â”‚                  â”‚                        â”‚                      â”‚ (VectorAdd,        â”‚
  â”‚                  â”‚                        â”‚                      â”‚  VectorMul, etc)   â”‚
  â”‚                  â”‚                        â”‚                      â”‚<â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚ 9. Write to Register â”‚                    â”‚
  â”‚                  â”‚                        â”‚<â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚                  â”‚ 10. Free BatchState    â”‚                      â”‚                    â”‚
  â”‚                  â”‚<â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                      â”‚                    â”‚
  â”‚                  â”‚                        â”‚                      â”‚                    â”‚
  â”‚ Return           â”‚                        â”‚                      â”‚                    â”‚
  â”‚<â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                        â”‚                      â”‚                    â”‚
```

---

### ê³„ì¸µë³„ ìƒì„¸ ë¶„ì„

#### 1. ExecVectorVMState - ìµœìƒìœ„ ì‹¤í–‰ í•¨ìˆ˜

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Private/VectorVMRuntime.cpp:2182`

**ì—­í• :** VectorVM ì‹¤í–‰ì˜ ì§„ì…ì 

**ì‹¤í–‰ ë‹¨ê³„:**

```cpp
void ExecVectorVMState(FVectorVMExecContext *ExecCtx)
{
    // 1. ì™¸ë¶€ í•¨ìˆ˜ í…Œì´ë¸” ì„¤ì •
    for (uint32 i = 0; i < ExecCtx->VVMState->NumExtFunctions; ++i)
    {
        ExecCtx->VVMState->ExtFunctionTable[i].Function = ExecCtx->ExtFunctionTable[i];
    }

    // 2. ì¶œë ¥ ì¹´ìš´í„° ì´ˆê¸°í™”
    for (uint32 i = 0; i < ExecCtx->VVMState->MaxOutputDataSet; ++i)
    {
        ExecCtx->VVMState->NumOutputPerDataSet[i] = 0;
    }

    // 3. ë°ì´í„° ë§¤í•‘ ìºì‹œ ë¹Œë“œ (ì²« ì‹¤í–‰ ì‹œì—ë§Œ)
    if (!(ExecCtx->VVMState->Flags & VVMFlag_DataMapCacheSetup))
    {
        VVMBuildMapTableCaches(ExecCtx);
        ExecCtx->VVMState->Flags |= VVMFlag_DataMapCacheSetup;
    }

    // 4. ìƒìˆ˜ ë²„í¼ ì„¤ì •
    for (uint32 i = 0; i < ExecCtx->VVMState->NumConstBuffers; ++i)
    {
        // ìƒìˆ˜ í…Œì´ë¸”ì—ì„œ ê°’ì„ ê°€ì ¸ì™€ SIMD ë ˆì§€ìŠ¤í„°ì— ë³µì œ
        ExecCtx->VVMState->ConstantBuffers[i].i = VectorIntSet1(
            ((uint32*)ExecCtx->ConstantTableData[...])[...]
        );
    }

    // 5. Batch/Chunk ë¶„í•  ê³„ì‚°
    // NumInstancesê°€ ë³€ê²½ë˜ì§€ ì•Šì•˜ìœ¼ë©´ ìºì‹œëœ ê°’ ì‚¬ìš©
    if (ExecCtx->NumInstances != ExecCtx->VVMState->NumInstancesExecCached)
    {
        // ë°°ì¹˜ë‹¹ ìµœëŒ€ 4ê°œ ì²­í¬ (POWER OF 2 í•„ìˆ˜)
        static const uint32 MaxChunksPerBatch = 4;

        // í˜ì´ì§€ í¬ê¸° (ê¸°ë³¸ 64KB)
        size_t PageSizeInBytes = (uint64_t)GVVMPageSizeInKB << 10;

        // ë£¨í”„ ê°œìˆ˜ ê³„ì‚° (4-wide ê¸°ì¤€)
        const uint32 TotalNumLoopsRequired = ((ExecCtx->NumInstances + 3) >> 2);

        // ì²­í¬ë‹¹ ìµœëŒ€ ë£¨í”„ ê°œìˆ˜ ê³„ì‚°
        MaxLoopsPerChunk = ...;

        // ë°°ì¹˜ë‹¹ í•„ìš”í•œ ë©”ëª¨ë¦¬ ê³„ì‚°
        ExecCtx->Internal.NumBytesRequiredPerBatch = ...;
    }

    // 6. BatchState í• ë‹¹
    FVectorVMBatchState *BatchState = (FVectorVMBatchState*)FMemory::Malloc(
        ExecCtx->VVMState->BatchOverheadSize +
        ExecCtx->Internal.PerBatchRegisterDataBytesRequired
    );

    // 7. BatchState í¬ì¸í„° ì„¤ì •
    SetupBatchStatePtrs(ExecCtx, BatchState);

    // 8. ëœë¤ ìƒíƒœ ì´ˆê¸°í™” (í•„ìš” ì‹œ)
    if (ExecCtx->VVMState->Flags & VVMFlag_HasRandInstruction)
    {
        SetupRandStateForBatch(BatchState);
    }

    // 9. ì²­í¬ë³„ ì‹¤í–‰
    int StartInstanceThisChunk = 0;
    int NumChunksThisBatch = (ExecCtx->NumInstances + MaxInstancesPerChunk - 1) / MaxInstancesPerChunk;

    for (int ChunkIdx = 0; ChunkIdx < NumChunksThisBatch; ++ChunkIdx)
    {
        int NumInstancesThisChunk = MIN(MaxInstancesPerChunk,
                                        ExecCtx->NumInstances - StartInstanceThisChunk);
        int NumLoops = ((NumInstancesThisChunk + 3) & ~3) >> 2;  // 4-wide

        BatchState->ChunkLocalData.ChunkIdx = ChunkIdx;
        BatchState->ChunkLocalData.StartInstanceThisChunk = StartInstanceThisChunk;
        BatchState->ChunkLocalData.NumInstancesThisChunk = NumInstancesThisChunk;

        if (NumLoops == 1)
            ExecChunkSingleLoop(ExecCtx, BatchState);
        else
            ExecChunkMultipleLoops(ExecCtx, BatchState, NumLoops);

        StartInstanceThisChunk += MaxInstancesPerChunk;
    }

    // 10. ì •ë¦¬
    FMemory::Free(BatchState);

    // 11. DataSet ì¶œë ¥ ì¸ë±ìŠ¤ ì„¤ì •
    for (uint32 i = 0; i < ExecCtx->VVMState->MaxOutputDataSet; ++i)
    {
        ExecCtx->DataSets[i].DataSetAccessIndex =
            ExecCtx->VVMState->NumOutputPerDataSet[i] - 1;
    }
}
```

**í•µì‹¬ ìµœì í™”:**
- **ìºì‹±**: ì¸ìŠ¤í„´ìŠ¤ ê°œìˆ˜ê°€ ë™ì¼í•˜ë©´ ë°°ì¹˜/ì²­í¬ ë¶„í•  ê³„ì‚° ìƒëµ
- **ë©”ëª¨ë¦¬ í˜ì´ì§€ ì •ë ¬**: 64KB í˜ì´ì§€ ë‹¨ìœ„ë¡œ ë°°ì¹˜ ë©”ëª¨ë¦¬ í• ë‹¹
- **ì²­í¬ ë¶„í• **: í° ë°ì´í„°ë¥¼ ì²­í¬ë¡œ ë‚˜ëˆ„ì–´ ìºì‹œ íš¨ìœ¨ í–¥ìƒ

---

#### 2. SetupBatchStatePtrs - ë ˆì§€ìŠ¤í„° í¬ì¸í„° í…Œì´ë¸” ì„¤ì •

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Private/VectorVMRuntime.cpp:314`

**ì—­í• :** BatchStateì˜ ë©”ëª¨ë¦¬ ë ˆì´ì•„ì›ƒ ì„¤ì •

**ë©”ëª¨ë¦¬ ë ˆì´ì•„ì›ƒ:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  FVectorVMBatchState (sizeof=88, align=16)              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  [64-byte aligned padding]                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  RegisterData (FVecReg[NumTempRegisters * NumLoops])    â”‚  <- ì„ì‹œ ë ˆì§€ìŠ¤í„° ë°°ì—´
â”‚  - ê° ë ˆì§€ìŠ¤í„°ëŠ” 16ë°”ì´íŠ¸ (4 x float/int)                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  RegPtrTable (uint8*[NumPtrRegsInTable])                â”‚  <- ë ˆì§€ìŠ¤í„° í¬ì¸í„° í…Œì´ë¸”
â”‚  - ìˆœì„œ: Temp â†’ Const â†’ Input â†’ Output                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  RegIncTable (uint8[NumPtrRegsInTable])                 â”‚  <- ë ˆì§€ìŠ¤í„° ì¦ë¶„ í…Œì´ë¸”
â”‚  - 0: ìƒìˆ˜ (advance ì•ˆ í•¨)                              â”‚
â”‚  - 16: ì„ì‹œ ë ˆì§€ìŠ¤í„° (FVecReg í¬ê¸°ë§Œí¼ advance)         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  OutputMaskIdx (uint8[MaxOutputDataSet * NumLoops])     â”‚  <- ì¶œë ¥ ë§ˆìŠ¤í¬
â”‚  - acquireindex ëª…ë ¹ì˜ ê²°ê³¼ (4ë¹„íŠ¸ = 4ê°œ ì¸ìŠ¤í„´ìŠ¤)      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  ChunkLocalData (ì²­í¬ë³„ ë°ì´í„°)                          â”‚
â”‚  - StartingOutputIdxPerDataSet                          â”‚
â”‚  - NumOutputPerDataSet                                  â”‚
â”‚  - OutputMaskIdx í¬ì¸í„° ë°°ì—´                            â”‚
â”‚  - ExtFnDecodedReg (ì™¸ë¶€ í•¨ìˆ˜ìš©)                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**ë ˆì§€ìŠ¤í„° í¬ì¸í„° í…Œì´ë¸” êµ¬ì„±:**

```cpp
// RegPtrTableì˜ ë ˆì´ì•„ì›ƒ
// [0 ~ NumTempRegisters-1]              : ì„ì‹œ ë ˆì§€ìŠ¤í„° í¬ì¸í„°
// [NumTempRegisters ~ +NumConstBuffers] : ìƒìˆ˜ ë²„í¼ í¬ì¸í„°
// [... ~ +NumInputBuffers]              : ì…ë ¥ ë²„í¼ í¬ì¸í„° (1ì°¨)
// [... ~ +NumInputBuffers]              : ì…ë ¥ ë²„í¼ í¬ì¸í„° (2ì°¨, ì²­í¬ ì‹œì‘ìš©)
// [... ~ +NumOutputBuffers]             : ì¶œë ¥ ë²„í¼ í¬ì¸í„°

uint32 **TempRegPtr   = (uint32**)BatchState->RegPtrTable;
uint32 **ConstBuffPtr = TempRegPtr   + NumTempRegisters;
uint32 **InputPtr     = ConstBuffPtr + NumConstBuffers;
uint32 **OutputPtr    = InputPtr     + NumInputBuffers * 2;
```

---

#### 3. ExecChunkMultipleLoops - ë°”ì´íŠ¸ì½”ë“œ ì‹¤í–‰

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Private/VectorVMRuntime.cpp` (ë§¤í¬ë¡œ ìƒì„±)

**ì—­í• :** ë°”ì´íŠ¸ì½”ë“œë¥¼ ì½ê³  SIMD í•¨ìˆ˜ë¡œ ë””ìŠ¤íŒ¨ì¹˜

**ë°”ì´íŠ¸ì½”ë“œ ë””ì½”ë”© êµ¬ì¡°:**

```
[OpCode:1] [Operands:N] [OpCode:1] [Operands:N] ... [done:1]
    â”‚           â”‚
    â”‚           â””â”€ ë ˆì§€ìŠ¤í„° ì¸ë±ìŠ¤ë“¤ (16ë¹„íŠ¸ ë˜ëŠ” 8ë¹„íŠ¸)
    â”‚
    â””â”€ EVectorVMOp enum ê°’
```

**ì‹¤í–‰ ë©”ì»¤ë‹ˆì¦˜ (ì˜ì‚¬ì½”ë“œ):**

```cpp
void ExecChunkMultipleLoops(FVectorVMExecContext* ExecCtx,
                            FVectorVMBatchState* BatchState,
                            int NumLoops)
{
    const uint8* InsPtr = ExecCtx->VVMState->Bytecode;  // ëª…ë ¹ì–´ í¬ì¸í„°

    while (true)
    {
        uint8 OpCode = *InsPtr++;  // OpCode ì½ê¸°

        switch (OpCode)
        {
            case EVectorVMOp::done:
                return;  // ì‹¤í–‰ ì¢…ë£Œ

            case EVectorVMOp::add:
                // InsPtrì—ì„œ ë ˆì§€ìŠ¤í„° ì¸ë±ìŠ¤ 3ê°œ ì½ê¸°: [Src0:16bit][Src1:16bit][Dst:16bit]
                InsPtr = VVM_Dispatch_execFn2f_1f(
                    true,           // CT_MultipleLoops = true
                    InsPtr,         // í”¼ì—°ì‚°ì í¬ì¸í„°
                    BatchState,
                    ExecCtx,
                    VVM_Exec2f_add, // ì‹¤ì œ SIMD í•¨ìˆ˜
                    NumLoops
                );
                break;

            case EVectorVMOp::mad:
                InsPtr = VVM_Dispatch_execFn3f_1f(
                    true, InsPtr, BatchState, ExecCtx, VVM_Exec3f_mad, NumLoops
                );
                break;

            case EVectorVMOp::outputdata_float:
                InsPtr = VVM_Output32(true, InsPtr, BatchState, ExecCtx);
                break;

            // ... ë‚˜ë¨¸ì§€ OpCodeë“¤
        }
    }
}
```

---

#### 4. VVM_Dispatch_execFn2f_1f - ë””ìŠ¤íŒ¨ì¹˜ í•¨ìˆ˜

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Private/VectorVMRuntime.cpp:1585`

**ì—­í• :** ë ˆì§€ìŠ¤í„°ì—ì„œ ë°ì´í„°ë¥¼ ì½ê³ , SIMD í•¨ìˆ˜ë¥¼ í˜¸ì¶œí•˜ê³ , ê²°ê³¼ë¥¼ ì €ì¥

```cpp
VM_FORCEINLINE const uint8* VVM_Dispatch_execFn2f_1f(
    const bool CT_MultipleLoops,  // ì»´íŒŒì¼ íƒ€ì„ ìƒìˆ˜: true=ì—¬ëŸ¬ ë£¨í”„
    const uint8* InsPtr,          // ëª…ë ¹ì–´ í¬ì¸í„°
    FVectorVMBatchState* BatchState,
    FVectorVMExecContext* ExecCtx,
    VVMFn_2f fn,                  // ì‹¤ì œ SIMD í•¨ìˆ˜ (ì˜ˆ: VVM_Exec2f_add)
    int NumLoops                  // ë£¨í”„ ê°œìˆ˜ (4-wide ë‹¨ìœ„)
)
{
    // 1. ë ˆì§€ìŠ¤í„° ì¸ë±ìŠ¤ ë””ì½”ë”©
    uint16* RegIndices = (uint16*)InsPtr;
    // RegIndices[0] = ì²« ë²ˆì§¸ ì†ŒìŠ¤ ë ˆì§€ìŠ¤í„° ì¸ë±ìŠ¤
    // RegIndices[1] = ë‘ ë²ˆì§¸ ì†ŒìŠ¤ ë ˆì§€ìŠ¤í„° ì¸ë±ìŠ¤
    // RegIndices[2] = ëª©ì ì§€ ë ˆì§€ìŠ¤í„° ì¸ë±ìŠ¤

    // 2. ë ˆì§€ìŠ¤í„° í¬ì¸í„° ê°€ì ¸ì˜¤ê¸°
    uint8* P0 = BatchState->RegPtrTable[RegIndices[0]];  // ì²« ë²ˆì§¸ ì†ŒìŠ¤
    uint8* P1 = BatchState->RegPtrTable[RegIndices[1]];  // ë‘ ë²ˆì§¸ ì†ŒìŠ¤
    uint8* P2 = BatchState->RegPtrTable[RegIndices[2]];  // ëª©ì ì§€

    if (CT_MultipleLoops)  // ì—¬ëŸ¬ ë£¨í”„ì¸ ê²½ìš°
    {
        // 3. ë ˆì§€ìŠ¤í„° ì¦ë¶„ ê°€ì ¸ì˜¤ê¸°
        uint32 Inc0 = (uint32)BatchState->RegIncTable[RegIndices[0]];
        uint32 Inc1 = (uint32)BatchState->RegIncTable[RegIndices[1]];
        // Inc = 0:  ìƒìˆ˜ (í¬ì¸í„° ì´ë™ ì•ˆ í•¨)
        // Inc = 16: ì„ì‹œ ë ˆì§€ìŠ¤í„° (FVecReg í¬ê¸°ë§Œí¼ ì´ë™)

        uint8* End = P2 + sizeof(FVecReg) * NumLoops;  // ì¢…ë£Œ ì§€ì 

        // 4. ë£¨í”„ ì‹¤í–‰ (4-wide ë‹¨ìœ„)
        do
        {
            // 4.1. SIMD ë¡œë“œ
            VectorRegister4f R0 = VectorLoad((float*)P0);
            VectorRegister4f R1 = VectorLoad((float*)P1);

            // 4.2. í¬ì¸í„° ì´ë™ (ìƒìˆ˜ë©´ 0, ì„ì‹œë©´ 16ë°”ì´íŠ¸)
            P0 += Inc0;
            P1 += Inc1;

            // 4.3. SIMD í•¨ìˆ˜ í˜¸ì¶œ
            VectorRegister4f Res = fn(BatchState, R0, R1);
            // ì˜ˆ: VVM_Exec2f_add â†’ VectorAdd(R0, R1)

            // 4.4. ê²°ê³¼ ì €ì¥
            VectorStore(Res, (float*)P2);
            P2 += sizeof(FVecReg);  // ëª©ì ì§€ëŠ” í•­ìƒ ì„ì‹œ ë ˆì§€ìŠ¤í„°

        } while (P2 < End);
    }
    else  // ë‹¨ì¼ ë£¨í”„ì¸ ê²½ìš° (NumLoops == 1)
    {
        // ë£¨í”„ ì—†ì´ í•œ ë²ˆë§Œ ì‹¤í–‰
        VectorRegister4f R0 = VectorLoad((float*)P0);
        VectorRegister4f R1 = VectorLoad((float*)P1);
        VectorRegister4f Res = fn(BatchState, R0, R1);
        VectorStore(Res, (float*)P2);
    }

    // 5. ëª…ë ¹ì–´ í¬ì¸í„° ì§„í–‰
    // 3ê°œì˜ 16ë¹„íŠ¸ ì¸ë±ìŠ¤ = 6ë°”ì´íŠ¸ + 1ë°”ì´íŠ¸(OpCode ì‚¬ì´ì˜ ì •ë ¬) = 7ë°”ì´íŠ¸
    return InsPtr + 7;
}
```

**í•µì‹¬ ìµœì í™”:**
- **ì»´íŒŒì¼ íƒ€ì„ ë¶„ê¸°**: `CT_MultipleLoops`ë¡œ ë£¨í”„ ì—¬ë¶€ë¥¼ ì»´íŒŒì¼ íƒ€ì„ì— ê²°ì •
- **ê°•ì œ ì¸ë¼ì¸**: `VM_FORCEINLINE`ìœ¼ë¡œ í•¨ìˆ˜ í˜¸ì¶œ ì˜¤ë²„í—¤ë“œ ì œê±°
- **ìƒìˆ˜ ìµœì í™”**: Inc==0ì´ë©´ í¬ì¸í„° ì´ë™ ìƒëµ

---

#### 5. VVM_Exec2f_add - ì‹¤ì œ SIMD ì—°ì‚°

**ğŸ“‚ ìœ„ì¹˜:** `Engine/Source/Runtime/VectorVM/Private/VectorVMRuntime.cpp:1906`

```cpp
VM_FORCEINLINE VectorRegister4f VVM_Exec2f_add(
    FVectorVMBatchState* BatchState,
    VectorRegister4f a,
    VectorRegister4f b
)
{
    return VectorAdd(a, b);
}
```

**í”Œë«í¼ë³„ êµ¬í˜„:**

```cpp
// x64 (SSE)
#define VectorAdd(a, b)  _mm_add_ps(a, b)
// -> addps xmm0, xmm1  (128ë¹„íŠ¸ 4x float ë§ì…ˆ)

// ARM (NEON)
#define VectorAdd(a, b)  vaddq_f32(a, b)
// -> vadd.f32 q0, q1, q2  (128ë¹„íŠ¸ 4x float ë§ì…ˆ)
```

---

## ğŸ§© ì£¼ìš” ê¸°ëŠ¥

### 1. SIMD ìµœì í™” ë°©ì‹

VectorVMì€ ë‹¤ìŒê³¼ ê°™ì€ ë°©ì‹ìœ¼ë¡œ SIMD ìµœì í™”ë¥¼ ë‹¬ì„±í•©ë‹ˆë‹¤:

**1.1 4-wide ë³‘ë ¬ ì²˜ë¦¬**

```cpp
// ì¼ë°˜ì ì¸ ìŠ¤ì¹¼ë¼ ì½”ë“œ
for (int i = 0; i < NumInstances; ++i)
{
    float a = Input0[i];
    float b = Input1[i];
    Output[i] = a + b;  // í•œ ë²ˆì— 1ê°œ ì²˜ë¦¬
}

// VectorVMì˜ SIMD ì½”ë“œ
int NumLoops = (NumInstances + 3) / 4;  // 4ê°œì”© ë¬¶ìŒ
for (int i = 0; i < NumLoops; ++i)
{
    VectorRegister4f a = VectorLoad(&Input0[i * 4]);  // 4ê°œ ë¡œë“œ
    VectorRegister4f b = VectorLoad(&Input1[i * 4]);  // 4ê°œ ë¡œë“œ
    VectorRegister4f res = VectorAdd(a, b);           // 4ê°œ ë™ì‹œ ë§ì…ˆ
    VectorStore(res, &Output[i * 4]);                 // 4ê°œ ì €ì¥
}
```

**ì„±ëŠ¥ í–¥ìƒ:**
- **ì´ë¡ ì  4ë°° ì†ë„**: í•œ ëª…ë ¹ì–´ë¡œ 4ê°œ ë°ì´í„° ì²˜ë¦¬
- **ì‹¤ì œ 3~3.5ë°°**: ë©”ëª¨ë¦¬ ëŒ€ì—­í­ê³¼ ìºì‹œ ë¯¸ìŠ¤ ê³ ë ¤

---

**1.2 ë ˆì§€ìŠ¤í„° ì¦ë¶„ í…Œì´ë¸” (Register Increment Table)**

```cpp
// RegIncTable ê°’
// 0:  ìƒìˆ˜ ë ˆì§€ìŠ¤í„° (í¬ì¸í„° ì´ë™ ì•ˆ í•¨)
// 16: ì„ì‹œ ë ˆì§€ìŠ¤í„° (FVecReg í¬ê¸° = 16ë°”ì´íŠ¸ë§Œí¼ ì´ë™)

// ì˜ˆì‹œ: A + B = C (AëŠ” ìƒìˆ˜, Bì™€ CëŠ” ì„ì‹œ ë ˆì§€ìŠ¤í„°)
uint32 Inc0 = BatchState->RegIncTable[RegIndices[0]];  // A: 0 (ìƒìˆ˜)
uint32 Inc1 = BatchState->RegIncTable[RegIndices[1]];  // B: 16 (ì„ì‹œ)

do
{
    VectorRegister4f R0 = VectorLoad((float*)P0);  // A ë¡œë“œ (í•­ìƒ ê°™ì€ ê°’)
    VectorRegister4f R1 = VectorLoad((float*)P1);  // B ë¡œë“œ
    P0 += Inc0;  // P0 += 0  (ìƒìˆ˜ëŠ” ì´ë™ ì•ˆ í•¨)
    P1 += Inc1;  // P1 += 16 (ë‹¤ìŒ 4ê°œ ê°’ìœ¼ë¡œ ì´ë™)

    VectorRegister4f Res = VectorAdd(R0, R1);  // R0ì€ ë§¤ë²ˆ ê°™ì€ ê°’
    VectorStore(Res, (float*)P2);
    P2 += 16;
} while (...);
```

**íš¨ê³¼:**
- **ìƒìˆ˜ ë¸Œë¡œë“œìºìŠ¤íŠ¸ ìë™ ì²˜ë¦¬**: ìƒìˆ˜ëŠ” í•œ ë²ˆ ë¡œë“œí•˜ë©´ ëª¨ë“  ë£¨í”„ì—ì„œ ì¬ì‚¬ìš©
- **ë¶„ê¸° ì œê±°**: Inc ê°’ì´ 0ì¸ì§€ ê²€ì‚¬í•˜ëŠ” ifë¬¸ ë¶ˆí•„ìš”

---

**1.3 ì¶œë ¥ ë§ˆìŠ¤í¬ í…Œì´ë¸” (Output Mask Table)**

`acquireindex` ëª…ë ¹ì€ ì¡°ê±´ë¶€ ì¶œë ¥ì„ ìœ„í•œ ë§ˆìŠ¤í¬ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.

```cpp
// VVM_PSHUFB_OUTPUT_TABLE - ì¶œë ¥ ì…”í”Œ í…Œì´ë¸”
// í•˜ìœ„ 4ë¹„íŠ¸ê°€ 4ê°œ ì¸ìŠ¤í„´ìŠ¤ì˜ ì¶œë ¥ ì—¬ë¶€ë¥¼ ë‚˜íƒ€ëƒ„
// 0001 (1): ì²« ë²ˆì§¸ë§Œ ì¶œë ¥
// 0101 (5): ì²« ë²ˆì§¸ì™€ ì„¸ ë²ˆì§¸ ì¶œë ¥
// 1111 (15): ëª¨ë‘ ì¶œë ¥

static const MS_ALIGN(16) uint8 VVM_PSHUFB_OUTPUT_TABLE[] GCC_ALIGN(16) =
{
    0xFF, 0xFF, 0xFF, 0xFF, ...,  // 0000: ëª¨ë‘ ë¬´ì‹œ
    0x00, 0x01, 0x02, 0x03, ...,  // 0001: [0] ì¶œë ¥
    0x04, 0x05, 0x06, 0x07, ...,  // 0010: [1] ì¶œë ¥
    0x00, 0x01, 0x02, 0x03,       // 0011: [0][1] ì¶œë ¥
        0x04, 0x05, 0x06, 0x07, ...,
    ...
    0x00, 0x01, 0x02, 0x03,       // 1111: [0][1][2][3] ëª¨ë‘ ì¶œë ¥
        0x04, 0x05, 0x06, 0x07,
        0x08, 0x09, 0x0A, 0x0B,
        0x0C, 0x0D, 0x0E, 0x0F
};

// ì‚¬ìš© ì˜ˆì‹œ
uint8 TblIdx = *TblIdxPtr++;  // ì˜ˆ: 5 (0101 = ì²« ë²ˆì§¸ì™€ ì„¸ ë²ˆì§¸ ì¶œë ¥)
VectorRegister4i Mask = ((VectorRegister4i*)VVM_PSHUFB_OUTPUT_TABLE)[TblIdx];
VectorRegister4i Src = VectorIntLoad(SrcPtr);
VectorRegister4i Val = VVM_pshufb(Src, Mask);  // [Src[0], Src[2], ?, ?]
VectorIntStore(Val, DstPtr);
DstPtr += VVM_OUTPUT_ADVANCE_TABLE[TblIdx];  // TblIdx=5 â†’ +8ë°”ì´íŠ¸ (2ê°œ ì¶œë ¥)
```

**íš¨ê³¼:**
- **ì¡°ê±´ë¶€ ì¶œë ¥ ìµœì í™”**: ifë¬¸ ì—†ì´ SIMD ì…”í”Œ ëª…ë ¹ì–´ë¡œ ì²˜ë¦¬
- **ë©”ëª¨ë¦¬ íŒ¨í‚¹**: ì¶œë ¥ ë°ì´í„°ê°€ ì—°ì†ì ìœ¼ë¡œ íŒ¨í‚¹ë¨

---

### 2. ë ˆì§€ìŠ¤í„° ê´€ë¦¬ ì‹œìŠ¤í…œ

VectorVMì€ 3ê°€ì§€ íƒ€ì…ì˜ ë ˆì§€ìŠ¤í„°ë¥¼ ê´€ë¦¬í•©ë‹ˆë‹¤:

**2.1 ìƒìˆ˜ ë ˆì§€ìŠ¤í„° (Constant Registers)**

```cpp
// ìƒìˆ˜ëŠ” VVMStateì— SIMD ë ˆì§€ìŠ¤í„°ë¡œ ì €ì¥
FVecReg* ConstantBuffers;  // ê° ìƒìˆ˜ëŠ” 4-wideë¡œ ë³µì œë¨

// ì˜ˆ: ìƒìˆ˜ 3.14ë¥¼ ì„¤ì •
ExecCtx->VVMState->ConstantBuffers[i].i = VectorIntSet1(
    ((uint32*)ConstantTableData)[index]
);
// VectorIntSet1(x) â†’ [x, x, x, x] (4ê°œ ë³µì œ)

// ë ˆì§€ìŠ¤í„° í…Œì´ë¸”ì— í¬ì¸í„° ì €ì¥
ConstBuffPtr[i] = (uint32*)(ExecCtx->VVMState->ConstantBuffers + i);
RegIncTable[ConstantRegisterIndex] = 0;  // ì¦ë¶„ = 0 (ì´ë™ ì•ˆ í•¨)
```

---

**2.2 ì„ì‹œ ë ˆì§€ìŠ¤í„° (Temporary Registers)**

```cpp
// ì„ì‹œ ë ˆì§€ìŠ¤í„°ëŠ” BatchStateì— ë°°ì¹˜ë³„ë¡œ í• ë‹¹
FVecReg* RegisterData;  // í¬ê¸°: NumTempRegisters * NumLoops

// ê° ì²­í¬ë§ˆë‹¤ ë…ë¦½ì ì¸ ê³µê°„ ì‚¬ìš©
// ë ˆì§€ìŠ¤í„° Nì˜ ë£¨í”„ Lì—ì„œì˜ ìœ„ì¹˜:
//   RegisterData[N * NumLoops + L]

for (uint32 i = 0; i < NumTempRegisters; ++i)
{
    TempRegPtr[i] = (uint32*)(BatchState->RegisterData + i * NumLoops);
    RegIncTable[i] = sizeof(FVecReg);  // 16ë°”ì´íŠ¸
}
```

---

**2.3 ì…ë ¥/ì¶œë ¥ ë ˆì§€ìŠ¤í„° (Input/Output Registers)**

```cpp
// ì…ë ¥ ë ˆì§€ìŠ¤í„°ëŠ” Niagara ë°ì´í„°ì— ì§ì ‘ í¬ì¸íŒ…
for (uint32 i = 0; i < NumInputBuffers; ++i)
{
    uint8 DataSetIdx = InputMapCacheIdx[i];
    uint16 InputMapSrcIdx = InputMapCacheSrc[i];

    bool bNoAdvanceInput = InputMapSrcIdx & 0x8000;  // ìµœìƒìœ„ ë¹„íŠ¸
    bool bHalfInput = InputMapSrcIdx & 0x4000;       // ë‘ ë²ˆì§¸ ë¹„íŠ¸
    InputMapSrcIdx = InputMapSrcIdx & 0x3FFF;        // í•˜ìœ„ 14ë¹„íŠ¸

    if (bNoAdvanceInput)  // ë…¸ì–´ë“œë°´ìŠ¤ ì…ë ¥ (ëª¨ë“  ì¸ìŠ¤í„´ìŠ¤ê°€ ê°™ì€ ê°’ ì‚¬ìš©)
    {
        // ìƒìˆ˜ ë²„í¼ ë’¤ì— ì €ì¥
        InputPtr[i] = (uint32*)(ConstantBuffers + NumConstBuffers + NoAdvCounter++);
        RegIncTable[InputRegisterIndex] = 0;  // ì¦ë¶„ = 0
    }
    else  // ì¼ë°˜ ì…ë ¥ (ì¸ìŠ¤í„´ìŠ¤ë§ˆë‹¤ ë‹¤ë¥¸ ê°’)
    {
        // Niagara ì…ë ¥ ë²„í¼ì— ì§ì ‘ í¬ì¸íŒ…
        uint32 DataTypeStride = bHalfInput ? 2 : 4;
        uint32 OffsetBytes = InstanceOffset * DataTypeStride;
        InputPtr[i] = (uint32*)(DataSetInputBuffers[InputMapSrcIdx] + OffsetBytes);
        RegIncTable[InputRegisterIndex] = DataTypeStride;  // 2 ë˜ëŠ” 4
    }

    // ë‘ ë²ˆì§¸ ë³µì‚¬ë³¸ (ì²­í¬ ì‹œì‘ ìœ„ì¹˜ ë³µì›ìš©)
    InputPtr[i + NumInputBuffers] = InputPtr[i];
}
```

---

### 3. ë³‘í•© ëª…ë ¹ (Merged Instructions)

ìì£¼ í•¨ê»˜ ì‚¬ìš©ë˜ëŠ” ëª…ë ¹ë“¤ì„ í•˜ë‚˜ë¡œ ê²°í•©í•˜ì—¬ ë””ìŠ¤íŒ¨ì¹˜ ì˜¤ë²„í—¤ë“œë¥¼ ì¤„ì…ë‹ˆë‹¤.

**ì˜ˆì‹œ 1: `mad_add` (OpCode 130)**

```cpp
// ì›ë˜ ì½”ë“œ (2ê°œ ëª…ë ¹)
mad  R0, R1, R2, R3   // R3 = R0 * R1 + R2
add  R3, R4, R5       // R5 = R3 + R4

// ë³‘í•© ì½”ë“œ (1ê°œ ëª…ë ¹)
mad_add  R0, R1, R2, R4, R5   // R5 = (R0 * R1 + R2) + R4

// êµ¬í˜„
VectorRegister4f VVM_Exec4f_mad_add(
    FVectorVMBatchState* BatchState,
    VectorRegister4f a, VectorRegister4f b,
    VectorRegister4f c, VectorRegister4f d
)
{
    VectorRegister4f mad_result = VectorMultiplyAdd(a, b, c);  // a*b+c
    return VectorAdd(mad_result, d);                           // + d
}
```

**íš¨ê³¼:**
- **ë””ìŠ¤íŒ¨ì¹˜ íšŸìˆ˜ ê°ì†Œ**: 2ë²ˆ â†’ 1ë²ˆ
- **ë ˆì§€ìŠ¤í„° ì½ê¸°/ì“°ê¸° ê°ì†Œ**: R3ë¥¼ ë©”ëª¨ë¦¬ì— ì“°ê³  ë‹¤ì‹œ ì½ëŠ” ê³¼ì • ì œê±°
- **ëª…ë ¹ì–´ ìºì‹œ íš¨ìœ¨ í–¥ìƒ**

---

**ì˜ˆì‹œ 2: `sin_cos` (OpCode 176)**

```cpp
// ì›ë˜ ì½”ë“œ (2ê°œ ëª…ë ¹)
sin  R0, R1   // R1 = sin(R0)
cos  R0, R2   // R2 = cos(R0)  (R0ë¥¼ ë‘ ë²ˆ ì½ìŒ)

// ë³‘í•© ì½”ë“œ (1ê°œ ëª…ë ¹)
sin_cos  R0, R1, R2   // R1 = sin(R0), R2 = cos(R0)

// êµ¬í˜„
const uint8* VVM_sin_cos(const bool CT_MultipleLoops, ...)
{
    uint16* RegIndices = (uint16*)InsPtr;
    uint8* P0 = BatchState->RegPtrTable[RegIndices[0]];
    uint8* P1 = BatchState->RegPtrTable[RegIndices[1]];  // sin ê²°ê³¼
    uint8* P2 = BatchState->RegPtrTable[RegIndices[2]];  // cos ê²°ê³¼

    if (CT_MultipleLoops)
    {
        uint32 Inc0 = BatchState->RegIncTable[RegIndices[0]];
        uint8* End = P1 + sizeof(FVecReg) * NumLoops;
        do
        {
            VectorRegister4f R0 = VectorLoad((float*)P0);
            P0 += Inc0;
            VectorSinCos(
                (VectorRegister4f*)P1,  // sin ì¶œë ¥
                (VectorRegister4f*)P2,  // cos ì¶œë ¥
                &R0                     // ì…ë ¥
            );
            P1 += sizeof(FVecReg);
            P2 += sizeof(FVecReg);
        } while (P1 < End);
    }
    return InsPtr + 7;
}
```

**íš¨ê³¼:**
- **ì…ë ¥ ì¤‘ë³µ ì œê±°**: R0ì„ í•œ ë²ˆë§Œ ë¡œë“œ
- **SIMD íš¨ìœ¨ í–¥ìƒ**: `VectorSinCos`ëŠ” í•œ ë²ˆì— sin/cosë¥¼ ëª¨ë‘ ê³„ì‚° (í…Œì¼ëŸ¬ ê¸‰ìˆ˜ ê³µìœ )

---

## ğŸ’¡ ì„¤ê³„ ì² í•™

| ì„¤ê³„ ì›ì¹™ | ì„¤ëª… | íš¨ê³¼ |
|----------|------|------|
| **1. ë°ì´í„° ë³‘ë ¬ì„± ìµœìš°ì„ ** | ëª¨ë“  ì—°ì‚°ì„ 4-wide SIMDë¡œ ì„¤ê³„ | íŒŒí‹°í´ ì‹œìŠ¤í…œì˜ ëŒ€ëŸ‰ ë°ì´í„° ì²˜ë¦¬ì— ìµœì í™” |
| **2. ë ˆì§€ìŠ¤í„° ê¸°ë°˜ ì•„í‚¤í…ì²˜** | ìŠ¤íƒ ëŒ€ì‹  ë ˆì§€ìŠ¤í„° ì¸ë±ìŠ¤ ì‚¬ìš© | ë¹ ë¥¸ ë°ì´í„° ì ‘ê·¼, ìºì‹œ íš¨ìœ¨ í–¥ìƒ |
| **3. ì»´íŒŒì¼ íƒ€ì„ ìµœì í™”** | `CT_MultipleLoops` ê°™ì€ í…œí”Œë¦¿ ê¸°ë°˜ ë¶„ê¸° | ëŸ°íƒ€ì„ ì˜¤ë²„í—¤ë“œ ì œê±° |
| **4. ë°°ì¹˜ ë° ì²­í¬ ë¶„í• ** | í° ì‘ì—…ì„ ì‘ì€ ì²­í¬ë¡œ ë¶„í•  | CPU ìºì‹œì— ë§ì¶° ì„±ëŠ¥ í–¥ìƒ |
| **5. í”Œë«í¼ ì¶”ìƒí™”** | `VectorAdd`, `VectorMul` ê°™ì€ ë§¤í¬ë¡œ ì‚¬ìš© | í”Œë«í¼ë³„ ìµœì í™” ì½”ë“œ ì‰½ê²Œ ê´€ë¦¬ |

---

## ğŸ” ì‹¤ì „ ì˜ˆì‹œ

### ì˜ˆì‹œ 1: íŒŒí‹°í´ ìœ„ì¹˜ ì—…ë°ì´íŠ¸

```cpp
// ì˜ì‚¬ì½”ë“œ
for (int i = 0; i < NumParticles; ++i)
{
    Position[i] = Position[i] + Velocity[i] * DeltaTime;
}

// VectorVM ë°”ì´íŠ¸ì½”ë“œ
mul  Velocity, DeltaTime, Temp0   // Temp0 = Velocity * DeltaTime
add  Position, Temp0, Position    // Position += Temp0

// ì‹¤í–‰ íë¦„
// 1. mul ëª…ë ¹ ë””ì½”ë”©
OpCode = EVectorVMOp::mul
RegIndices = [VelocityRegIdx, DeltaTimeRegIdx, Temp0RegIdx]

// 2. VVM_Dispatch_execFn2f_1f í˜¸ì¶œ
P0 = RegPtrTable[VelocityRegIdx]   // Velocity ì…ë ¥ ë²„í¼
P1 = RegPtrTable[DeltaTimeRegIdx]  // DeltaTime ìƒìˆ˜ ë²„í¼
P2 = RegPtrTable[Temp0RegIdx]      // Temp0 ì„ì‹œ ë ˆì§€ìŠ¤í„°

Inc0 = 16  // Velocity: ì„ì‹œ ë ˆì§€ìŠ¤í„°
Inc1 = 0   // DeltaTime: ìƒìˆ˜

NumLoops = (NumParticles + 3) / 4  // ì˜ˆ: 10000ê°œ â†’ 2500 ë£¨í”„

// 3. SIMD ë£¨í”„ ì‹¤í–‰
for (int loop = 0; loop < NumLoops; ++loop)
{
    // 4ê°œ íŒŒí‹°í´ì˜ Velocity ë¡œë“œ
    VectorRegister4f V = VectorLoad((float*)P0);  // [V0, V1, V2, V3]
    P0 += 16;  // ë‹¤ìŒ 4ê°œë¡œ ì´ë™

    // DeltaTime ë¡œë“œ (4ê°œ ëª¨ë‘ ê°™ì€ ê°’)
    VectorRegister4f DT = VectorLoad((float*)P1);  // [DT, DT, DT, DT]
    P1 += 0;   // ì´ë™ ì•ˆ í•¨ (ìƒìˆ˜)

    // SIMD ê³±ì…ˆ
    VectorRegister4f Res = VectorMultiply(V, DT);  // [V0*DT, V1*DT, V2*DT, V3*DT]

    // Temp0ì— ì €ì¥
    VectorStore(Res, (float*)P2);
    P2 += 16;
}

// 4. add ëª…ë ¹ë„ ë™ì¼í•œ ë°©ì‹ìœ¼ë¡œ ì‹¤í–‰
```

---

### ì˜ˆì‹œ 2: ì¡°ê±´ë¶€ ì¶œë ¥ (acquireindex)

```cpp
// ì˜ì‚¬ì½”ë“œ
for (int i = 0; i < NumParticles; ++i)
{
    if (Particle[i].Age < Particle[i].LifeTime)
    {
        Output[OutputIdx++] = Particle[i];  // ì‚´ì•„ìˆëŠ” íŒŒí‹°í´ë§Œ ì¶œë ¥
    }
}

// VectorVM ë°”ì´íŠ¸ì½”ë“œ
cmplt  Age, LifeTime, Mask         // Mask = (Age < LifeTime) ? 0xFFFFFFFF : 0
acquireindex  Mask                 // OutputMaskIdx ì—…ë°ì´íŠ¸
outputdata_float  ParticleData     // Maskì— ë”°ë¼ ì„ íƒì  ì¶œë ¥

// acquireindex ì‹¤í–‰
uint8* MaskPtr = RegPtrTable[MaskRegIdx];  // Mask ë ˆì§€ìŠ¤í„°
uint8* OutputMaskPtr = OutputMaskIdx[DataSetIdx];

for (int loop = 0; loop < NumLoops; ++loop)
{
    // 4ê°œ íŒŒí‹°í´ì˜ Mask ë¡œë“œ
    VectorRegister4i Mask = VectorIntLoad(MaskPtr);  // [M0, M1, M2, M3]

    // ê° ë§ˆìŠ¤í¬ë¥¼ 1ë¹„íŠ¸ë¡œ ë³€í™˜
    // M0=0xFFFFFFFF â†’ 1, M0=0x00000000 â†’ 0
    uint8 OutputMask = 0;
    OutputMask |= (Mask[0] != 0) ? 1 : 0;
    OutputMask |= (Mask[1] != 0) ? 2 : 0;
    OutputMask |= (Mask[2] != 0) ? 4 : 0;
    OutputMask |= (Mask[3] != 0) ? 8 : 0;

    // ì˜ˆ: [true, false, true, false] â†’ 0101 (5)
    *OutputMaskPtr++ = OutputMask;

    MaskPtr += 16;
}

// outputdata_float ì‹¤í–‰
for (int loop = 0; loop < NumLoops; ++loop)
{
    uint8 TblIdx = OutputMaskIdx[loop];  // ì˜ˆ: 5 (0101)

    // SIMD ì…”í”Œë¡œ ì¶œë ¥
    VectorRegister4i Shuffle = VVM_PSHUFB_OUTPUT_TABLE[TblIdx];
    VectorRegister4i Src = VectorIntLoad(SrcPtr);
    VectorRegister4i Packed = VVM_pshufb(Src, Shuffle);  // [Src[0], Src[2], ?, ?]

    VectorIntStore(Packed, DstPtr);
    DstPtr += VVM_OUTPUT_ADVANCE_TABLE[TblIdx];  // TblIdx=5 â†’ +8 (2ê°œ ì¶œë ¥)
}
```

---

## ğŸ”— ì°¸ì¡°

**ê³µì‹ ë¬¸ì„œ:**
- [Niagara Overview](https://docs.unrealengine.com/5.7/ko/overview-of-niagara-effects-for-unreal-engine/)
- [Optimizing Niagara Performance](https://docs.unrealengine.com/5.7/ko/optimizing-niagara-effects-in-unreal-engine/)

**ì†ŒìŠ¤ íŒŒì¼:**
- `Engine/Source/Runtime/VectorVM/Public/VectorVM.h` - ê¸°ë³¸ íƒ€ì… ë° OpCode ì •ì˜
- `Engine/Source/Runtime/VectorVM/Public/VectorVMRuntime.h` - ì‹¤í–‰ ì»¨í…ìŠ¤íŠ¸
- `Engine/Source/Runtime/VectorVM/Private/VectorVMRuntime.cpp` - ì‹¤í–‰ ë£¨í”„ ë° SIMD í•¨ìˆ˜
- `Engine/Source/Runtime/VectorVM/Private/VectorVMTypes.h` - ë‚´ë¶€ íƒ€ì… ì •ì˜
- `Engine/Source/Runtime/VectorVM/Private/Platforms/VectorVMPlatformGeneric.h` - í”Œë«í¼ë³„ SIMD êµ¬í˜„
- `Engine/Source/Runtime/VectorVM/Private/VectorVMOptimizer.cpp` - ë°”ì´íŠ¸ì½”ë“œ ìµœì í™”

**ê´€ë ¨ ì‹œìŠ¤í…œ:**
- Niagara íŒŒí‹°í´ ì‹œìŠ¤í…œ
- FRandomStream (ëœë¤ ìƒì„±ê¸°)
- Unreal í”Œë«í¼ ì¶”ìƒí™” (VectorRegister4f, VectorRegister4i)

---

> ğŸ”„ Updated: 2025-11-21 â€” VectorVM ì‹œìŠ¤í…œ ì „ì²´ ë¶„ì„ ë° ë¬¸ì„œí™” ì™„ë£Œ
---

## ğŸ—„ï¸ ë³‘í•© ë©”ëª¨(ì•„ì¹´ì´ë¸Œ)

- `../_Archive/_MergedNotes/2026-02-18/VectorVM__Overview__MergedNotes.md`

