================================================================================ 
Commit: 728c6eb8407cd5635a26ce3b1ae441dce27c386d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 18 09:48:11 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec file for ADL BIOS 2061.00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 03d31e9055dea084a45c4b43cc0a025cc2d0b7aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:46:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update ucode patch 0x11 for both ADL-S/P

Update ucode patch 0x11 for both ADL-S/

Hsd-es-id: N/A
Original commit date: Tue Feb 2 13:15:08 2021 +0800
Change-Id: Icd3dd56eaade2f4e94e81adedb5c85b8babb7ad8
Original commit hash: 1e4b5cdda8274000d58cb9316ee72936c657c8d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9b0df68505e5d8649a9ff1abf72f3ab3f802bb2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:46:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Set Display GPIO inversion bit to default

Hsd-es-id: 16012576885, 16012575331
Original commit date: Sat Jan 30 16:35:25 2021 +0530
Change-Id: I7b6098606a31899c01cda1ef4fd6fe681d115eae
Original commit hash: 578e5cf7626f9cd1a5f726442a6a9d61a1a31d04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c

================================================================================ 
Commit: e8588a189a6bf9bc5a1ec4f8e55051bcc0fe01cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:46:31 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][TCSS] BIOS Support to add GPIO to control Aux override for Non-Retimer Port.

Type-C Aux Override feature need Additional GPIO. Same GPIO is used for other purpose.
So based on AuxOverride BIOS setup option GPIO will be configure as Aux Override GPIO.

Hsd-es-id: 16012550586, 16012577540
Original commit date: Tue Feb 2 09:35:44 2021 +0530
Change-Id: Id23d6eb2cd6d544828c8281f9baa1c4b39da9aed
Original commit hash: e7f464dd802b817f1fa088d1024d034335eccaa1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 9278f0b6b805b85c64111fef66fab4d0cee1d075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:46:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2061_00

Hsd-es-id: N/A
Original commit date: Mon Feb 1 17:50:06 2021 -0800
Change-Id: I6ffc1318ac3d76413b36ca090e3441852f9f305e
Original commit hash: ca3d646c27bdff886f3be4cd43e725650f00709e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9577e7999147c091ce6c1524c091be140e58bbba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:46:10 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 6330184d0ce3d542ce354cc610c67fafc15e2ab9)

Mon Feb 1 21:19:32 2021 +0000
Original commit date: Mon Feb 1 21:19:32 2021 +0000
Original commit hash: df1d890d67321ea2ced28f4a741425ec09405485

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: efb1e4c88e427dd97c68208872a7cbe012e846cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:46:08 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012131372][ADL-S ADL-M ADL-P | DDR4 DDR5 LP4 LP5] Row Hammer Mitigation c-stepping

[Title]
 Fix a few issues for Row Hammer feature

[Issue/Feature Description]
 1) Mitigate starvation of refreshes by ptrr: need reducing panic level GsmMctRefreshPanicWm to 8.
 2) LPDDR4 MR0 definition is changed when RFM is introduced. Bit 2 means RFMSupport.
    Current MrcRhCheckRFMRequired checks MR0[0]. It's incorrect.
 3) Disable RH_ACC_REF_EN by default
 4) At LPDDR, sub chan 0 maps to RowHammerCtl.Bits.RH_ENABLED_DIMM0.
    Sub chan 1 maps to RowHammerCtl.Bits.RH_ENABLED_DIMM1. Change the checking condition.
 5) Save/Restore RH_TRR_LFSR and RH_TRR_CONTROL.
 6) Move the configing of ForceX2Ref to MrcSchedulerParametersConfig.
 7) LPDDR:
  a) DIMM1 missing issue for RFM and Ptrr, as subchannel 0 is for DIMM0, and sub channel 1 is for DIMM1.
  b) a special case of LPDDR:
       LPDDR board might just install memory device at subchannel 0, 2, 4, 6 and not install memory at 1,3,5,7

[Resolution]

[Impacted Platform]
ADL ALL.

[
Hsd-es-id: 22012131372
Original commit date: Fri Oct 9 17:15:23 2020 +0800
Change-Id: Ic80e0be3bf58a7da79828bb55ac6820101d5dbbf
Original commit hash: 317d4c1f6341cbe567658cdd0993aa05bc2a3f0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h

================================================================================ 
Commit: c9d6b27b923257c6430cd832a09db8f4a2d1d34d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:46:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 1 11:11:33 2021 -0800
Change-Id: Iaab27f09aee3b87881f48d105225afc0f55baecc
Original commit hash: c940b0281be82359ff4cd2d8e52f894d84b14ad6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f872fa571ea3bb1452760e49d09a4d5f7129f13e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:45:53 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PHY dynamic power gating

Hsd-es-id: 22012132192
Original commit date: Tue Jan 19 20:37:22 2021 -0800
Change-Id: I89e83e09015283a36e0ab1fd83fa660a1ad8119f
Original commit hash: 295a7f12e54e9cae25c53436b06f75d143382508

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer5.h

================================================================================ 
Commit: fe336a76e8055e9e421119fbcce72c5bde84b5d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:45:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Integrating GOP V1055

Hsd-es-id: N/A
Original commit date: Thu Jan 21 10:27:12 2021 +0530
Change-Id: Ied519c0a7c6eee6701f32b60168c8a2919072d97
Original commit hash: 2becd4f1c18400cf9b5e521eed71ec69884628dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: afe631b340c80958c07d775a25e978923e4a48a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:45:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] V2037 Policy default mismatch with Setup Default - CpuSecurityPreMemConfig

1. Environment
We have integrate Policy Default check message on ADL-S CRB and execute CrTools\ccg-tools\PolicyDafaultCheck
if Policy default mismatch with Setup Default we can separate warning message
2. Expected Behavior
All Policy default match with Setup Default
3. Actual Behavior
Some Policy default mismatch with Setup Default
4. System Status

5. User Error Message

6. Special Notes

Hsd-es-id: 1508781486
Original commit date: Fri Jan 29 15:00:55 2021 +0800
Change-Id: I7dc1884f395309d4ef64e4f3d5ea807697d68f4c
Original commit hash: ac46ff4bf892c056288335504cfb13e078bb989a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: e6c8e2a4086df38e4c3147af590faa603dd1f81a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:45:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Providing side band access to the SPX registers.

Hsd-es-id: 16012570691
Original commit date: Mon Jan 25 15:00:48 2021 +0530
Change-Id: I880326b2432fc316e31bcb2a636062982bacb606
Original commit hash: 3896b813b254361a3f618a95575599ff42e20f4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 51476e8be9a80f95189eaf4933f113e0b485143f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:45:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] BIOS build failure when building on K:\

Fix when build code on D:\, K:\, N:\, C:\ have build failure

Hsd-es-id: 1508807221
Original commit date: Mon Feb 1 14:49:19 2021 +0800
Change-Id: I0f9662539c87762a8aec4867cc18a90d48711d97
Original commit hash: 1119de79d82a5a068fed00a4774e48cc0cae19fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat

================================================================================ 
Commit: 300420762aedfe686ccfce8cb0213c59e8bcd874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:45:01 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8571af9b2fdd37a985fc3a66077ce2de08d8ab0f)

Mon Feb 1 06:55:14 2021 +0000
Original commit date: Mon Feb 1 06:55:14 2021 +0000
Original commit hash: 321c7c9745f7a263cce789ee18a24bf034899ab9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fd48291f6dbef08e749cd84590a53d1f0be8799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:44:56 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][1508781537][ADL-S] Policy default mismatch with Setup Default - MemConfig

Fix mismatch between MRC Policy default and Setup default:
 - Set MemConfig->WeaklockEn = 1 in Policy default.

Additional change:
 - Enable LpDdrDqDqsReTraining in Setup / UPD and Policy (MemConfig->LpDqsOscEn)

Hsd-es-id: 1508781537
Original commit date: Mon Feb 1 12:46:20 2021 +0800
Change-Id: I1961d4634505b29b8e42092ffcdf1444f3ac046a
Original commit hash: 35afa1eee3cda75c24ec89fadb6566bcad2ccfdd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 4b96be42953416682b89d3fff217ca16ba4c0b70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:44:41 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Enabling pep constraint by default and disabling S0ix substate since
ADLP/M supports only PmcLpmS0i2.0 and PmcLpmS0i3p0.0

Hsd-es-id: 14013189800
Original commit date: Mon Jan 25 18:12:19 2021 +0530
Change-Id: Id01caabfd2952b295705ca06e2f8a8fc7175ed93
Original commit hash: ed9c2b029270966724b0862ac781a49c57ea43d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 3eb119d8ad90e3233f56ffea2df0c62f3861b5a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:44:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2057_00

Hsd-es-id: N/A
Original commit date: Sun Jan 31 17:49:56 2021 -0800
Change-Id: Ic8ef16ebc452968a44b0b492416a89fcb1b1b047
Original commit hash: c0811ba3dc5fe1f498182fa29aa0187496bbbf12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b41b0173aeab53bef335ea2b4cdb64efc5021530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:44:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jan 31 01:24:46 2021 -0800
Change-Id: I6c7a42e9efae2ee156d55a1cc7d257a9bc7f6b87
Original commit hash: 1d4c9797f5fe19d4f73379bfad8af758c55c2eb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 687542665f051e53a3ffd501045ef13b4b2d6307 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:44:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 01e61992e8c11d16597780246e116092fbb5281c)

Sun Jan 31 06:46:09 2021 +0000
Original commit date: Sun Jan 31 06:46:09 2021 +0000
Original commit hash: 08e89ae4181327ddc7083ca35431c909ba460cfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 918bb4fd076c0958ee3dd84a42399e9c969a4015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:44:05 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][1308395079][ADL-P][J0][LP5] 4400g2 failing at Command Voltage Centering

Issue : MRC Trainigs are failing on speed 4000 G2 and above
        Command Voltage Training is failing at 4400 G2

Fix:
    1) Update Initial RxVref Value for Lp5
            ->RxVref Calculation update from EV
                ->Driver Vdd (DRAM) = 0.5V
                ->LP5 will always* calibrate Voh=Vdd/2=0.25V
                ->Calculated RxVref is always Voh/2=125mV, no matter the Ron/ODT settings.
                ->RxVref needs to be set in steps of Vdd2/512, So in register program RxVref = 512/1050*125 = 61
    2) Update Sweep Range for ReadMPR Training
       -> Based on EV tuning
       -> Applicable for Lp4 and Lp5
    3) Pick ICL->TGL Merge Commit
        -> Applicable for Both Lp4 and Lp5
        TGL Merge Commit Details:
        [CmdVC1D - inconsistent pass / fail report during CAVref sweep on LP4/X]
        Issue:
         During CMDVC1D step on LP4/X we see false pass regions in the failing range, sporadically.
        Root cause:
         When MRC changes CA Vref, we program FSP[1] while being at FSP[1].
        Solution:
         Program CA Vref from FSP[0] point, similar to JEDEC Init flow:
         - Set MR13 FSP_WR=1, FSP_OP = 0
         - Switch to Low Freq, Low Gear (Lp5: 2200 G2, Lp4: 1067 G1)
         - Issue MRW's to MR12 to set CaVref code/range in FSP[1]
         - Switch back to FSP_OP=1, and High Frequency
         Keep CKE Low during frequency change.(Lp4)

    Other changes:
    -> (Temporary Change) Disable Late Command Training for Lp5 Speed greater than 3200 G2
    -> EV Reported LCT is displacing CmdT Margins

[
Hsd-es-id: 1308395079
Original commit date: Fri Jan 8 12:47:57 2021 +0530
Change-Id: I47edf283d5de04fa071e4ecd71f83e544b5c82d1
Original commit hash: 037c8c04acd641141edb1a23a55e9b62e6affc4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b651e8be8a987daab7a8ba2cb957198f786a582d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:44:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2056_00

Hsd-es-id: N/A
Original commit date: Sat Jan 30 17:49:06 2021 -0800
Change-Id: Idd400452248aa6f4c3c868d41fda98a6d63c4911
Original commit hash: 406fe50f55d1db2fc19693461df4bb2b2c261a55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2821b5892827288af4422a99a6442eef9685e4f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][CVF] Adding resources to VSPI test Device

Hsd-es-id: 16011784250
Original commit date: Sat Jan 30 08:12:52 2021 +0200
Change-Id: I0574073b32e16af5ffde86d2287fed7da558ce25
Original commit hash: a266ac53fdd7421f7c7e61f6eb1091e9dbf9c9ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: e69552b79fb84bbd6deb37e29f0f45302fe19cd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:50 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jan 30 01:26:41 2021 -0800
Change-Id: Ib80f434eab9405cbd70ca8f41d88a3e384803c1e
Original commit hash: da69e882d6fd24e536599119f41dc40f2e4f66b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5bc5101720a365a38f71652dbf04c929c33e1291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:45 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0ad95020ffdd3a5624b30b72a7c0bfbc48ae7bcd)

Sat Jan 30 07:30:28 2021 +0000
Original commit date: Sat Jan 30 07:30:28 2021 +0000
Original commit hash: b47c35b28f6d622f262bce8ebade68124fc05fa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 575de86d45a4b34dc687d9bd005873f3fd5e61d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:42 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222658][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Below registers' fields are changed to por values.
                                                             por value
mc_common.sc_qos_0_0_0_mchbar.allow_cross_vc_blocking        0x1
mc_common.sc_qos_0_0_0_mchbar.vc0_counter_disable            0x0
mc_common.sc_qos_0_0_0_mchbar.isoch_time_window              0x384
mc_common.sc_qos2_0_0_0_mchbar.isoc_during_demote_window     0x0
mc_common.sc_qos2_0_0_0_mchbar.isoc_during_demote_period_x8  0x0

[Internal-only]

Hsd-es-id: 22012222658
Original commit date: Tue Oct 20 15:40:40 2020 +0800
Change-Id: Icf7da36d9a993807270cebee1249636db97835c9
Original commit hash: 375cea3094451431a43012dd623958e6b6863a5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 27c672565f99a59e74a4a8a95a3ad0ac6ce9ea47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit dd94588c9d3144a14b7f3622c3e160656227c155)

Sat Jan 30 06:59:24 2021 +0000
Original commit date: Sat Jan 30 06:59:24 2021 +0000
Original commit hash: 0ea9f285b264ec0ad29bfdb4bb8d41e134d12b76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d49ceb7f67b772808287a29dbc52a5c0b2d8b103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:32 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222671][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change the below register field to por value.
field	                                                      value in MRC	por value
mc_common.mcdecs_cbit_0_0_0_mchbar.dis_eflow_fwd_data_hack        0x0              0x1

[Internal-only]

Hsd-es-id: 22012222671
Original commit date: Thu Dec 10 19:33:19 2020 +0800
Change-Id: Ic5d610ae2e52bd08ada01c8853331127b1da52ad
Original commit hash: 18601478356c33f5e54dceddc3a3ecb97c9e9869

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 97ba8c4b6af88ab3c49f3fda92e55bb2e162a0ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:27 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 29ecab10cb9761f2cf8c22077a89130009bda052)

Sat Jan 30 06:32:51 2021 +0000
Original commit date: Sat Jan 30 06:32:51 2021 +0000
Original commit hash: 53b8a9098a4406ef70cef6b7676fd6453d9a4f66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e50d3d2482ae9d2b680613b35fd9b2b217cd5f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 4b07b6442e1e4ab7cdb95913e78d0f8822da5d22)

Sat Jan 30 06:16:18 2021 +0000
Original commit date: Sat Jan 30 06:16:18 2021 +0000
Original commit hash: 902314c331a193aa22e3df921e6924031d307bcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7f8eca941acd131a40814360aa66385f2bdb02c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:18 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222670][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

change PerBankRefresh's default value to 1
field	                                                      value in MRC	por value
mc_maintenance_ch_0.sc_pbr_0_0_0_mchbar.pbr_disable              0x0               0x1

[Internal-only]

Hsd-es-id: 22012222670
Original commit date: Thu Dec 10 19:18:41 2020 +0800
Change-Id: Id6c15c68a4a6352703386fb655a8ddc3997aa2d3
Original commit hash: a7b90363bd953c61d5657042a205082a77f9bc9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f1b3b4c7ede05b9b4fc2be806ccda5c6e0229a33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:14 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c162d59f0288b1acecddfd9278ea6fb731befcb1)

Sat Jan 30 05:57:06 2021 +0000
Original commit date: Sat Jan 30 05:57:06 2021 +0000
Original commit hash: 8874218637e6a9193b802ce73169d0c3733d2b13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48073ff188d76aa67805c1d85771e1c43e77f2a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:12 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222667][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change the below register field to por value.
field	                                                      value in MRC	por value
mc_scheduler_ch_0.sc_adaptive_pcit_0_0_0_mchbar.ph_weight      0x0                 0x3

[Internal-only]

Hsd-es-id: 22012222667
Original commit date: Thu Dec 10 13:31:17 2020 +0800
Change-Id: I82d28ad7ca648731510a6e39a96a023b91589374
Original commit hash: 2efeeb3ab0731f0ab163c461008c741a3e4125f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 6f3269baf30420f2888d18b28f7e239d84039c2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8022a4b05c2153be558a76b0b3d6d1767f02d858)

Sat Jan 30 05:38:25 2021 +0000
Original commit date: Sat Jan 30 05:38:25 2021 +0000
Original commit hash: e9cd067195cbfd958184f58e9e34922cbf82b4d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5731d190583a3666ab3627d345ae234fbb2b7fcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:05 2021 +0530 
-------------------------------------------------------------------------------- 
DGR:[ADL] Fixed DgrEnable value is 0 in External bios debug log

Fixed DgrEnable value is 0 in External bios debug log.

Hsd-es-id: 16012506988
Original commit date: Fri Jan 29 10:43:36 2021 +0530
Change-Id: I7f83b3de4c19a2fdcee3bf480cc58d32825178d0
Original commit hash: 059f7991c776f0019068601378b3200de30f01bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 31d5efe34d6ee5da36b837e2ed87e3ea36294945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:43:01 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222674][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change the below register field to por value.
field	                                                                value in MRC	por value
mc_maintenance_ch_0.sc_pbr_0_0_0_mchbar.pbr_idle_bank_condition_wr_dis       0x1           0x0

[Internal-only]

Hsd-es-id: 22012222674
Original commit date: Thu Dec 10 20:16:23 2020 +0800
Change-Id: I762b10bc2496c001486fd3b0153e5fa86ebc172a
Original commit hash: 5834b082021592267ea1345abb21a265b7c03e61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 6d3c2375b02fb9cb86a66553faed31040140d63f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:42:58 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 11e47cfe274df167b656af03649df968ddc16f05)

Sat Jan 30 04:45:30 2021 +0000
Original commit date: Sat Jan 30 04:45:30 2021 +0000
Original commit hash: 719ac5d379e7d1797253a4b73525b68c2256e926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fabc55512ad0437d5fde6beb52392532c33fa80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:42:54 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222668][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change the below register field to por value.
field	                                                      value in MRC	por value
mc_scheduler_ch_0.sc_pcit_0_0_0_mchbar.pcit_gt                   0x0              0x60

[Internal-only]

Hsd-es-id: 22012222668
Original commit date: Thu Dec 10 13:46:29 2020 +0800
Change-Id: I45c6500d4be5572126a91e57e40d36b39b5d51d8
Original commit hash: 03e5a29ddbc6d8852dd5898c8dba00dbeee20577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 267701ff5e66874ffaf63caba105e7c8e6975209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:42:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5477d5074d717e4bdb641c1192d379be7cedd63c)

Sat Jan 30 04:13:28 2021 +0000
Original commit date: Sat Jan 30 04:13:28 2021 +0000
Original commit hash: c1e897b7f669ffc89e03467cf14ee1d1b13de824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c79e62f28234eecdeb147669237a98fbb198bce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:42:48 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222657][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Below registers' fields are changed to por values.
                                                                          por value
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_0.unloaded_different_rank 0x6
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_0.loaded_different_rank   0x16
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_0.unloaded_same_rank      0x2
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_0.loaded_same_rank        0x10
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_1.unloaded_different_rank 0x4
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_1.loaded_different_rank   0x10
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_1.unloaded_same_rank      0x2
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_1.loaded_same_rank        0x8
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_2.unloaded_different_rank 0x2
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_2.loaded_different_rank   0xc
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_2.unloaded_same_rank      0x2
mc_scheduler_ch_0.sc_ph_throttling_0_0_0_mchbar_2.loaded_same_rank        0x4

[Internal-only]

Hsd-es-id: 22012222657
Original commit date: Tue Oct 20 15:40:40 2020 +0800
Change-Id: I18201d41449945773efd533babe8ee3793810bf0
Original commit hash: 2acd326441355f02d72d9553c99f27811536cdc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: adc99905f3ce6f7b935eb675f451ddc9ac001a0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:42:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5ad73c99610c37fa850e221bfa4e4d6f6cfca22d)

Sat Jan 30 03:55:56 2021 +0000
Original commit date: Sat Jan 30 03:55:56 2021 +0000
Original commit hash: dc2238219c82978852d891326ebc64ec49314015

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b492b4b96a0058a377cdb3d4cfe1fdde98e7b6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:42:42 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012131001][ADL-P | DDR4 DDR5 LP5] Enable Ibecc feature

[Issue/Feature Description]
 Ibecc is In-Band ECC. A feature which checks for ECC on every memory transaction
 in an ECC protected region.

BIOS Option
  Intel Advanced
    Memory Configuration
      Ibecc
        Enable / Disable

Note:
1. Ibecc only enable when Dimm, Channel, and Controller is symmetric
2. MrcIbecc task moved to after MrcRestoreTrainingValues task as MC0_MAD_DIMM_CH0_REG is
only restored in MrcRestoreTrainingValues. Symmetric checking depends on this register.
3. Allow TME and IBECC can be enabled together in bios setup option

[Impacted Platform]
All ADL

Hsd-es-id: 22012131001
Original commit date: Fri Sep 25 16:51:24 2020 +0800
Change-Id: I173b242e750eee4ccac15fde9e69d2dde32df07f
Original commit hash: e48457ddc83bd03d7a346ad6ba45dda4dd0da116

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: fb55b5fa022f13020c3bbe8285f500d7aeb8c671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:42:34 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2055_00

Hsd-es-id: N/A
Original commit date: Fri Jan 29 17:50:25 2021 -0800
Change-Id: Ibf28ef8715709e3f9897da774a4be9a8e65782a5
Original commit hash: 8d702bd87133844c907dd4e12c5b0479dc242ed7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a5701a99f41030e8a8f4896bb2e31aa13515dd66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:42:17 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieSip: Fix broken L1 substates configuration

Correcting code error which is breaks initialization of the L1 substates
capabilities during capability list init.

Hsd-es-id: 1508791965
Original commit date: Fri Jan 29 11:12:02 2021 +0100
Change-Id: I83b0d2d3b97249cdfd3c1319d612a61b378f6920
Original commit hash: eb78d77e0eda7fd6f97c491847a2f28657d89a5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 9b836bd2efe6fdd430fd8b3a9c7a81989e6936ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:41:48 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/IBL: Inappriopriate dependencies removal (from SiPkg.dec) for IBL BIOS

Some of dependencies should not be used for IBL BIOS and have been removed:

IpBlock/Vmd/AcpiTables
IpBlock/Tbt/AcpiTables
IpBlock/Tcss/AcpiTables
IpBlock/CpuPcieRp/Include
Include/ConfigBlock/Memory/Ver2
Include/ConfigBlock/Graphics/Gen12
Include/ConfigBlock/Psmi/Ver1
Include/ConfigBlock/HostBridge/Ver1
Fru/SprCpu/IncludePrivate
Fru/SprCpu/Include

Hsd-es-id: 18014680092
Original commit date: Thu Jan 21 12:36:40 2021 +0100
Change-Id: I3bddf4d0c6eff80de71cab784d1feb6cf62860bd
Original commit hash: c3eec68a7eea6bc85aa91e3481c27328620ca646

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c

================================================================================ 
Commit: 1acf6c71eeee044e223cc17bdca5363d4b527eb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:41:40 2021 +0530 
-------------------------------------------------------------------------------- 
Change GmAdr to LMemBar for MTL
-Changed GmAdr64 to LMemBar for MTL.
-Moved PeiMemMapPrintLib to Fru layer.

Hsd-es-id: 16012542706
Original commit date: Thu Jan 28 17:49:15 2021 +0530
Change-Id: I0556262fc3b55ca35a66123155f731bc0f1739d3
Original commit hash: 3e3f50081ac1811d8f6e47e30b4f5083508c515a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf

================================================================================ 
Commit: 943018c169ebf25f54fa4bdb67cf2778588fbf52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:41:24 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Revert "[ADL-N] (1-channel memory) Enable only channel-0 from memory controller 0."""

This reverts commit 0bc2c6198dc95a6bdd1560ed58aebd0da7c4a692.

Hsd-es-id: NA
Original commit date: Fri Jan 29 12:18:54 2021 +0530
Change-Id: Iebf4b0c95d41199621aa4aaecf09298d223bb9d8
Original commit hash: 1ba81f0e29f0e017811c6a2bda1f1ba7854889da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 3ff6e2685cecf08ffb3636d13554daa4a0eb625f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:41:21 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add CPU and SoC BCLK configuration

Added new config block which allows to configure the state of the SoC
and CPU BCLK through BIOS setup. If BCLK configuration is supported on a
given system BIOS will compare the BCLK policy with the settings in PMC
HW and update them if mismatch is detected. After update BIOS schedules
reset to allow PMC to reconfigure the system.

Hsd-es-id: 14011940000
Original commit date: Fri Jan 15 15:44:14 2021 +0100
Change-Id: Id028730ee00fcddd2f862f31a7e6ad25c0c5d00f
Original commit hash: 9dafc74b63d5d69034be738833e7a43da3499d3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPolicyCommonLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.inf

================================================================================ 
Commit: 11c34cadd829e2d78b28f85fd2e6687808069c33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:41:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 29 01:27:06 2021 -0800
Change-Id: I1398c44873c6704dff4060c405044e7c6817903e
Original commit hash: 47a220370e974e626352089d8121bd03cc743b4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c43120d7d79ae7267b7c7fd7ca9bb8bbe22cda5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:41:13 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] Blank screen observed on TBT setup page in ADL-S AEP
  - Fixed by adding the setupoptions in patch table for AEP which
    was missed during the time when added for RVP.

Hsd-es-id: 16012542205
Original commit date: Thu Jan 28 15:26:10 2021 +0530
Change-Id: Ic897d400563a6ab175fe7d5dd3eccd5109af513c
Original commit hash: 4b90c24b00499aaa01b849c7647e44869794a09f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 9fd632b9eb9afd32232233e2eb25803b3145a50f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:41:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2f91c8faf171ed3bcadb5d70cd380d5c969b1d27)

Fri Jan 29 07:45:57 2021 +0000
Original commit date: Fri Jan 29 07:45:57 2021 +0000
Original commit hash: 8061afbb06aceca292195bac80e01aa510a29389

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f81b19b02c71b115ac09969ed545b16be16c443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:41:03 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012129390][ADL-S ] Added support for RxOdt Static leg in global compensation logic

Description:
 Add Support in UpdateCompGlobalOffset() for RxOdt with Static Leg Enable/Disable according to results

Additional changes:
 - Update RcompTargetSDdr4 values: increase CmdRon from 40 to 35 Ohm
 - New GetSet items:
  GsmIocDataOdtStaticEn     DATA0CH0_CR_DQTXCTL0.dqtx_cmn_txodtstatlegendq
  GsmIocStrobeOdtStaticEn   DATA0CH0_CR_DQSTXRXCTL.dqstx_cmn_txodtstatlegendqs

Hsd-es-id: 22012129390
Original commit date: Mon Oct 12 16:57:43 2020 +0300
Change-Id: I163359150640285d0bc321e95c77b9c183ad453a
Original commit hash: f1c17999705d67f6340dd8450efc324c3611f543

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 60abb8cf6b557dc8994160d4c57835e2bc58281f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL M] Updated FRU API to return SA VR when detected.

 - Display the CpuSetup options for SA VR
 - Added the logic to return MaxVrNum in case of ADLM SKU

Hsd-es-id: 16011818206
Original commit date: Thu Jan 28 19:36:30 2021 +0530
Change-Id: I6ba755377595a82efc941673662754a7a349366b
Original commit hash: 4e71233acd7955ca8fb382e65fb187e5f89e243d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: b69a44387045223b39fb53cee551d541df0c349a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][OC]Per core ratio settings for atom cores results in Bios hang.

Added per atom cluster settings as part of CPU Init Data Hob and
Added CpuConfigData fields directly to CpuInitDataHob.

Hsd-es-id: 22012214146
Original commit date: Tue Jan 26 09:06:16 2021 -0800
Change-Id: I7efcf2875e63f7592eeaaed08df4afdbc24651c1
Original commit hash: 8d6fc0bc355760fdf865e25b2e9d172ebff3b264

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 04cbf70577d568d3b5a466892d0db662d19bdf28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLM PO] Change DID of ADLM 282 to 0x4602

 - Updated the CPU DID of ADL M 282 9W from 0x461A to 0x4602

Hsd-es-id: 16012548200
Original commit date: Wed Jan 27 17:09:14 2021 +0530
Change-Id: I3b257c3a04fb0f49549fd8778c4b229e994133e2
Original commit hash: 66608ab437df86d407222036fd9939ae96570673

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 1fdcb6621470bd1d699f3b70d28223ec4e725a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PeiTelemetryPolicyLib.h ifdef copy/paste error

Using the same definitions in the front of 2 header files.
Change one of TELEMETRY_PEI_PRIVATE_LIB_H_ to TELEMETRY_PEI_POLICY_LIB_H_.

Hsd-es-id: 14013450814
Original commit date: Thu Jan 28 17:17:49 2021 +0800
Change-Id: Ia51cb210f632468320bd96d8154758d38559bd10
Original commit hash: 3d6e7a861fec4924261658c8842146415e552dc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/PeiTelemetryPolicyLib.h

================================================================================ 
Commit: 2240aa9e9401b97617e612c45d7587dd3a373579 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:39 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Enable SPI over USB device

Add Virtual SPI device Entry to access the SPI in the USB chip.

Hsd-es-id: 16011784250
Original commit date: Tue Dec 22 09:21:35 2020 +0530
Change-Id: Ifbf70af7d7dfc71a083840b0eb23865555928413
Original commit hash: c698e331af4095e757b2425adee77be2af5e3b75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 3335e05a4e258ca7ba6b4b6df6a00f585b4196ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Change BIOS SETUP default value of PEP SATA to D3

If the PCH SATA controller is not present, constraint will be
disabled regardless of the state of the PEP SATA option in BIOS SETUP

Hsd-es-id: 22012239129
Original commit date: Thu Jan 28 11:00:56 2021 +0800
Change-Id: Iea16eb173aca7724a7bab33ec8f6fb9f8a5b8abd
Original commit hash: e614fb9099cbe940b55aac71f9b41ff9c538d88a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 66272254357b24bacb64a40d935b92e50b86b283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:33 2021 +0530 
-------------------------------------------------------------------------------- 
Program TraceHub memory to IMR

1. Program TraceHub memory base/size to IMR and add NPK_SAI to RAC/WAC
2. Program MSU to RS3

Hsd-es-id: 22012130023
Original commit date: Wed Jan 27 17:04:21 2021 +0800
Change-Id: Ibee37bac6f3c017cfb07c3efaa3521db24942091
Original commit hash: 5bf4513993234944bd688e0e834893ea357311f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c

================================================================================ 
Commit: f0774535d15bebd9186bfcaeba6d0e35f09b1fe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:28 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S] Align the mailbox command definition to structure format

At present mailbox command definition has #defines and structure format. This should be aligned to one format for readability and easy accessibility.
This includes OC mailbox and VR mailbox commands.

Hsd-es-id: 22012125396
Original commit date: Wed Jan 27 15:02:48 2021 +0800
Change-Id: Ia5caf7eb2171054dfae055a3fb7121d331b7f494
Original commit hash: 476cd44a10b577b32cc9b422442cef8a637c0600

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 87be4bc8bb428115fa37f4536294f7256d430d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:13 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-P] Add support of build RaptorLake-P.

1. Use 'prep rplp' for RPL-P.
2. Add FSP build target RaptorLakeP for RPL-P.
3. Build FSP binary for RPL-P in Linux using GCC:
   Intel/ClientOneSiliconPkg/Fsp/BuildFsp.sh AlderLake RaptorLakeP GCC -d32
4. Add RPLP:Restricted for RPL-P specific code.
5. Add gSiPkgTokenSpaceGuid.PcdRplpSupport for RPL-P specific code.
6. Update Image ID to RPLFSP for RPL BIOS.

Hsd-es-id: N/A
Original commit date: Wed Jan 20 11:05:44 2021 +0800
Change-Id: I7b5ecdedca1a1ddfed5e6d243c2da807252e0e7b
Original commit hash: 3c7829fe00e48ca04ce8f168763f4df239b1a93c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: 978772305fedb6cb07304bd4c7227f3f2bf1d8cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2054_00

Hsd-es-id: N/A
Original commit date: Thu Jan 28 17:49:30 2021 -0800
Change-Id: I9e0aa70f6e10bd01d127766cfc763e32fe361fc4
Original commit hash: b33d87333d44a92817d1fb2ee9bb9bf518c7f6f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d28cb0277cbe59ba6815c895f6b079db42867cfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:07 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] VMD Update Storage Device Discovery as per the PCIe Root Ports topology

Corrected PCD check

Hsd-es-id: 14013484540
Original commit date: Thu Jan 28 15:53:13 2021 -0800
Change-Id: I3b734c67a697349b2680fa87b5efa65959ed22e5
Original commit hash: 168f292302865f116137b2373006d0f1f8f1584e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c

================================================================================ 
Commit: 833bb3b29691890d56d1d1eb0c2eeb91ebc70d2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:40:00 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 909c3edc6c8fe92f8aaebbca8d6ef70ba8bd9e7a)

Fri Jan 29 00:10:41 2021 +0000
Original commit date: Fri Jan 29 00:10:41 2021 +0000
Original commit hash: 64aa1488751c952aaeb0cc19dda565b15df10098

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98d10b7abdc95f314a0a33f5b31e3694d9feeef8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:39:53 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012132402][ADL-S | DDR5] Read Amplifier Power

Description:
 Enable Read Amplifier Power step on DDR5

Additional Changes:
 Update call table order in StartMemoryConfiguration - move WRTC2D / RDTC2D PrePwr before LCT/CMDVC.
 Update MrcTrainedStateTrace - include RdV.
 Update PerBit1DCentering - optionally use per-bit margins from MPR and enable/disable prints.

Hsd-es-id: 22012132402
Original commit date: Tue Oct 13 19:54:19 2020 +0300
Change-Id: Ib801e8c8c1c8f0a0498873290c5a79fb21a4acd2
Original commit hash: 8375a2def55e291f21d52dc6f6c54a472145709f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7cddf42924125c121a34ab1426b535b7b3ab4300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:39:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Code clean up

Removing the remnant code related to EDKII build part5 - revised

Hsd-es-id: 1508444151
Original commit date: Tue Jan 19 13:38:36 2021 -0800
Change-Id: Idd0ccf985bcb8d37f3a84ceee1ccb0a0ceaf514e
Original commit hash: df3f4485913c81b9777616f008b8d4788651ae92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 27525a437584f8ba455b1d892e0a446573e3ed47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:39:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] VMD Update Storage Device Discovery as per the PCIe Root Ports topology

1. Moved storage device discovery and mapping under VMD part of the code from IPBlock to Fru
2. Updated storage device discovery as per the PCIe root ports topology

Hsd-es-id: 14013484540
Original commit date: Tue Jan 5 15:16:59 2021 -0800
Change-Id: Ia770ec2629e121b860d3ffe2f5cf3b09139b1097
Original commit hash: 80a2503ab704e3bd1cd505cb1d91ebf9ce373191

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/PeiVmdInitFruLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf

================================================================================ 
Commit: e939e681e71e15e59deb462c28f2e5b2ffd7ce8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:39:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][B0][PCIe] DMI link continues to train in Gen1 after few WR cycles.

Hsd-es-id: 16012532057
Original commit date: Thu Jan 21 10:26:10 2021 +0530
Change-Id: I4225f0044285a0bd25a67e2b21577ad1d30601ae
Original commit hash: 99c1fcca4312e88ac9604a91a26dc815d7829650

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: c525ad8d0e4bac2621da29c2c138ed2f3cb96bd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:39:09 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[ADL-N] (1-channel memory) Enable only channel-0 from memory controller 0.""

This reverts commit 4157f3c51ec9f6e9eacb3213846307f54c958653 and Enable only channel-0 from memory controller 0 only for ADLN.

Hsd-es-id: 22012118926
Original commit date: Thu Jan 28 12:00:51 2021 +0530
Change-Id: Ic945b9f09ed72b14ed79bec5d3568348ff03bcf2
Original commit hash: 361a1a66909de5b5824a510ae27133913be69f69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 47567e945dcba2d260ebb53126fa843a8932ec05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:39:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] "FspPcdListLibNull.inf" have lost PCD may cause system hang.

  Make sure "FspPcdListLibNull.inf" is correct and useful.

Hsd-es-id: 1508755850
Original commit date: Thu Jan 28 15:08:08 2021 +0800
Change-Id: Id8d776530484620caad6ddb9da4316fca3dad3c8
Original commit hash: 142fc212427e6d12225f3121cdb384831b694dbc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/Library/FspPcdListLib/FspPcdListLibNull.inf
AlderLakeFspPkg/FspPkgPcdShare.dsc

================================================================================ 
Commit: 7cc2d9df835233ab7a72739e8fe5edafda583d78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:39:02 2021 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix Non-ASCII characters and incorrect file format

Check all Features/XXXPkg files have correct EOL and Non-ASCII characters
Check all ClientOneSiliconPkg files have correct EOL

Hsd-es-id: 1508794564
Original commit date: Thu Jan 28 09:33:50 2021 +0800
Change-Id: I674b5ca447f034248f64123955ba4ce0b6387c0a
Original commit hash: 3d8e4864e24a876c4f5d8ec68068733bb617699d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/BluetoothAttribute.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigConnect.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigScan.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/a4wp_srv.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/app_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/atp_production_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_locator.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_reporter.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/gap_gatt_srv.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hci2ile_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hci2ile_internal.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hogp_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hrp_collector.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/l2cap_coc_test_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/profile_adapt.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/smp_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/test_embedded_stack.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uefi_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uhid_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/a4wp_srv.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/atp_production_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_locator.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_reporter.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/gap_gatt_srv.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hogp_host.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hrp_collector.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/l2cap_coc_test_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/main.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/profile_adapt.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/pxp_monitor.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/smp_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uhid_host.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/att.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gap.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gatt.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/hci_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/l2cap.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/smp.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/att.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_client.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_common.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_server.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hcicmds.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/config_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/device_struct.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/error_code.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/int_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/device_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/profile_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/service_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/smp_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/device_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/profile_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/service_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/smp_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/storage/inc/storage.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/storage/src/storage.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/bt_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/log.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/utils.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/device_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_byte_wise.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_pool_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c

================================================================================ 
Commit: ff3dc2a2c10a59e85f33cfd281b84736d1d4b3b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:38:48 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jan 28 01:27:25 2021 -0800
Change-Id: Id33a9000c7d178548c3ffb7d708615a3ff56e906
Original commit hash: 56056b2db21c20a33ea55d9c2778b113998306f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 30a204dbab2ebc257b12538d2d22241e67394e9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:38:45 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/NvmeHealthDxe: Bug fix for SCT test

Fixed one SCT test error caused by NvmeHealth Driver.

Hsd-es-id: 22012125323
Original commit date: Wed Jan 27 09:35:41 2021 +0800
Change-Id: Ifffa048395ee8de7869bccccaee70a9d44f46218
Original commit hash: bae0e5aedf76fabc1f082c2f7bf5d16af6f349c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c

================================================================================ 
Commit: 875bd74a6b477b9a370c84e08a08e2eea9d1b119 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:38:29 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 53e8547605a441b2b686904a8835b02010e5cf89)

Thu Jan 28 07:08:55 2021 +0000
Original commit date: Thu Jan 28 07:08:55 2021 +0000
Original commit hash: d3f7da99bdd4edf6610d5fb83555f4cbd862ed32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76c3307e2a0a1c2a7073369908d4a81d22d0209c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:38:26 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012132354][ADL-S | DDR4] Read Equalization Training

Description:
Enable Read Equalization Training for DDR4

Hsd-es-id: 22012132354
Original commit date: Tue Oct 20 12:38:25 2020 +0300
Change-Id: Ic3df1ff772e198b6e3a588d7f61d2c1389ccb80a
Original commit hash: 641c8150d5214240946f9ce2784c067de4be3c9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 8608b3439a3ce9ac21916ec50efe833b08f98ff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:38:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix build failure due to missing PCD

Fix build failure due to missing PCD

Hsd-es-id: N/A
Original commit date: Thu Jan 28 09:58:27 2021 +0800
Change-Id: I6e16c38fe6f41e76f310c6a18deaff95c4d8bd05
Original commit hash: 561be8602e20ce93eba0b4a9a8144c94a9743a5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0f6cdb7e4b843a0298081a1849bc21491bfdf5d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:38:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2053_00

Hsd-es-id: N/A
Original commit date: Wed Jan 27 17:52:48 2021 -0800
Change-Id: I0f80db32f44604ff5e10987b56931767fa36e04b
Original commit hash: 16cc589f09a0c846fa8d9cbdab19ed3bc6ecafc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a63f817a5a4b24861422cf60045073e277e94e4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:59 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Tools: Size Analysis Script Support - integration Part 1/2

Hsd-es-id: 14013090872
Original commit date: Thu Nov 19 14:03:04 2020 -0800
Change-Id: I6c765ba10bcf9eaba3676e602402d04ba18d4ccc
Original commit hash: f65634f7c4f7979133dae79ec69ea28e09cec4b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: acc0a2caebc4f10b261b576d659adb007cc2a827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:38 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-N] (1-channel memory) Enable only channel-0 from memory controller 0."

Reverting this commit due to the below issues observed on ADLP.
- BSOD seen on booting to LP4 board.
- 1 Channel Memory change impacted ADLP also, which was unexpected.
Only Channel-0 was enabled for ADLP.

This reverts commit 6bd61223624a658b65321e1b9c8ddb34a365ee5c.

Hsd-es-id: 1508784008
Original commit date: Wed Jan 27 09:10:09 2021 -0700
Change-Id: Iea401cb1f4730f3b4cbd0c49cb8ad2f8452a706c
Original commit hash: 59b2673e17cca375349edee6fdeb668bfd569037

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 02fe164f0577ac8525eae7f975eb3ba6a35003ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:32 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Possible Infinite loop logic in ASL code for ModPhy

Use timeout to avoid possible BSOD

Hsd-es-id: 14013452267
Original commit date: Wed Jan 13 15:55:49 2021 -0800
Change-Id: Ib9028a8dd210ea816d65facdec520bc1a2e38eab
Original commit hash: dee6c07b9ee126101f8360f07c0a51b0984ead8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl

================================================================================ 
Commit: 1afe96a2912571083dc1178faf66e9f16a790f9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][PO][DG2-FRD] DG2 not enumerating with ADL-S

Hsd-es-id: 16012500252
Original commit date: Tue Jan 19 23:36:53 2021 +0530
Change-Id: I2927dbda2fba059315a850f988eeaae96ebffcff
Original commit hash: 7f2114e5dd2ccde5c0bb82376485e2cef133a699

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: ed710d731daef2a382bc8775047e31c2c470792b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:17 2021 +0530 
-------------------------------------------------------------------------------- 
Microcode patch 0x0000000F update for ADL P J0/J1

Based on PcdAdlLpSupport, enabled:
0x0C ucode for ADL-S and 0x0F ucode for ADL-P.

Hsd-es-id: N/A
Original commit date: Wed Jan 27 14:29:43 2021 +0530
Change-Id: Ic7b6c5246a12bfb4d954763eabdb5305ed6c25b9
Original commit hash: 832d167a809072d771af86541e335c7f5a88ef97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9a8667489d1a3a9703b3ec53e91f05ef04c966c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Fix small core processor information display issue

Hsd-es-id: N/A
Original commit date: Mon Jan 25 13:16:13 2021 +0530
Change-Id: I7f7c0cc65168ed9ca4b16ff651ec39e8b1cb5d63
Original commit hash: 5e28132603b3ebacf973924cc26d462d15f6c3e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: a9a0dc5820b57a20822cec2a3871686e6bb4255e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 24cacb48247500d57f990d7f280c51a4f96de99c)

Wed Jan 27 11:28:33 2021 +0000
Original commit date: Wed Jan 27 11:28:33 2021 +0000
Original commit hash: 2c5eab3fb62a4bbfaabd41b387f9e6c389428d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5f5676713b29bc66b8010a5df12b2867a4acab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:07 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] IshInfoLib Ver6 implementation

Hsd-es-id: 22012132188
Original commit date: Wed Jan 27 10:53:55 2021 +0100
Change-Id: I2e8e0aa547f326b7abc2127f9c2b2ce8096dac05
Original commit hash: ba0e3e6d45045b105c01f76aa171252af83ae35c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer6.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer6.inf

================================================================================ 
Commit: 04ed649df8ca0567e1626487611a1c19fb2f45f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:37:02 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP]:There was ACPI BUG(20201113/psargs-330) when S4 sleep tests

Added/Changed some of the syntax to mitigate ACPI bug on Linux OS.

Hsd-es-id: 22012124042
Original commit date: Wed Jan 27 08:20:17 2021 +0530
Change-Id: I7f20eaf6be2060bfa820372144b7ab0facb408a6
Original commit hash: 477765cdfc3276fd87e1ac8814c0d4c08fc25093

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl

================================================================================ 
Commit: 5fbe2f864f9818011723ee923df27df1c3aa67c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] Changing values of SkuId's

Changing values of SkuId's for ADL-M Rvp's

Hsd-es-id: 16012518509
Original commit date: Wed Jan 27 13:15:17 2021 +0530
Change-Id: I8588a8a2a83e080e74d6676cc2b45abc265c8c6f
Original commit hash: 49bead0bb7d588c13d3f1eb991af6a8ab04b217f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 9ee7e8207bce98ddae91d8a82ce8b63c5a3ad6f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:54 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] xHCI programming updates

Updated xHCI programming that contains following changes:
  * disabled reset prep override
  * programming cleanup due to defaults updates

Hsd-es-id: 18014541196
Original commit date: Mon Jan 11 15:11:22 2021 +0100
Change-Id: I0547cbd16158994149463e4b7321763ccebc8569
Original commit hash: 17c45047e7545ad2d3c41adeb0c9844567082813

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 7d189319881b25b4d27bfd5f01134a86337274fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:52 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] IEH interface and programming changes

Updated IEH init library main entrypoint function to accept IEH handle
which holds basic information about IEH controller.
Updated IEH programming for MTL project.

Hsd-es-id: 18013797210
Original commit date: Wed Jan 13 15:44:30 2021 +0100
Change-Id: Ib07c1bbb359ed7b40dc5995ba54582496d9f7b4e
Original commit hash: c818dd8ef34b4af506a4cd18560b3f6fbe5a89ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchIeh.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Ieh/IehConfig.h
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/IehHandle.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiIehInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h

================================================================================ 
Commit: 47fef0de52efc4ea181c6081ef1f05cd1523599c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][AEP] - DG02 128 BIOS support - Rtd3 ,Powermeter and Gpio changes

Changes Made:
1) Platform mapping sheet revision updates
2) I2C touch IO selection GPIO set to Low
3) Added Board to Power Meter asl
4) Ported seperate Rtd3 file for 128 AEP from Rvp - removed unused code

Hsd-es-id: 16012162215
Original commit date: Thu Jan 21 00:35:51 2021 +0530
Change-Id: If68c78a8949d965807bcaf73dc8b2499c220d5e9
Original commit hash: 99869b2546d038e04f8cf053bbb00daccd398480

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpDg128Rtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: 2bcd6d0bc19b5f9960238de442912863c87f8a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:41 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jan 27 01:30:41 2021 -0800
Change-Id: I896b7e05fda1bcdcd649a1f3cad58d243b7ee1c2
Original commit hash: eea1d7d44fd58b37275677e3db0001c845f0cedc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1f3798ff2b7ac7871d9ba5cd1425253c1d862c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:37 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P/M]VMD setting need to be enabled by default in BIOS setup page

Enabled VMD controller and Global mapping by default for ADL-P

Hsd-es-id: 22011967415
Original commit date: Tue Jan 19 16:07:03 2021 -0800
Change-Id: Icc5e923a49597eeccf75530e63afdee387cf1835
Original commit hash: 53dbd850ebc37e53ebfdf71e7a74c3691c4f680d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: aea8b1acd908cd1faa5996b69091141f0e9595fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] [ES1] BIOS ACPI_CPC nominal performance enumerated as 0

 - Enable _CPC nominal  performance and _CPC nominal frequency
   in performance scale for ADL S A0 Stepping only

Hsd-es-id: 16012511214
Original commit date: Fri Jan 22 19:21:09 2021 +0530
Change-Id: I5da8b3770c116fcb4c2cb195d6c618af1944d47b
Original commit hash: f2a6e7185dcce9faeb42313343a44ac6a1bffb4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 0188759fa648cd5902ec8dd74b8e40ab5608dd88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:31 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Moved THC Device/Function/PciConfig handling to common BDF Lib

- Created new APIs for THC within PchPciBdfLib

Hsd-es-id: N/A
Original commit date: Tue Jan 26 14:34:59 2021 -0800
Change-Id: Icf304f9e4d61a98db96439c919c4e9816429d874
Original commit hash: d8fce7213d0bcccc4a3a8ee38050a6ea5655385a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Include/Library/ThcLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegsVer1.h
ClientOneSiliconPkg/IpBlock/Thc/Library/PeiDxeSmmThcLib/PeiDxeSmmThcLib.inf
ClientOneSiliconPkg/IpBlock/Thc/Library/PeiDxeSmmThcLib/ThcLib.c
ClientOneSiliconPkg/IpBlock/Thc/Library/PeiDxeSmmThcLib/ThcLibVer1.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c

================================================================================ 
Commit: b85eba6b2432dc596280d24916c292e607f77b0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:28 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Removed the macro SMBIOS_CORRECT_TYPO

Hsd-es-id: N/A
Original commit date: Tue Jan 19 13:14:20 2021 +0530
Change-Id: I52f209714ded0e8db0a5c53d96f4169cb999dcfc
Original commit hash: 06873e37ddfd918165665978dd7cb1233210ffb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 0e5ee050231388cc326a04ac46880aeb477f83e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 09bbd2dbd7fef70839241675d57bed23c0876a6e)

Wed Jan 27 05:59:27 2021 +0000
Original commit date: Wed Jan 27 05:59:27 2021 +0000
Original commit hash: 7e850d3d8b0e390a0d1a66564da86e1926f25744

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d9176f76e3dd5648fc6e7020c01363cbe16e10e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:16 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][16012518533][ADL-P ADL-M | LP5]  Early Command Training fails with LP5 2R DRAMs at 2200 G2

Issue: Early command training fails with LP5 2R DRAMs. One of the bit from Data Train Feedback register is always struck at 1 causing mismatch between CA pattern sent vs received.

Fix: Init/Restore below register bits before/after training command bus during ECT.
     DATAxCHy_CR_DATATRAINFEEDBACK_REG.ddrdqdrvenovrdmodeen = 1'b1
     DATAxCHy_CR_DATATRAINFEEDBACK_REG.ddrdqdrvenovrddata = 8'h80
Other changes:
 - Program MCx_CHy_CR_SC_GS_CFG_REG.WCkDiffLowInIdle shadow copy whenever MCMISCS_DDRWCKCONTROL_REG.WCkDiffLowInIdle is programmed.
 - Move CccPiDivider programming prior to rank loop in MrcJedecWCKTraining WckPi sweep.

[
Hsd-es-id: 16012518533
Original commit date: Tue Jan 19 17:29:43 2021 +0530
Change-Id: I234b5d8648be527d7a661794709c323e5111fd9f
Original commit hash: 6756bde4503a1f7c467beabc06745b0958f97022

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 62e57fa472ec0c1bf6c26ad0c6a063231fa3d64c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:36:01 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Unused Integrated TCSS SOC ports support USB3.2 Gen2 x1 over Type-A connector

Add new function for TCSS USB typeC port convert to typeA.

Hsd-es-id: 16011430574
Original commit date: Wed Jan 13 14:34:42 2021 +0800
Change-Id: I77da2247cc032d7e0470644f7e8483b08a0c9ce3
Original commit hash: a18d8bbc36b294be2788e856c666ed9ac4ddf5ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssPmcLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLibNull/TcssPmcLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: 39ec5115fcfd4b88a9a71e5e0bb1611ad764758c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:35:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2052_00

Hsd-es-id: N/A
Original commit date: Tue Jan 26 17:50:05 2021 -0800
Change-Id: Id4bf7dbcaf12b58fea416a4671480edad709387f
Original commit hash: 9a0f738e2260070d7321bdafb70033df927430a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d78ef6064c5fa65209dc00a29a31cabcfe53ca29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:35:32 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Configure R_PMC_PWRM_CPPMFALIGNCTL according to BWG

Hsd-es-id: 22012116697
Original commit date: Tue Jan 19 19:05:31 2021 +0100
Change-Id: Ie305b01a67a6732c0783d00949628483f62de72f
Original commit hash: d1b7ceeee6240888cdd08ac68fe927d7a4baa737

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 4b0c0e511e5b57f0cb2ba0f68ee5dfd58728f1c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:35:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 22e60fa509d9e6ba90be5d93f9a26566f90e5922)

Tue Jan 26 10:00:08 2021 +0000
Original commit date: Tue Jan 26 10:00:08 2021 +0000
Original commit hash: 7069e4bf47f1a2e71d31da4ff3bf049af40957bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4daac5500d8fac993087fb703fcd186d3d503b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:35:15 2021 +0530 
-------------------------------------------------------------------------------- 
Move TraceHub memory allocation above 4G

1. Use TraceHubDataHob to store TraceHub required memory size and base, expend them to UINT64
2. TraceHubMemSize is set by TraceHubDataHobInit () (PeiTraceHub.c), stored into TraceHubDataHob.
3. TraceHubMemBase is set by InstallEfiMemory () (MemoryInit.c), stored in TraceHubDataHob.
4. TraceHub memory configuration is done at TraceHubEndOfPei (), consumes TraceHubDataHob to set UC, and fill base/size into MSC registers.
5. Consolidate Policy overrides and SCRPD024 check at - PeiSiPolicyOverrideLibPreMem
cleanup:
6. Removed SiConfig->TraceHubMemBase.
7. Remove saving TraceHubMemBase to variable for S3 because TraceHubMemBase will be reserved the same. (deltete Platform/SaveTraceHubConfig)
8. Change TraceHub memory size default to 0, and overriden to 8MB when PDC enabled. Remove DCI DbC mode dependency on PDC. Minor debug string change.

Verified on ADP, trace to memory is working when moving to 4G memory. MSC setting remain for S3 path.

Hsd-es-id: 1508760797
Original commit date: Wed Jan 20 11:41:35 2021 +0800
Change-Id: Ib2b6c255c2359c60c6e8eda3dc88c799cf36849e
Original commit hash: b89533324264db4d6d20aa6903020668d74c6350

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.c
AlderLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.h
AlderLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/DebugSetup.c
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Telemetry/LibraryPrivate/PeiDxeTelemetryFruLib/PeiDxeTelemetryFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/Library/SiPolicyLib.h
ClientOneSiliconPkg/Include/TraceHubDataHob.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLib/DxeTraceHubInit.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/SiPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 7a3ae17b498eda34c9c7ecb1142af97b79aa0881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:35:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All -part2

BIOS for ADL OC CRB defaults with consent for debug.

Hsd-es-id: 14013086366
Original commit date: Tue Jan 26 10:36:05 2021 +0800
Change-Id: I879227bd5d73bc4de65260af8127b4c82d166f04
Original commit hash: adbd313c518844aabd47844f4e4bddb9b8af6a0e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 5121641dd753621c59f3bafffbe246d47121e9a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:35:06 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jan 26 01:26:15 2021 -0800
Change-Id: I96a23b40714e84c04be5d103b840097c98c8ca20
Original commit hash: 2ec5fd92aeb73756b94fd16247a41efc76cb2712

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 50b630ff15f87afe5e2e150511651fc5a2b3b4e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:35:01 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011192975][DDR4] Adding PPR enable in memory settings

Added soft and hard PPR enable ability to memory settings.

Hsd-es-id: 14011192975
Original commit date: Fri Jan 15 19:32:49 2021 -0800
Change-Id: I6913f78f854ab4dbfa1e7ff2d756a33a54311e9c
Original commit hash: a2bc062c63ab8cdacd25bdc459b7ecb6fb16cf95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 625f8a7cbfc02d102df012d77252eab95a28d79c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:34:58 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Added several fixes for PCH IOE

Hsd-es-id: 18014737409
Original commit date: Mon Jan 25 13:51:35 2021 +0100
Change-Id: I6bda8b99d7c0b81612172eae7158b76a1ab3976b
Original commit hash: 91f7923c6760153cbe3d3dc70ace670541f06636

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: 4bf8af431f40f190cfee1d8781805d37a85b5f70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:34:55 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fixed MMIO for USB on IOE

Hsd-es-id: 18014737450
Original commit date: Mon Jan 25 13:56:29 2021 +0100
Change-Id: I9afe59a5a5205a77844f4ace7299e46996b83ea9
Original commit hash: 7c1046718a1ac4d0b9b287203f8ccd7994ed8591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 77953d35cceee2c03b6ef18b6ec8045e9ea2e723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:34:46 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] RVP: Correct size of PchSetup patch table for ADL-S RVP.

Hsd-es-id: N/A
Original commit date: Tue Jan 26 11:26:46 2021 +0800
Change-Id: I31cb07ad98436ce9674ca9867d646dc87714c472
Original commit hash: 4f3333af7903d1e4e1a8f51f5d7b295ee82b8899

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 7ab71136760ff3679d0f7b163443c37a1cf7b073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:34:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 48a6c88c93bc1db6458f6bfbe77266f08ec12c68)

Tue Jan 26 04:20:40 2021 +0000
Original commit date: Tue Jan 26 04:20:40 2021 +0000
Original commit hash: d1b0de1e91b773b20fde9617a5c8b77e5ab195e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1de7fe749287765c233a8815f431e39213d3e664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:34:22 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] RVP: Correct size of PchSetup patch table

Wrong patch table size set, correct it.

Hsd-es-id: N/A
Original commit date: Thu Jan 21 15:25:31 2021 +0800
Change-Id: I57ffce9c27a9c93ad1c80bd378b5e34af9cadfa9
Original commit hash: aad641c5dcc748032f388ae72ea15c10f739e50a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 11a6fa0c510788909d040424f5f7209becaa8927 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:34:20 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2051_00

Hsd-es-id: N/A
Original commit date: Mon Jan 25 17:51:50 2021 -0800
Change-Id: I5248f572f39d7acd1c4dd27c589b326c8b7a1370
Original commit hash: 99d16d826722a0c357ba375312a669b8864e1df5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 46bd0f165da570a8d42166717fe465a55ee286f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:34:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] BIOS requirement to define Product ID /SKU ID and to provide a mechanism to handle device node notifications

1.Adding a new type 133 in SMBIOS for WWAN.
2.Adding a dummy _Q90 method for device mode change event from EC.
3.Adding a new ACPI device node, INTC1092, for Wireless Connectivity
  Configuration Driver.

Hsd-es-id: 1508774899
Original commit date: Thu Dec 17 13:39:34 2020 +0800
Change-Id: I9f184d692bf30c80db7291136062ccb503751ff2
Original commit hash: f79d7bec15afca34acb7638d4ba2dc8a4c6b3e9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WirelessConfigDevice.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Include/SmbiosPlatformInfoDefault.h
AlderLakePlatSamplePkg/Include/SmbiosPlatformInfoDefinition.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 30d1172222d0870047f92d30f6a1b85b350d5e27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:59 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] ISH I3C GPIO programming

Enable GPIO programming for I3C pins

Hsd-es-id: 18014702047
Original commit date: Fri Jan 22 11:49:59 2021 +0100
Change-Id: I8de1ba11d71042375c1451ec2e27ecc1a12e6587
Original commit hash: c58d9d5ff049973441f55d158dffd8ba277ba365

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c

================================================================================ 
Commit: 9e40324d5b14fa671d6c90e36a83be250dfc56c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:55 2021 +0530 
-------------------------------------------------------------------------------- 
System show garbage in OEM logo interface when resume from S4 or hybrid
shutdown after sealing.

[Resolution]: Saving the current resolution when Resolution
              change API is called from PBA and Restoring back
              the Original resolution during Ready to Boot event

Original commit date: Fri Nov 20 15:08:08 2020 +0530
Change-Id: I3ac1f27a41c559c19df66f8b922409e17784f92c
Original commit hash: 8644ed8f719bb431b70bf7e2a3a8254e88695bff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h

================================================================================ 
Commit: 5fc44d29b9913417f2bab2f5838245aa0a54e829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:53 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b7452dc01dfd65375c8dcac5e8fc2083f4b0f321)

Mon Jan 25 12:45:42 2021 +0000
Original commit date: Mon Jan 25 12:45:42 2021 +0000
Original commit hash: 0ced52400c5daf7313ca88f2bfe9f94b9a896b93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 10f46719b4f9137d608bc6394d566a41f4147ecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP]:Disabling pep constraint for DG port in code if DG is not connected

Hsd-es-id: 22012124041
Original commit date: Fri Jan 22 14:16:23 2021 +0530
Change-Id: Ic164f9aab49a3d06a0de833baea3ae854db30b1a
Original commit hash: c4a9a541067cc6804c7d8a0c95b16a56f838e7b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 679c370b7bee6914bb350d6763fbb0276b91bb82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Add CPU family, model and stepping support in MRC

Hsd-es-id: 16012514696
Original commit date: Fri Jan 8 13:35:00 2021 +0530
Change-Id: Icdae4256840befb8f252a1fadf24683edd099911
Original commit hash: 8d6b2d01cdf9d1e885f2b5aad68bdd19ec10ed98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8371f1c1317efb83294ababa3017f062e52980f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:45 2021 +0530 
-------------------------------------------------------------------------------- 
[Me Inginition] Create ME Ignition IP Block - Move code (#1/3)

Move code to separate Ipblock directory.
Step 1 of 3

Hsd-es-id: 18014663712
Original commit date: Thu Jan 14 10:32:06 2021 +0100
Change-Id: Id4477bac96330266921b76222c41d4c36e5588f9
Original commit hash: 53867832b79f7976158b263ed10d0175d185a927

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf

================================================================================ 
Commit: 7bf4bc6f64be321507df58e068b73092762e21da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Include ADL-P GOP drivers for ADL-N build

Hsd-es-id: N/A
Original commit date: Wed Jan 6 19:19:26 2021 +0530
Change-Id: Ic48916a249346cd4def96cd125a9856e8d581caf
Original commit hash: 5cb8cc6ae61a691872c5b96a256b02ab750ed090

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 2fa6c6f80eeee7e2d7203e68dce331216ae330b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:38 2021 +0530 
-------------------------------------------------------------------------------- 
CSME reset in MeFwDowngrade driver should use grt->resetsystem to request global reset.

Use pre-existing hook rather than direct call to global reset Heci API.

Original commit date: Fri Jan 22 14:08:47 2021 +0100
Change-Id: Ia5e845dac5e1ded8ce69401eb554ea92894742db
Original commit hash: 172552f17eb233bbb0d0a37404933ec3c7fd5398

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf

================================================================================ 
Commit: baeed3584f3cd93507a557a2f7eef213ea5a79bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:36 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix TBT mailbox command timeout handling.

TimeOut value become 0xFFFFFFFF when timeout happens.
TImeout message won't be displayed for timeout failure.
Change the loop condition to fix the problem.

Hsd-es-id: N/A
Original commit date: Wed Jan 20 10:44:08 2021 +0800
Change-Id: Ia8ae4067d9cf529a4bb9fbaea93ac0f6cf974f4a
Original commit hash: 1abae6eda5cf179dbca38b667b9a96e1a77cbc65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c

================================================================================ 
Commit: f05e88985944a7841953ad0050241a22703a4bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:34 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Microcode patch 0x0000000F update for ADL P J0/J1"

This reverts commit 2668431ea8bed7a50f6f22f0e5c22edf96c7fb93.

Fri Jan 29 15:05:59 2021 +0530
Original commit date: Fri Jan 29 15:05:59 2021 +0530
Original commit hash: c5aada2917d62ea0681ec4bceee3e2f1f9993e9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f4a00394df2d80b956d47cdbc90afadf7aec0cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:32 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[ADL-N] (1-channel memory) Enable only channel-0 from memory controller 0.""

This reverts commit e05f2ab811038e36aa47fa7fd554dc859008c9ee.

Fri Jan 29 15:05:11 2021 +0530
Original commit date: Fri Jan 29 15:05:11 2021 +0530
Original commit hash: 468a916dca466132d5eecb77d82f3b048c789a38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2228f2f97a50dc53d6f4e1a2bc369953e62ab498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:33:30 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Fix build failure due to missing PCD"

This reverts commit b0958f623939010468fedc41a03644e0e8189921.

Fri Jan 29 15:05:07 2021 +0530
Original commit date: Fri Jan 29 15:05:07 2021 +0530
Original commit hash: c25bdcbb75e3fc5c49f03a13856de743618d0d5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8a8b9674e68443ee8708b7c9d407703be45a3653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 17 09:32:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix build failure due to missing PCD

Fix build failure due to missing PCD

Hsd-es-id: N/A
Original commit date: Thu Jan 28 09:58:27 2021 +0800
Change-Id: I6e16c38fe6f41e76f310c6a18deaff95c4d8bd05
Original commit hash: b0958f623939010468fedc41a03644e0e8189921

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer6Soc.h
ClientOneSiliconPkg/Include/Ppi/Dwr.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/Include/TprInfoHob.h
ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer3.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6M.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6P.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMemVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/AcpiPmPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer6.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchIoExpander.h
ClientOneSiliconPkg/SiPkg.dec
