vhdl work "../example_design/example_logicanalyser1.vhd"
