Nikolaos Bellas , Ibrahim Hajj , Constantine D. Polychronopoulos , George Stamoulis, Architectural and compiler techniques for energy reduction in high-performance microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.317-326, June 2000[doi>10.1109/92.845897]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
Chandrakasan, A. P., Sheng, S., and Brodersen, R. W. 1992. Low-Power CMOS digital design. IEEE J. Solid-State Circ. 27, 4, 473--484.
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
Compaq Computer Corp. 1999. Alpha 21264 Microprocessor Hardware Reference Manual.
Doyle, B., Arghavani, R., Barlage, D., Datta, S., Doczy, M., Kavalieros, J., Murthy, A., and Chau, R. 2002. Transistor elements for 30 nm physical gate lengths and beyond. Intel Technol. J. 6, 2 (May), 42--54.
Steven Dropsho , Volkan Kursun , David H. Albonesi , Sandhya Dwarkadas , Eby G. Friedman, Managing static leakage energy in microprocessor functional units, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Feremans, C., Labbé, M., and Laporte, G. 2003. Generalized network design problems. Eur. J. Oper. Res. 148, 1--13.
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
Horowitz, M., Indermaur, T., and Gonzalez, R. 1994. Low-Power digital design. In Proceedings of the IEEE Symposium on Low Power Electronics (San Diego, CA), 8--11.
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
Ip, H., Low, J., Cheung, P. Y. K., Constantinides, G. A., Luk, W., Seng, S. P., and Metzgen, P. 2002. Strassen's matrix multiplication for customisable processors. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT) (Hong Kong), 453--456.
Jones, R. 2004. Modeling and design techniques reduce 90 nm power. EE Times. http://www.eetimes.com/showArticle.jhtml?articleID=26806450.
Kao, J. T. and Chandrakasan, A. P. 2000. Dual-Threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circ. 35, 7, 1009--1018.
Tanay Karnik , Shekhar Borkar , Vivek De, Sub-90nm technologies: challenges and opportunities for CAD, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.203-206, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774602]
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Arie M. C. A. Koster , Stan P. M. Van Hoesel , Antoon W. J. Kolen, The partial constraint satisfaction problem: Facets and lifting theorems, Operations Research Letters, v.23 n.3-5, p.89-97, October, 1998[doi>10.1016/S0167-6377(98)00043-1]
Chingren Lee , Jenq Kuen Lee , Tingting Hwang , Shi-Chun Tsai, Compiler optimization on VLIW instruction scheduling for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.252-268, April 2003[doi>10.1145/762488.762494]
Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997[doi>10.1109/92.555992]
Siddharth Rele , Santosh Pande , Soner Önder , Rajiv Gupta, Optimizing Static Power Dissipation by Functional Units in Superscalar Processors, Proceedings of the 11th International Conference on Compiler Construction, p.261-275, April 08-12, 2002
Kaushik Roy , Sharat Prasad, SYCLOP: Synthesis of CMOS Logic for Low Power Applications, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.464-467, October 11-14, 1992
Semiconductor Industry Assoc. 2004. International technology roadmap for semiconductors.
Smith, M. D. 1998. The SUIF Machine Library. Division of of Engineering and Applied Science, Harvard University.
Stanford Compiler Group. 1995. The SUIF Library. Stanford Compiler Group, Stanford University.
Ching-Long Su , A. M. Despain, Cache designs for energy efficiency, Proceedings of the 28th Hawaii International Conference on System Sciences, p.306, January 04-07, 1995
Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual Design Automation Conference, p.732-737, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277227]
Vivek Tiwari , Ryan Donnelly , Sharad Malik , Ricardo Gonzalez, Dynamic Power Management for Microprocessors: A Case Study, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.185, January 04-07, 1997
Tsutsui, H., Masuzaki, T., Izumi, T., Onoye, T., and Nakamura, Y. 2002. High speed JPEG2000 encoder by configurable processor. In Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) (Singapore), 45--50.
Yang, H., Govindarajan, R., Gao, G. R., Cai, G., and Hu, Z. 2002. Exploiting schedule slacks for rate-optimal power-minimum software pipelining. In Proceedings of the 3rd Workshop on Compilers and Operating Systems for Low Power (COLP) (Charlottesville, VA).
Yi-Ping You , Chingren Lee , Jenq Kuen Lee, Compilers for leakage power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.147-164, January 2006[doi>10.1145/1124713.1124723]
Yi-Ping You , Chingren Lee , Jenq Kuen Lee, Compiler analysis and supports for leakage power reduction on microprocessors, Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing, p.45-60, July 25-27, 2002, College Park, MD[doi>10.1007/11596110_4]
W. Zhang , J. S. Hu , V. Degalahal , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Reducing instruction cache energy consumption using a compiler-based strategy, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.3-33, March 2004[doi>10.1145/980152.980154]
W. Zhang , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , V. De, Compiler Support for Reducing Leakage Energy Consumption, Proceedings of the conference on Design, Automation and Test in Europe, p.11146, March 03-07, 2003
Zivojnovic, V., Martinez, J., Schlager, C., and Meyr, H. 1994. DSPstone: A DSP-Oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing and Technology (ICSPAT) (Dallas, TX), 715--720.
