
---------- Begin Simulation Statistics ----------
final_tick                               2261748478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              130875826                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793704                       # Number of bytes of host memory used
host_op_rate                                130863716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.90                       # Real time elapsed on the host
host_tick_rate                             1646705404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117472459                       # Number of instructions simulated
sim_ops                                     117472459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001478                       # Number of seconds simulated
sim_ticks                                  1478223500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398551000     96.29%     96.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1268500      0.09%     96.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51591000      3.55%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452387500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240717000     77.86%     77.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68434500     22.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1626839000     98.14%     98.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1019500      0.06%     98.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28043000      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657614500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         216821000     15.25%     15.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23124500      1.63%     16.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1182083000     83.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650267000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 806000      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1062000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5264500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657399500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1642337500     97.55%     97.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1073500      0.06%     97.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39579500      2.35%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1683556500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1475410000     86.25%     86.25% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235305000     13.75%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24008                       # Number of branches fetched
system.switch_cpus0.committedInsts             171882                       # Number of instructions committed
system.switch_cpus0.committedOps               171882                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12737                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64314                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35198                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4596                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29116                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.776957                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.223043                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904096                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      647737.489780                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17630                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2256358.510220                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165860                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165860                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229429                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       118039                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35402                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64580                       # number of memory refs
system.switch_cpus0.num_store_insts             29178                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2879      1.67%      1.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99606     57.91%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36295     21.10%     80.81% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29346     17.06%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            171994                       # Class of executed instruction
system.switch_cpus1.Branches                    21472                       # Number of branches fetched
system.switch_cpus1.committedInsts             143368                       # Number of instructions committed
system.switch_cpus1.committedOps               143368                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41332                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25894                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15438                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.828066                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.171934                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2902572                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      499051.051012                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16615                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2403520.948988                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184459                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105418                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26778                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42442                       # number of memory refs
system.switch_cpus1.num_store_insts             15664                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90680     63.08%     65.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27717     19.28%     84.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15542     10.81%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143753                       # Class of executed instruction
system.switch_cpus2.Branches                      559                       # Number of branches fetched
system.switch_cpus2.committedInsts               3757                       # Number of instructions committed
system.switch_cpus2.committedOps                 3757                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1286                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 829                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994325                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005675                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2902227                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16469.316834                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2885757.683166                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3568                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3568                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4826                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2845                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                829                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1289                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.64%      0.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2213     58.90%     59.54% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.27%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             870     23.16%     82.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.27%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3757                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313643                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686357                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2956447                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2029177.000627                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      927269.999373                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         7810                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           78                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53562                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            114                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                195                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2013                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              181                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3204                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       345616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  345616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              257                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3691                       # Request fanout histogram
system.membus.reqLayer0.occupancy               41000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15043000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           17889750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    332634000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 465405970.425821                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     27110000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    868272000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8388500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    997902000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1014588500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    287129125                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 391670583.055322                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     26175500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    869093000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15341500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1148516500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    249325875                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 414831224.939407                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      3189000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    868593000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    254157000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    997303500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3647                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113765                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3647                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113765                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1578500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1578500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1578500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1578500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508738                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508738                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst        14350                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     3.996476                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst        14350                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     3.996476                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1468500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1468500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        13350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        13350                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3647                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113765                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1578500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1578500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508738                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst        14350                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     3.996476                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1468500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1468500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst        13350                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        13350                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689262                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24463433                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.017368                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.642010                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047251                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000092                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49412449                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49412449                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1178                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282848                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1178                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282848                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           74                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290841                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           74                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290841                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1129000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1129000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1129000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1129000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1252                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573689                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1252                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573689                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 15256.756757                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     3.881846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 15256.756757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     3.881846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108148                       # number of writebacks
system.cpu2.dcache.writebacks::total           108148                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1055000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1055000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14256.756757                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166981                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487413                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           58                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152894                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.071341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 14801.724138                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     5.615001                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       800500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       800500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.071341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13801.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13801.724138                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047027                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16906.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.960898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15428                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231100                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         8100                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.625097                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         7100                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7100                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  9062.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     3.266796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.468264                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698764                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275555                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.939119                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.444193                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024071                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703559                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.606445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15688218                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15688218                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450256                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721997                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450256                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721997                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4547                       # number of overall misses
system.cpu3.icache.overall_misses::total       343542                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     63563500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     63563500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     63563500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     63563500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065539                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065539                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022803                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022803                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   185.023956                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   185.023956                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       343026                       # number of writebacks
system.cpu3.icache.writebacks::total           343026                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4547                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4547                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59016500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59016500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12979.217066                       # average overall mshr miss latency
system.cpu3.icache.replacements                343026                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450256                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721997                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4547                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     63563500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     63563500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065539                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13979.217066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   185.023956                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     59016500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59016500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12979.217066                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12979.217066                       # average ReadReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799106                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14848969                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           343031                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.287543                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.582849                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.216256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977701                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30474620                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30474620                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158605                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790794                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158605                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790794                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11406                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213417                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11406                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213417                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    336780500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    336780500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    336780500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    336780500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004211                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004211                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042647                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042647                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29526.608802                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1578.039706                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29526.608802                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1578.039706                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105313                       # number of writebacks
system.cpu3.dcache.writebacks::total           105313                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    325374500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    325374500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    325374500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    325374500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28526.608802                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147405                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78009                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869088                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4684                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114296                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62548500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056643                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13353.650726                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   547.250122                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     57864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     57864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12353.650726                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12353.650726                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99121                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    274232000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    274232000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 40796.191610                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2766.638755                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    267510000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    267510000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 39796.191610                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39796.191610                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 13755.319149                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    92.522361                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 12755.319149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12755.319149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4693.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.280454                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094897                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121173                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193955                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403924                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.670692                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.424205                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000414                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481373                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481373                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212457                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169310                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212457                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2684                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504119                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2684                       # number of overall misses
system.cpu0.icache.overall_misses::total       504119                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     41284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     41284500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41284500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       171994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716576                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       171994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716576                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    81.894354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    81.894354                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       503572                       # number of writebacks
system.cpu0.icache.writebacks::total           503572                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2684                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2684                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38600500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38600500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14381.706408                       # average overall mshr miss latency
system.cpu0.icache.replacements                503572                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212457                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2684                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     41284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       171994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716576                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015605                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15381.706408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    81.894354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     38600500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38600500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015605                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14381.706408                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14381.706408                       # average ReadReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472331                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72686740                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           503607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.332267                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.151515                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.320816                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998343                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000627                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145937271                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145937271                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58674                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784322                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58674                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784322                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4510                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587851                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57137000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57137000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57137000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57137000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63184                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372173                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63184                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372173                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071379                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071379                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12668.957871                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.078937                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12668.957871                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.078937                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352535                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     52627000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52627000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     52627000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52627000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071379                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071379                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11668.957871                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546679                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32265                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2416                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27600000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27600000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11423.841060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.013999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25184000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25184000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10423.841060                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10423.841060                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26409                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2094                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29537000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29537000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28503                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272435                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14105.539637                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   101.665571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27443000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27443000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073466                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13105.539637                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13105.539637                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206971                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           90                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12595                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1041000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1041000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.142631                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11566.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.651846                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.142631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5557.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.116093                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076710                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795970                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580855                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895378                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.462511                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.614200                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000600                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          959                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204037                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204037                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1478223500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142326                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157611                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142326                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157611                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1427                       # number of overall misses
system.cpu1.icache.overall_misses::total        39158                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20015500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20015500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20015500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143753                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196769                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143753                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196769                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007535                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007535                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   511.147147                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   511.147147                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38624                       # number of writebacks
system.cpu1.icache.writebacks::total            38624                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1427                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1427                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18588500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18588500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13026.278907                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38624                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142326                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157611                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1427                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20015500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14026.278907                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   511.147147                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     18588500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18588500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13026.278907                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13026.278907                       # average ReadReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194158                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5158678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38646                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           133.485432                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.976459                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.217699                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974563                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000425                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10432696                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10432696                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38854                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685080                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2145                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36865                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50277000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50277000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50277000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50277000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40999                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40999                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721945                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021409                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021409                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23439.160839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1363.813916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23439.160839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1363.813916                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15016                       # number of writebacks
system.cpu1.dcache.writebacks::total            15016                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     48132000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48132000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     48132000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48132000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052318                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22439.160839                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077962                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1387                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25949                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10533.525595                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   604.943895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     13223000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13223000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053451                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9533.525595                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9533.525595                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          758                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     35667000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35667000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47054.089710                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2805.332704                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     34909000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34909000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46054.089710                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46054.089710                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       401000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       401000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057026                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14321.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   400.199601                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057026                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13321.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13321.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113396                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         4900                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total           98                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543561                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737336                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.277589                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.067201                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.476360                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888738                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          902                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531760                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531760                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17530                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14553                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8765                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        13639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       343488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       482016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       182592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       581888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2987792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5345                       # Total snoops (count)
system.tol2bus.snoopTraffic                    228224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.765430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24708     80.23%     80.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3314     10.76%     91.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1362      4.42%     95.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1410      4.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48104499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            114996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17218996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6825985                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6838497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4028495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3236995                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2143991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst         2609                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3684                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1418                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           48                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4496                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21939                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst         2609                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3684                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1418                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           48                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4496                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8466                       # number of overall hits
system.l2.overall_hits::total                   21939                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          405                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2817                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3438                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          405                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2817                       # number of overall misses
system.l2.overall_misses::total                  3438                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      3934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    219430500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268638000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5979000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6135500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       671500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32136500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      3934500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    219430500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268638000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst         2684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.020473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.267503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.076923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.249668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.020473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.267503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.076923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.249668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst        79720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 79681.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79349.382716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        66750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        78690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 77895.101171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78137.870855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst        79720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 79681.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79349.382716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        66750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        78690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 77895.101171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78137.870855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2013                       # number of writebacks
system.l2.writebacks::total                      2013                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3416                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     27953500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    191260500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233050500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     27953500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    191260500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233050500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.265522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.249668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.265522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.249668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134610                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 69681.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69536.069652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 67895.101171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68223.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 69681.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69536.069652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 67895.101171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68223.214286                       # average overall mshr miss latency
system.l2.replacements                           3549                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12540                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5882                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5882                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3800500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    216644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     250718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.545326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.418710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 74519.607843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78450.649351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 77817.528736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77838.559454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26353500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    188804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    218508000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.418710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 64519.607843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68450.649351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 67817.528736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67838.559454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5979000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       671500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      3934500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10668500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.027943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.006307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst        79720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 74611.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        78690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79025.925926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           71                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       262500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3003500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.026453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.002102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 70190.140845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst        87500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 69848.837209                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70533.898305                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2335000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1933000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       197000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      2786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.014493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.024752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.063830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.007121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89807.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        96650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 65666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 84439.393939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88432.926829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           77                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2075000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data        88000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6219500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.014493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.021040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.021277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.007121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79807.692308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94117.647059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        88000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74439.393939                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80772.727273                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       63798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.976331                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     810.858968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1067.714292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6126.071452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      321.544418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2261.934906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3208.472474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9986.555296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1353.937070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6536.841091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    61.171023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.731770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.027453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   306.924866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.679700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.287767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    22.800735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   634.446721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.304765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.199489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    382373                       # Number of tag accesses
system.l2.tags.data_accesses                   382373                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       178304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             216640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       128832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          128832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2013                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus0.inst      3073960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3333731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       129886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17404675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data        86590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1861694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    120620461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146554293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      3073960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       129886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1861694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5108835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87153262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87153262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87153262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      3073960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3333731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       129886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17404675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data        86590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1861694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    120620461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            233707555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000742962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9047                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1870                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2013                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30913500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                94363500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9135.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27885.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.213823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.677532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.753220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          305     32.94%     32.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          192     20.73%     53.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           83      8.96%     62.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      6.16%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      4.75%     73.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      4.32%     77.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      4.54%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      3.13%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          134     14.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.876033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.857198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.941828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.65%      1.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            64     52.89%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            30     24.79%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            14     11.57%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      1.65%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      2.48%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      1.65%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.83%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.83%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     80.17%     80.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.83%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     15.70%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 216576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  127168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  216640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               128832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       146.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1470620000                       # Total gap between requests
system.mem_ctrls.avgGap                     272437.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       178304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       127168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 3073960.060843302868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3290436.121466070414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 129885.636373660673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17404675.274070531130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43295.212124553560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 86590.424249107120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1861694.121355802985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 120620460.979006215930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86027586.491487920284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           71                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           77                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2013                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2068250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2216000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       138750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1235750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     77064250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34615000000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29130.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28779.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28713.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     28738.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     27661.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17195727.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2504700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17907120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7814340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        296683290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317507520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          763296330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.360571                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    822063250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    607020250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6254640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2557800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        161274660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        428837760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          718000530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.718520                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1120581750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    308501750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261748478000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                41000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2471832826500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1930009                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807016                       # Number of bytes of host memory used
host_op_rate                                  1930008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   121.07                       # Real time elapsed on the host
host_tick_rate                             1722165997                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   233666453                       # Number of instructions simulated
sim_ops                                     233666453                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.208503                       # Number of seconds simulated
sim_ticks                                208503032500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                 3665     85.00%     85.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                    430      9.97%     94.97% # number of callpals executed
system.cpu0.kern.callpal::rti                     217      5.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4312                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      4530                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     217                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1022     24.93%     24.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.07%     25.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    214      5.22%     30.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     30.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2860     69.76%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4100                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1022     45.18%     45.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.13%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     214      9.46%     54.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     54.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1022     45.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2262                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            208457229500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2170000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               84268500      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              586941500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        209131342000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.357343                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.551707                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              218                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1288                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           22                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         1470                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        23042                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.35%      0.38% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.05%      0.43% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3290     82.64%     83.07% # number of callpals executed
system.cpu1.kern.callpal::rdps                    428     10.75%     93.82% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     93.85% # number of callpals executed
system.cpu1.kern.callpal::rti                     235      5.90%     99.75% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.23%     99.97% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3981                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      4474                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     215                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1055     28.21%     28.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    214      5.72%     33.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.03%     33.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2470     66.04%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3740                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1055     45.40%     45.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     214      9.21%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.04%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1054     45.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2324                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            207899944500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               83902500      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 917000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              368429500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        208353193500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.426721                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.621390                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                215                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.004651                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.155556                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         258447500     50.52%     50.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           253135000     49.48%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       297967                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        63911                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       479679                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage      3047233                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  336      0.19%      0.19% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.01%      0.20% # number of callpals executed
system.cpu2.kern.callpal::swpipl                37889     21.58%     21.78% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1746      0.99%     22.77% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     22.77% # number of callpals executed
system.cpu2.kern.callpal::rti                    4995      2.84%     25.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                1634      0.93%     26.55% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     26.55% # number of callpals executed
system.cpu2.kern.callpal::rdunique             128967     73.45%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                175585                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    248944                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     789                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   18159     41.89%     41.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    250      0.58%     42.47% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    214      0.49%     42.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     42.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  24725     57.04%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               43349                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    16671     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     250      0.74%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     214      0.63%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   16670     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                33806                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            198734964000     95.03%     95.03% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              155377500      0.07%     95.10% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              110152000      0.05%     95.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.00%     95.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10133698500      4.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        209134759500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918057                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.674216                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.779857                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               3174                      
system.cpu2.kern.mode_good::user                 3175                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             5330                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3175                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.595497                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.746502                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      109811072500     51.84%     51.84% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        102027672500     48.16%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     336                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued          574                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         2834                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage         6350                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2964     82.01%     82.10% # number of callpals executed
system.cpu3.kern.callpal::rdps                    431     11.93%     94.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     216      5.98%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3614                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      3832                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     219                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     929     27.36%     27.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    214      6.30%     33.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.09%     33.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2250     66.25%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3396                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      929     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     214     10.32%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.14%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     928     44.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2074                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            208558643500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               83105000      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2159500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              338650000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        208982558000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.412444                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.610718                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              219                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 22114304                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                2688                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       2711                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         4169                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1007568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2007812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    73570                       # Number of branches fetched
system.switch_cpus0.committedInsts             494670                       # Number of instructions committed
system.switch_cpus0.committedOps               494670                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              169817                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              109847                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              59970                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.995843                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          51963                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              51963                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.004157                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               418264360                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1738750.812126                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        35059                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              24842                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      416525609.187874                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       474713                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              474713                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       648035                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       377467                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             109853                       # Number of load instructions
system.switch_cpus0.num_mem_refs               170037                       # number of memory refs
system.switch_cpus0.num_store_insts             60184                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2309      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           298438     60.33%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1763      0.36%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          113187     22.88%     84.04% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          60612     12.25%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.29% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         18361      3.71%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            494670                       # Class of executed instruction
system.switch_cpus1.Branches                    93839                       # Number of branches fetched
system.switch_cpus1.committedInsts             648353                       # Number of instructions committed
system.switch_cpus1.committedOps               648353                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           59698                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              227150                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           37718                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              139776                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          21980                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              87374                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.994903                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         218604                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             218483                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.005097                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               416704895                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2123773.060659                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        57939                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           373                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  373                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              22067                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      414581121.939341                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       624343                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              624343                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       860136                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       477016                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             140035                       # Number of load instructions
system.switch_cpus1.num_mem_refs               227695                       # number of memory refs
system.switch_cpus1.num_store_insts             87660                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         7543      1.16%      1.16% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           389703     60.09%     61.26% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1494      0.23%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.49% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          142284     21.94%     83.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          87754     13.53%     96.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.02%     96.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          187      0.03%     97.01% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         19359      2.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            648510                       # Class of executed instruction
system.switch_cpus2.Branches                 14415659                       # Number of branches fetched
system.switch_cpus2.committedInsts          113975566                       # Number of instructions committed
system.switch_cpus2.committedOps            113975566                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        21608776                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_hits            31501113                       # DTB hits
system.switch_cpus2.dtb.data_misses             70875                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses        11561645                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            16886084                       # DTB read hits
system.switch_cpus2.dtb.read_misses             66450                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       10047131                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           14615029                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4425                       # DTB write misses
system.switch_cpus2.idle_fraction            0.007847                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       79414257                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           79412262                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1995                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.992153                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               418270288                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      414987980.216465                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     10174188                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      13590582                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             13590582                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      9055278                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      9053992                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            3448027                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      3282307.783535                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     99170043                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            99170043                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    147242810                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     69669842                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           17091564                       # Number of load instructions
system.switch_cpus2.num_mem_refs             31712258                       # number of memory refs
system.switch_cpus2.num_store_insts          14620694                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      8235605      7.22%      7.22% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         62578576     54.87%     62.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1880886      1.65%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        4530918      3.97%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             48      0.00%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2714621      2.38%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            51      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         904868      0.79%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        14784547     12.96%     83.85% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       11908909     10.44%     94.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2719553      2.38%     96.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      2720523      2.39%     99.06% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1067360      0.94%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         114046465                       # Class of executed instruction
system.switch_cpus3.Branches                    43678                       # Number of branches fetched
system.switch_cpus3.committedInsts             304548                       # Number of instructions committed
system.switch_cpus3.committedOps               304548                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              106827                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               67734                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              39093                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997494                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          45628                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              45628                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002506                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               417965116                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1047430.404342                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        20105                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              13142                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      416917685.595658                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       290355                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              290355                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       398017                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       232567                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              67753                       # Number of load instructions
system.switch_cpus3.num_mem_refs               107071                       # number of memory refs
system.switch_cpus3.num_store_insts             39318                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         2089      0.69%      0.69% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           177240     58.20%     58.88% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1112      0.37%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           69131     22.70%     81.95% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          39259     12.89%     94.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.02%     94.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.02%     94.88% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         15578      5.12%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            304550                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       245394                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1096                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1318666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2787571                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5198                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2798                       # Transaction distribution
system.membus.trans_dist::ReadResp             321637                       # Transaction distribution
system.membus.trans_dist::WriteReq               5269                       # Transaction distribution
system.membus.trans_dist::WriteResp              5268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       698889                       # Transaction distribution
system.membus.trans_dist::CleanEvict           299529                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              943                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            294                       # Transaction distribution
system.membus.trans_dist::ReadExReq            343287                       # Transaction distribution
system.membus.trans_dist::ReadExResp           343263                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        318839                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        345536                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         2301                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1976099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1992232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2684782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        21081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64939840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64960921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87075225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3526                       # Total snoops (count)
system.membus.snoopTraffic                      49280                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1016966                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006356                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.079472                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1010502     99.36%     99.36% # Request fanout histogram
system.membus.snoop_fanout::1                    6464      0.64%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1016966                       # Request fanout histogram
system.membus.reqLayer0.occupancy            15019500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4804733351                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6369331                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3499437997                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       346275                       # number of demand (read+write) misses
system.iocache.demand_misses::total            346275                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       346275                       # number of overall misses
system.iocache.overall_misses::total           346275                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  40641178131                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  40641178131                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  40641178131                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  40641178131                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       346275                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          346275                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       346275                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         346275                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117366.769565                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117366.769565                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117366.769565                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117366.769565                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           443                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.424242                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         345536                       # number of writebacks
system.iocache.writebacks::total               345536                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       346275                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       346275                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       346275                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       346275                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  23307059467                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  23307059467                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  23307059467                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  23307059467                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67307.947345                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67307.947345                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67307.947345                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67307.947345                       # average overall mshr miss latency
system.iocache.replacements                    346275                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          739                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              739                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     91548746                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     91548746                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123881.929635                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123881.929635                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     54598746                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     54598746                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73881.929635                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73881.929635                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  40549629385                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  40549629385                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117352.835551                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117352.835551                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  23252460721                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  23252460721                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67293.887528                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67293.887528                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 346275                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               346275                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3116475                       # Number of tag accesses
system.iocache.tags.data_accesses             3116475                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1590                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          795                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 5298411.320755                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 52627453.752226                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          795    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974192500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          795                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 206878402000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4212237000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions          445                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 942519777.027027                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 159170995.705128                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974542000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          222                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   1859546500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 209239390500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          449                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          225                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 933920177.777778                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 168856813.919867                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          225    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     26175500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973848000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          225                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   1116166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 210132040000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions          439                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          220                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    949481100                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 136690332.122126                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          220    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      3189000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974545000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          220                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2449967000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 208885842000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  211562572000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    113810121                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       137920239                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    113810121                       # number of overall hits
system.cpu2.icache.overall_hits::total      137920239                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       241871                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        636734                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       241871                       # number of overall misses
system.cpu2.icache.overall_misses::total       636734                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   3921219000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3921219000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   3921219000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3921219000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    114051992                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    138556973                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    114051992                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    138556973                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002121                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004595                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002121                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004595                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 16212.026245                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6158.331423                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 16212.026245                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6158.331423                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches             9972                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       829762                       # number of writebacks
system.cpu2.icache.writebacks::total           829762                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          762                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          762                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          762                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          762                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       241109                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       241109                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       194463                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       241109                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       435572                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   3675215500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3675215500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   2317998068                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   3675215500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   5993213568                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002114                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001740                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002114                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003144                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 15242.962726                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15242.962726                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 11919.995413                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 15242.962726                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13759.409622                       # average overall mshr miss latency
system.cpu2.icache.replacements                829762                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    113810121                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      137920239                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       241871                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       636734                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   3921219000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3921219000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    114051992                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    138556973                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002121                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004595                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 16212.026245                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6158.331423                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          762                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          762                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       241109                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       241109                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   3675215500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3675215500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002114                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001740                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 15242.962726                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15242.962726                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       194463                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       194463                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   2317998068                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   2317998068                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 11919.995413                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 11919.995413                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          483.350403                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          138688666                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           829923                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           167.110281                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   440.135373                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    14.746159                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    28.468871                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.859639                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.028801                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.055603                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.944044                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           91                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           78                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.177734                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        277944381                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       277944381                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     29972583                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        37254253                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     29972583                       # number of overall hits
system.cpu2.dcache.overall_hits::total       37254253                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       937381                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1228148                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       937381                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1228148                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  57085158500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  57085158500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  57085158500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  57085158500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     30909964                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38482401                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     30909964                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38482401                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.030326                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031915                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.030326                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031915                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60898.565791                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46480.683517                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 60898.565791                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46480.683517                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       664944                       # number of writebacks
system.cpu2.dcache.writebacks::total           664944                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       937381                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       937381                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       937381                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       937381                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         7090                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         7090                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  56147777500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56147777500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  56147777500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56147777500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    456418000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    456418000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030326                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.024359                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.030326                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.024359                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 59898.565791                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59898.565791                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 59898.565791                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 59898.565791                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 64374.894217                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 64374.894217                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               1108228                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     16131505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20618163                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       531622                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       684458                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  27819795000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27819795000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16663127                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21302621                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.031904                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032130                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 52330.029608                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40644.999401                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       531622                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       531622                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  27288173000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27288173000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    456418000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    456418000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031904                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024956                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 51330.029608                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51330.029608                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178218.664584                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178218.664584                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13841078                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16636090                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       405759                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       543690                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  29265363500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29265363500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14246837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17179780                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.028481                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031647                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 72124.989218                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53827.297725                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       405759                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       405759                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         4529                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         4529                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  28859604500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  28859604500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.028481                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 71124.989218                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71124.989218                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       354866                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       406186                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         5774                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        21197                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     83448000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     83448000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       360640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       427383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.016010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.049597                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 14452.372705                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3936.783507                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data         5774                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         5774                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data     77674000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     77674000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.016010                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.013510                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 13452.372705                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13452.372705                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       360433                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       403806                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          142                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22327                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      1423500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1423500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       360575                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       426133                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.000394                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.052394                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 10024.647887                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    63.756886                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          142                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      1281500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1281500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.000394                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  9024.647887                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9024.647887                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          745.880542                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           39224756                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1217959                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.205317                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   659.701167                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    86.179375                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.644239                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.084160                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.728399                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         79890806                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        79890806                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  211562572000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       918128                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15189869                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       918128                       # number of overall hits
system.cpu3.icache.overall_hits::total       15189869                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         8771                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347766                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         8771                       # number of overall misses
system.cpu3.icache.overall_misses::total       347766                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    129953000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    129953000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    129953000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    129953000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       926899                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15537635                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       926899                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15537635                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009463                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022382                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009463                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022382                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14816.212519                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   373.679428                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14816.212519                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   373.679428                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       347249                       # number of writebacks
system.cpu3.icache.writebacks::total           347249                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         8771                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8771                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         8771                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8771                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    121182000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    121182000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    121182000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    121182000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009463                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000565                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009463                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000565                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13816.212519                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13816.212519                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13816.212519                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13816.212519                       # average overall mshr miss latency
system.cpu3.icache.replacements                347249                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       918128                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15189869                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         8771                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347766                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    129953000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    129953000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       926899                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15537635                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009463                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022382                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14816.212519                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   373.679428                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         8771                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8771                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    121182000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    121182000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009463                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13816.212519                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13816.212519                       # average ReadReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.751072                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15250563                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           347254                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.917602                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   458.037727                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    43.713345                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.894605                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.085378                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.979983                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         31423036                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        31423036                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       320043                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4952232                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       320043                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4952232                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        17021                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        219032                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        17021                       # number of overall misses
system.cpu3.dcache.overall_misses::total       219032                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    424394500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    424394500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    424394500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    424394500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       337064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5171264                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       337064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5171264                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050498                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042356                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.050498                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042356                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 24933.582046                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1937.591311                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 24933.582046                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1937.591311                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109541                       # number of writebacks
system.cpu3.dcache.writebacks::total           109541                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        17021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        17021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        17021                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        17021                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          242                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          242                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    407373500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    407373500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    407373500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    407373500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050498                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003291                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050498                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003291                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 23933.582046                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23933.582046                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 23933.582046                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23933.582046                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2811.983471                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  2811.983471                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152472                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       175698                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2966777                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         7798                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117410                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    105861000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    105861000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       183496                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3084187                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.042497                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038068                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13575.403950                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   901.635295                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7798                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7798                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     98063000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     98063000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.042497                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12575.403950                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12575.403950                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       144345                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1985455                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9223                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101622                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    318533500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    318533500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       153568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2087077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.060058                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048691                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34536.864361                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3134.493515                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9223                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9223                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          238                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          238                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    309310500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    309310500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.060058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004419                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33536.864361                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33536.864361                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         2418                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        58175                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          210                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14091                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2931500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2931500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         2628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        72266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.079909                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.194988                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 13959.523810                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   208.040593                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          210                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          210                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2721500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2721500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.079909                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002906                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 12959.523810                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12959.523810                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         2465                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50971                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18416                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      2131000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2131000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         2619                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.058801                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.265410                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 13837.662338                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   115.714596                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      1977000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1977000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.058801                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002219                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 12837.662338                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 12837.662338                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          987.483388                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5208823                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           199617                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.094085                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   912.877369                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    74.606019                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.891482                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.072857                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964339                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          865                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10826320                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10826320                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  211562572000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       803088                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72846235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       803088                       # number of overall hits
system.cpu0.icache.overall_hits::total       72846235                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         6282                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        507717                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         6282                       # number of overall misses
system.cpu0.icache.overall_misses::total       507717                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     99380500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     99380500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     99380500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     99380500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       809370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     73353952                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       809370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     73353952                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.007762                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006921                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.007762                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006921                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15819.882203                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   195.739950                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15819.882203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   195.739950                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       507170                       # number of writebacks
system.cpu0.icache.writebacks::total           507170                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         6282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         6282                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6282                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     93098500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     93098500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     93098500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     93098500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.007762                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.007762                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14819.882203                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14819.882203                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14819.882203                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14819.882203                       # average overall mshr miss latency
system.cpu0.icache.replacements                507170                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       803088                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72846235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         6282                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       507717                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     99380500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     99380500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       809370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     73353952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.007762                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006921                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15819.882203                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   195.739950                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         6282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     93098500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     93098500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.007762                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14819.882203                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14819.882203                       # average ReadReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.517179                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72951807                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           507205                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.831009                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   467.708422                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    43.808756                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.913493                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.085564                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        147215621                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       147215621                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       262975                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14988623                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       262975                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14988623                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         8604                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2591945                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         8604                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2591945                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    122392000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    122392000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    122392000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    122392000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       271579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17580568                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       271579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17580568                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.031681                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.147432                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.031681                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.147432                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14225.011623                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    47.220138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14225.011623                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    47.220138                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354116                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354116                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         8604                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8604                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         8604                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8604                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          541                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          541                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    113788000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    113788000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    113788000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    113788000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     55924000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     55924000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.031681                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.031681                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13225.011623                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13225.011623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13225.011623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13225.011623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 103371.534196                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 103371.534196                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549383                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       164357                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9934510                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         4718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     57301000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     57301000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       169075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12234132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.027905                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.187968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12145.188639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    24.917573                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         4718                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4718                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          233                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          233                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     52583000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52583000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     55924000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     55924000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.027905                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11145.188639                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11145.188639                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240017.167382                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240017.167382                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        98618                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5054113                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         3886                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       292323                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     65091000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     65091000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       102504                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5346436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.037911                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 16750.128667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   222.668076                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         3886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          308                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          308                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     61205000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     61205000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.037911                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000727                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15750.128667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15750.128667                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         2459                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       208889                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          147                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12652                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1977500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1977500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         2606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       221541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.056408                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057109                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13452.380952                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   156.299399                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          147                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1830500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1830500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.056408                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000664                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12452.380952                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12452.380952                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         2192                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       209923                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          338                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11329                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      4908000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4908000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         2530                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       221252                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.133597                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 14520.710059                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total   433.224468                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          338                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          338                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      4570000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4570000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.133597                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001528                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 13520.710059                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13520.710059                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1002.018899                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17849576                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2584252                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907057                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   923.031976                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    78.986922                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.901398                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.077136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978534                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          919                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.897461                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38631893                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38631893                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  211562572000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1242245                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6257530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1242245                       # number of overall hits
system.cpu1.icache.overall_hits::total        6257530                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         9829                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         47560                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         9829                       # number of overall misses
system.cpu1.icache.overall_misses::total        47560                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    142610000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    142610000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    142610000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    142610000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1252074                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6305090                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1252074                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6305090                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.007850                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007543                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.007850                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007543                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14509.105708                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  2998.528175                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14509.105708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  2998.528175                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches               36                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        47685                       # number of writebacks
system.cpu1.icache.writebacks::total            47685                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         9807                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9807                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher          684                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         9807                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10491                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    131741500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    131741500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     10303097                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    131741500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    142044597                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.007833                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001555                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.007833                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13433.414908                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13433.414908                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 15063.007310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13433.414908                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13539.662282                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47685                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1242245                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6257530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         9829                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        47560                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    142610000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    142610000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1252074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6305090                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.007850                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007543                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14509.105708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  2998.528175                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         9807                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9807                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    131741500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    131741500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.007833                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001555                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13433.414908                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13433.414908                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher          684                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total          684                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     10303097                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     10303097                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 15063.007310                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 15063.007310                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          500.282315                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5986401                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.474764                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   456.586154                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    20.445564                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    23.250596                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.891770                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.039933                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.045411                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.977114                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          243                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          240                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.474609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12658402                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12658402                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       418468                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2064694                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       418468                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2064694                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        19067                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53787                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        19067                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53787                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    581393000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    581393000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    581393000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    581393000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       437535                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2118481                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       437535                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2118481                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.043578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025389                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.043578                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025389                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30492.106781                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10809.173220                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30492.106781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10809.173220                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26312                       # number of writebacks
system.cpu1.dcache.writebacks::total            26312                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        19067                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        19067                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        19067                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        19067                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          226                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          226                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    562326000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    562326000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    562326000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    562326000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.043578                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009000                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.043578                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009000                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29492.106781                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29492.106781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29492.106781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29492.106781                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40521                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       239003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1292403                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         9226                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31990                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    114226000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    114226000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       248229                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1324393                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 12380.880121                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3570.678337                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         9226                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9226                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    105000000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105000000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.037167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006966                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11380.880121                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11380.880121                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       179465                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        772291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9841                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21797                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    467167000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    467167000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       189306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       794088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.051985                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027449                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47471.496799                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21432.628343                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9841                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9841                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          226                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          226                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    457326000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    457326000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.051985                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012393                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46471.496799                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46471.496799                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         2855                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1193                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2558500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2558500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         3074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.071243                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075069                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11682.648402                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2144.593462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          219                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2339500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2339500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.071243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013781                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10682.648402                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10682.648402                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         2893                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14161                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1639                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      2082000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2082000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         3062                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.055193                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103734                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 12319.526627                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  1270.286760                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      1917000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1917000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.055193                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.010696                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 11343.195266                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11343.195266                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2471832826500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          912.767042                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2028301                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50704                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.002781                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   832.724896                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    80.042146                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.813208                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.078166                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891374                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          930                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          926                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4351980                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4351980                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2798                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            989092                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5269                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       914739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       443923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          689155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1446                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           584                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2030                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408059                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        443925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       543108                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5690                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           61                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1306377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2838131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4193962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       286464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        40288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       584704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       527424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     55738752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     95765093                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       212352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        76052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              153231129                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          669311                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22983104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2067514                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.150798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.558388                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1889461     91.39%     91.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 100392      4.86%     96.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21753      1.05%     97.30% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  55753      2.70%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    155      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2067514                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2447132803                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1419233450                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         653193989                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1759994                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2493989                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2359484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3377957                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8785482                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6866472                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            32496                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu1.icache.prefetcher          657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       194387                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2114                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          257                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         3787                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4106                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       232762                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       286802                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1570                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          464                       # number of demand (read+write) hits
system.l2.demand_hits::total                   726906                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu1.icache.prefetcher          657                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       194387                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2114                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          257                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         3787                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4106                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       232762                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       286802                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1570                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          464                       # number of overall hits
system.l2.overall_hits::total                  726906                       # number of overall hits
system.l2.demand_misses::.cpu1.icache.prefetcher           27                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher           76                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          164                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           98                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          197                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         8234                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       652490                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           89                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::total                 661692                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu1.icache.prefetcher           27                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher           76                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst          124                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          164                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           98                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          197                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         8234                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       652490                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           89                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          193                       # number of overall misses
system.l2.overall_misses::total                661692                       # number of overall misses
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      2272496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher      6423453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      9766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     14088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      8248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     16678500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    683301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  51703170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      7376500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     17341000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52468665449                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      2272496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher      6423453                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      9766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     14088000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      8248500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     16678500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    683301000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  51703170000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      7376500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     17341000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52468665449                       # number of overall miss cycles
system.l2.demand_accesses::.cpu1.icache.prefetcher          684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       194463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         3885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       240996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data       939292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1388598                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       194463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         3885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       240996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data       939292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1388598                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.039474                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.000391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.055407                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.389549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.025225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.045782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.034167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.694662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.053647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.293760                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.476518                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.039474                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.000391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.055407                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.389549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.025225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.045782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.034167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.694662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.053647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.293760                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.476518                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 84166.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 84519.118421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 78758.064516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 85902.439024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 84168.367347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 84662.436548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 82985.304834                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79239.789116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 82882.022472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 89849.740933                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79294.695189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 84166.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 84519.118421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 78758.064516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 85902.439024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 84168.367347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 84662.436548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 82985.304834                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79239.789116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 82882.022472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 89849.740933                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79294.695189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              353353                       # number of writebacks
system.l2.writebacks::total                    353353                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  36                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 36                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         8234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       652490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            661656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         8234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       652490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           661656                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          533                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          216                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         7085                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          233                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         8067                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      2002496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher      5663453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      6622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     12448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      7054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     14708500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    600961000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  45178270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      6486500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     15411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45849626949                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      2002496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher      5663453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      6622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     12448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      7054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     14708500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    600961000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  45178270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      6486500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     15411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45849626949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     53005500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    424388500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    478024500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.039474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.000391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.040661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.389549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.024453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.045782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.034167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.694662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.053647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.293760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.476492                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.039474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.000391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.040661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.389549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.024453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.045782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.034167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.694662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.053647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.293760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.476492                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74166.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74519.118421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 72769.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 75902.439024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 74252.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 74662.436548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 72985.304834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69239.789116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 72882.022472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 79849.740933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69295.263625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74166.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74519.118421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 72769.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 75902.439024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 74252.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 74662.436548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 72985.304834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69239.789116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 72882.022472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 79849.740933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69295.263625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 99447.467167                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 59899.576570                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2706.008584                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 59256.786910                       # average overall mshr uncacheable latency
system.l2.replacements                         656632                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          233                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2798                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     53005500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    424388500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    478024500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227491.416309                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165712.026552                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 170845.067906                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          300                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          216                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         4524                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          229                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5269                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       561386                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           561386                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       561386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       561386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       328921                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           328921                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       328921                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       328921                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          654                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          100                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  796                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                365                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        32000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          787                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          150                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1161                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.168996                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.047619                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.798319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.314384                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        17700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   336.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   330.136986                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           365                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2646500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2647000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        99500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1887000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7280000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.168996                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.880000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.047619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.798319                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.314384                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19898.496241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20053.030303                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19863.157895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19945.205479                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          218                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                290                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       299000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       299000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          264                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            438                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.174242                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.849057                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.161290                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.796610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.337900                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2020.270270                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          148                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       910000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       898000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       199000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       922500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2929500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.174242                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.849057                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.161290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.796610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.337900                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19782.608696                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19955.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19627.659574                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19793.918919                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        62084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64245                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           73                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       343276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data           97                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              343556                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      6520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      9497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  27561417000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data      8806000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27586241000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       405360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            407801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.924051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.052009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.846842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.392713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 89321.917808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 86340.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80289.379392                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 90783.505155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80296.199164                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           73                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       343276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         343556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5790500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8397500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  24128657000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      7836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24150681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.924051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.052009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.846842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.392713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79321.917808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 76340.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70289.379392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 80783.505155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70296.199164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       194387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         3787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       232762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             435277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         8234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8648                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      2272496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher      6423453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      9766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      8248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    683301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      7376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    717387949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       194463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         3885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       240996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         443925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.039474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.000391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.055407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.025225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.034167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.053647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 84166.518519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 84519.118421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 78758.064516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 84168.367347                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 82985.304834                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 82882.022472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82954.203168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           95                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         8234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      2002496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher      5663453                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      6622000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      7054000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    600961000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      6486500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    628789449                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.039474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.000391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.040661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.024453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.034167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.053647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74166.518519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74519.118421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 72769.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 74252.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 72985.304834                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 72882.022472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73013.173363                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       224718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       309214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          309488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      7567500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      7181000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  24141753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      8535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24165036500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data       533932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.266082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.039762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.579126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.234146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83159.340659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 82540.229885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 78074.579417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 88906.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78080.689720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       309214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       309488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      6657500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      6311000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  21049613000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      7575000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21070156500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.266082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.039762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.579126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.234146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 73159.340659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 72540.229885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 68074.579417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 78906.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68080.689720                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32734.774400                       # Cycle average of tags in use
system.l2.tags.total_refs                     3561171                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    662322                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.376797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     180.179370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      140.008656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      191.777039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       37.057770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       60.951137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher     1.213778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst      110.375006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      211.602552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    21.143409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       89.905855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      161.717145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     9.339885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    11.455020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     6.698836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   164.926445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1066.381599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 30163.200182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    36.577174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    70.263542                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.005853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.000645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.005033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.032543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.920508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.001116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            87                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32681                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          715                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7133                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002655                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997345                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21595274                       # Number of tag accesses
system.l2.tags.data_accesses                 21595274                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        10496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       526208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     41739456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42325248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         6080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       526208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        543808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     44728896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44728896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         8222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       652179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              661332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       698889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             698889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher         8288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher        23328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        27932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        50340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        29160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        60469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      2523743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    200186326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        27319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        58934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             202995839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        27932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        29160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      2523743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        27319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2608154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214523959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214523959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214523959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher         8288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher        23328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        27932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        50340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        29160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        60469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      2523743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    200186326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        27319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        58934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            417519798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    698889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        27.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        95.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      8222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    652144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        89.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006690815250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1759702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             674367                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      661332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     698889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    661332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   698889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43196                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6433381506                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3306485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18832700256                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9728.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28478.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       495                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   584027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  618802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                661332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               698889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  661110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       157359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    553.204532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   341.767321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.762600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34591     21.98%     21.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24056     15.29%     37.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11430      7.26%     44.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7805      4.96%     49.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6210      3.95%     53.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5607      3.56%     57.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5092      3.24%     60.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5561      3.53%     63.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57007     36.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       157359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.182132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.165911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          30807     89.36%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2026      5.88%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           384      1.11%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          163      0.47%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          749      2.17%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          157      0.46%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           70      0.20%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           41      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           25      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           18      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            9      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.272574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.563126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     14.800271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         27943     81.05%     81.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1576      4.57%     85.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27          2502      7.26%     92.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           263      0.76%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           882      2.56%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39           222      0.64%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43           117      0.34%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            23      0.07%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            32      0.09%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            33      0.10%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            32      0.09%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            33      0.10%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            34      0.10%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            25      0.07%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            26      0.08%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            20      0.06%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            63      0.18%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            23      0.07%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91            49      0.14%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             5      0.01%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99           406      1.18%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103           29      0.08%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            5      0.01%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            3      0.01%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115           12      0.03%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            5      0.01%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            2      0.01%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            7      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131           14      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            3      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            2      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            4      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            6      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175           18      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            5      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-199            1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::204-207            2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::212-215            2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227           29      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-243            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-251            3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34475                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42323008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44729408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42325248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44728896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       202.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  208509650000                       # Total gap between requests
system.mem_ctrls.avgGap                     153291.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         1728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         5824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        10496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         6080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        12608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       526208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     41737216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         5696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        12288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     44729408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 8287.649245581117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 23328.197876450551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 27932.447457328948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 50339.795417603818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 29160.247345563188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 60469.144495536297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 2523742.670265479479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 200175582.578157484531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 27318.547513211830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 58934.394635243494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214526414.621811330318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           91                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           95                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         8222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       652179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           89                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       698889                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       853253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher      2462504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2855000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      5710000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      3139500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      6626250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    262133500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  18538607499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2804000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      7508750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5044095668500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     31601.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     32401.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     31373.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     34817.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     33047.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     33635.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     31881.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28425.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     31505.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     39108.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7217305.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            590356620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            313774395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2371022640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1825345260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16459444560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35019376710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50575163040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       107154483225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.922900                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130757602500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6962540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70789959500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            533236620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            283403010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2350673640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1822897080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16459444560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34908590370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50671166400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       107029411680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.323046                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 131024921499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6962540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70522626751                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 210084348500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3537                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3537                       # Transaction distribution
system.iobus.trans_dist::WriteReq              350804                       # Transaction distribution
system.iobus.trans_dist::WriteResp             350804                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        12000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  708682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          306                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         6750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 22141296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3256500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               200000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           347014000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10864000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          1802504131                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.9                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            11042500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              496000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5611050029500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1002917                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815208                       # Number of bytes of host memory used
host_op_rate                                  1002917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7076.28                       # Real time elapsed on the host
host_tick_rate                              443625259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7096920542                       # Number of instructions simulated
sim_ops                                    7096920542                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.139217                       # Number of seconds simulated
sim_ticks                                3139217203000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued       320359                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit         8494                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified       365121                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage      3337551                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                  111      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  511      0.44%      0.53% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.53% # number of callpals executed
system.cpu0.kern.callpal::swpipl                69195     59.10%     59.64% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6628      5.66%     65.30% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     65.30% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     65.30% # number of callpals executed
system.cpu0.kern.callpal::rti                    6294      5.38%     70.68% # number of callpals executed
system.cpu0.kern.callpal::callsys                 563      0.48%     71.16% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     71.16% # number of callpals executed
system.cpu0.kern.callpal::rdunique              33764     28.84%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                117072                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    671899                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    1076                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   22764     28.79%     28.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    108      0.14%     28.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3214      4.06%     32.99% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    272      0.34%     33.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  52723     66.67%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               79081                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    22763     46.52%     46.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     108      0.22%     46.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3214      6.57%     53.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     272      0.56%     53.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   22575     46.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                48932                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3121716629500     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              103051500      0.00%     99.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1708273000      0.05%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              262694000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15403840000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3139194488000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999956                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.428181                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.618758                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               5106                      
system.cpu0.kern.mode_good::user                 5107                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel             6803                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               5107                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.750551                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.857515                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1106167920000     33.03%     33.03% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        2242678228000     66.97%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     511                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued       230961                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit         8424                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified       264127                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage      2256641                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                  103      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  306      0.35%      0.46% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.46% # number of callpals executed
system.cpu1.kern.callpal::swpipl                58814     66.55%     67.01% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6503      7.36%     74.37% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.00%     74.38% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.00%     74.38% # number of callpals executed
system.cpu1.kern.callpal::rti                    6273      7.10%     81.48% # number of callpals executed
system.cpu1.kern.callpal::callsys                 469      0.53%     82.01% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     82.01% # number of callpals executed
system.cpu1.kern.callpal::rdunique              15901     17.99%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 88375                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    662037                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    1263                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   21194     30.92%     30.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3214      4.69%     35.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    254      0.37%     35.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  43886     64.02%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               68548                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    21192     46.39%     46.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3214      7.04%     53.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     254      0.56%     53.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   21019     46.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                45679                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3127261938000     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1634315500      0.05%     99.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              220122500      0.01%     99.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            10238940000      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3139355316000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999906                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.478945                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.666380                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               5016                      
system.cpu1.kern.mode_good::user                 4983                      
system.cpu1.kern.mode_good::idle                   32                      
system.cpu1.kern.mode_switch::kernel             5264                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               4983                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1315                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.952888                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.024335                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.867583                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       46221233500      1.38%      1.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        2043694692000     61.06%     62.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1257279350500     37.56%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     306                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       799988                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        35352                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      1220658                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage      7445966                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                  518      0.10%      0.10% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  565      0.11%      0.22% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.22% # number of callpals executed
system.cpu2.kern.callpal::swpipl                72201     14.43%     14.65% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6896      1.38%     16.03% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     16.03% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     16.03% # number of callpals executed
system.cpu2.kern.callpal::rti                    8258      1.65%     17.68% # number of callpals executed
system.cpu2.kern.callpal::callsys                2070      0.41%     18.09% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     18.09% # number of callpals executed
system.cpu2.kern.callpal::rdunique             409800     81.91%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                500313                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    847207                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     442                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   27123     32.33%     32.33% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     80      0.10%     32.43% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3214      3.83%     36.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    177      0.21%     36.47% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  53289     63.53%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               83883                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    27121     46.99%     46.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      80      0.14%     47.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3214      5.57%     52.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     177      0.31%     53.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   27130     47.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                57722                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3121183026500     99.43%     99.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               84670500      0.00%     99.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1700314500      0.05%     99.48% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              163304500      0.01%     99.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            16085620500      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3139216936500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999926                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.509111                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.688125                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               7880                      
system.cpu2.kern.mode_good::user                 7880                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             8823                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               7880                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.893120                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.943543                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      287833607500      9.17%      9.17% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        2851383329000     90.83%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     565                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued       411266                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit        21014                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified       545862                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage      3501130                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                  190      0.11%      0.11% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  560      0.31%      0.42% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.00%      0.42% # number of callpals executed
system.cpu3.kern.callpal::swpipl                59787     33.30%     33.72% # number of callpals executed
system.cpu3.kern.callpal::rdps                   6561      3.65%     37.38% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     4      0.00%     37.38% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     4      0.00%     37.38% # number of callpals executed
system.cpu3.kern.callpal::rti                    5822      3.24%     40.62% # number of callpals executed
system.cpu3.kern.callpal::callsys                1023      0.57%     41.19% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.00%     41.20% # number of callpals executed
system.cpu3.kern.callpal::rdunique             105566     58.80%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                179521                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    749215                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    1241                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   21185     30.66%     30.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3214      4.65%     35.31% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    418      0.60%     35.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  44281     64.08%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               69098                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    21181     46.11%     46.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3214      7.00%     53.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     418      0.91%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   21121     45.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                45934                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3126158684000     99.58%     99.58% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1622797000      0.05%     99.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              284795500      0.01%     99.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            11300595500      0.36%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3139366872000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999811                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.476977                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.664766                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel               4584                      
system.cpu3.kern.mode_good::user                 4585                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel             6381                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               4585                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.718383                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.836130                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1225916430500     36.61%     36.61% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        2123073071500     63.39%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     560                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                  1208320                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                 125                       # Number of full page size DMA writes.
system.disks.dma_write_txs                        170                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          283                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4306824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8545369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                191159426                       # Number of branches fetched
system.switch_cpus0.committedInsts         1679655757                       # Number of instructions committed
system.switch_cpus0.committedOps           1679655757                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       435909498                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           441541409                       # DTB hits
system.switch_cpus0.dtb.data_misses            548426                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       325923501                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           328274254                       # DTB read hits
system.switch_cpus0.dtb.read_misses            186530                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      109985997                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          113267155                       # DTB write hits
system.switch_cpus0.dtb.write_misses           361896                       # DTB write misses
system.switch_cpus0.idle_fraction            0.268980                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     1666485737                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         1666482928                       # ITB hits
system.switch_cpus0.itb.fetch_misses             2809                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.731020                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              6278434498                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4589663840.254416                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    170724129                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     391441732                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            391441732                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    441995028                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    329083545                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           11431890                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1688770657.745583                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   1323811634                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          1323811634                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   2346986535                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    934045122                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          328553195                       # Number of load instructions
system.switch_cpus0.num_mem_refs            442187375                       # number of memory refs
system.switch_cpus0.num_store_insts         113634180                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    109651838      6.53%      6.53% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        878443365     52.28%     58.81% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          919994      0.05%     58.86% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     58.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      161923123      9.64%     68.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       46653103      2.78%     71.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        4806444      0.29%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      26636743      1.59%     73.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     73.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1565163      0.09%     73.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     73.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1368164      0.08%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     73.32% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       196366566     11.69%     85.01% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       97459793      5.80%     90.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead    132305576      7.87%     98.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     16183416      0.96%     99.65% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       5920895      0.35%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1680204183                       # Class of executed instruction
system.switch_cpus1.Branches                164968004                       # Number of branches fetched
system.switch_cpus1.committedInsts         1507023507                       # Number of instructions committed
system.switch_cpus1.committedOps           1507023507                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       398646645                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           403682966                       # DTB hits
system.switch_cpus1.dtb.data_misses            568239                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       294239298                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           295999541                       # DTB read hits
system.switch_cpus1.dtb.read_misses            255661                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      104407347                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          107683425                       # DTB write hits
system.switch_cpus1.dtb.write_misses           312578                       # DTB write misses
system.switch_cpus1.idle_fraction            0.333361                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     1495631302                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         1495629340                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1962                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.666639                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              6278735504                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4185650862.713691                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    145752045                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     362376630                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            362376630                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    414850926                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    305491193                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           10896051                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2093084641.286309                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   1182129691                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          1182129691                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   2118422485                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    830920277                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          296333255                       # Number of load instructions
system.switch_cpus1.num_mem_refs            404333739                       # number of memory refs
system.switch_cpus1.num_store_insts         108000484                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass     95980087      6.37%      6.37% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        772904389     51.27%     57.63% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          673286      0.04%     57.68% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     57.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      150128814      9.96%     67.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       41435327      2.75%     70.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        5926295      0.39%     70.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      26814720      1.78%     72.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1958660      0.13%     72.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     72.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       1309102      0.09%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     72.77% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       177627029     11.78%     84.56% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       91978885      6.10%     90.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead    118779392      7.88%     98.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     16024320      1.06%     99.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       6051440      0.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1507591746                       # Class of executed instruction
system.switch_cpus2.Branches                219889428                       # Number of branches fetched
system.switch_cpus2.committedInsts         2123642020                       # Number of instructions committed
system.switch_cpus2.committedOps           2123642020                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       562708741                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_hits           569981054                       # DTB hits
system.switch_cpus2.dtb.data_misses            323498                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       404831918                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           407690619                       # DTB read hits
system.switch_cpus2.dtb.read_misses            221391                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      157876823                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          162290435                       # DTB write hits
system.switch_cpus2.dtb.write_misses           102107                       # DTB write misses
system.switch_cpus2.idle_fraction            0.069135                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2106521083                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2106501112                       # ITB hits
system.switch_cpus2.itb.fetch_misses            19971                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.930865                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              6278434406                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      5844374475.000138                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    188448397                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     472209506                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            472209506                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    557391432                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    401364038                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           22539578                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      434059930.999862                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   1651363398                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          1651363398                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   2886692739                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1188362978                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          408364679                       # Number of load instructions
system.switch_cpus2.num_mem_refs            570762779                       # number of memory refs
system.switch_cpus2.num_store_insts         162398100                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    154706372      7.28%      7.28% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1066979449     50.24%     57.52% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         9904903      0.47%     57.99% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      210895019      9.93%     67.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       49473320      2.33%     70.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        5593552      0.26%     70.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      46318634      2.18%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        3922222      0.18%     72.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     72.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        834333      0.04%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     72.91% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       274932249     12.94%     85.86% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      141056566      6.64%     92.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead    133826321      6.30%     98.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     21346105      1.01%     99.80% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       4176474      0.20%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2123965519                       # Class of executed instruction
system.switch_cpus3.Branches                163223756                       # Number of branches fetched
system.switch_cpus3.committedInsts         1552932805                       # Number of instructions committed
system.switch_cpus3.committedOps           1552932805                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       428929585                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           432950542                       # DTB hits
system.switch_cpus3.dtb.data_misses            559402                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       311958497                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           313678432                       # DTB read hits
system.switch_cpus3.dtb.read_misses            347481                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      116971088                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          119272110                       # DTB write hits
system.switch_cpus3.dtb.write_misses           211921                       # DTB write misses
system.switch_cpus3.idle_fraction            0.311379                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     1542711487                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         1542704684                       # ITB hits
system.switch_cpus3.itb.fetch_misses             6803                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.688621                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              6278735690                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      4323668645.460998                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    144436657                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     363409460                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            363409460                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    408529546                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    306735754                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           11994214                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1955067044.539002                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1221481049                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1221481049                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2164645294                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    857673047                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          314199947                       # Number of load instructions
system.switch_cpus3.num_mem_refs            433689336                       # number of memory refs
system.switch_cpus3.num_store_insts         119489389                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass    104904463      6.75%      6.75% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        780865013     50.27%     57.02% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         3628435      0.23%     57.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     57.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      150241329      9.67%     66.92% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       36675981      2.36%     69.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        3151745      0.20%     69.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      30716769      1.98%     71.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        2356356      0.15%     71.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       1036063      0.07%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       195126726     12.56%     84.24% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       99479055      6.40%     90.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead    119218687      7.67%     98.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     20012530      1.29%     99.61% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       6079055      0.39%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1553492207                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      2524724                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        28950                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37053994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       176762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     75899330                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         205712                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2923                       # Transaction distribution
system.membus.trans_dist::ReadResp            2075516                       # Transaction distribution
system.membus.trans_dist::WriteReq              17248                       # Transaction distribution
system.membus.trans_dist::WriteResp             17249                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2689879                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1550644                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            16540                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8132                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2188682                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2188025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2072593                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18880                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          421                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        38147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        38147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        40343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12767610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12807953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12846100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1212352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1212352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       127483                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    443605952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    443733435                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               444945787                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            23287                       # Total snoops (count)
system.membus.snoopTraffic                      13504                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4324998                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000162                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012739                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4324296     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     702      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4324998                       # Request fanout histogram
system.membus.reqLayer0.occupancy            41488998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         19365982758                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1328436                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22780863998                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        19042                       # number of demand (read+write) misses
system.iocache.demand_misses::total             19042                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        19042                       # number of overall misses
system.iocache.overall_misses::total            19042                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2240449925                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2240449925                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2240449925                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2240449925                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        19042                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           19042                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        19042                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          19042                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117658.330270                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117658.330270                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117658.330270                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117658.330270                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           325                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   29                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    11.206897                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18880                       # number of writebacks
system.iocache.writebacks::total                18880                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        19042                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        19042                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        19042                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        19042                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1287182082                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1287182082                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1287182082                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1287182082                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67597.000420                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67597.000420                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67597.000420                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67597.000420                       # average overall mshr miss latency
system.iocache.replacements                     19042                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          162                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              162                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     26171884                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     26171884                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          162                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            162                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 161554.839506                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 161554.839506                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          162                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     18071884                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18071884                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 111554.839506                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 111554.839506                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18880                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18880                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2214278041                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2214278041                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18880                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18880                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117281.675900                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117281.675900                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18880                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18880                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1269110198                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1269110198                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67219.819809                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67219.819809                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  19042                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                19042                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               171378                       # Number of tag accesses
system.iocache.tags.data_accesses              171378                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2474                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1237                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 178853841.956346                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 369407817.428702                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1237    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974643500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1237                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3129065639500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 221242202500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2928                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1464                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 810605195.355191                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 342465195.363792                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1464    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       173000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974644500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1464                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2163590134000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1186726006000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2601                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1301                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 810543702.152191                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 331491347.817189                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1301    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973868500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1301                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2295948053000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1054517356500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         2966                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1484                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 845942032.008086                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 299528912.975588                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1484    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974644500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1484                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2095175036500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1255377975500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3350779775000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2237007141                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2261117259                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2237007141                       # number of overall hits
system.cpu2.icache.overall_hits::total     2261117259                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1010370                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1405233                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1010370                       # number of overall misses
system.cpu2.icache.overall_misses::total      1405233                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  27433818000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  27433818000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  27433818000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  27433818000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2238017511                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2262522492                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2238017511                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2262522492                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000451                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000621                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000451                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000621                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 27152.249176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19522.611553                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 27152.249176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19522.611553                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            46685                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      1985822                       # number of writebacks
system.cpu2.icache.writebacks::total          1985822                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         6363                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6363                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         6363                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6363                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1004007                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1004007                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       587625                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1004007                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1591632                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  26266983000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  26266983000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   8676115501                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  26266983000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  34943098501                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000449                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000444                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000449                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000703                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 26162.151260                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26162.151260                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14764.714743                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 26162.151260                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21954.257329                       # average overall mshr miss latency
system.cpu2.icache.replacements               1985822                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2237007141                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2261117259                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1010370                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1405233                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  27433818000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  27433818000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2238017511                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2262522492                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000621                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 27152.249176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19522.611553                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         6363                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6363                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1004007                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1004007                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  26266983000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  26266983000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000444                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 26162.151260                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26162.151260                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       587625                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       587625                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   8676115501                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   8676115501                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14764.714743                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 14764.714743                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.379008                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2263052980                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1985983                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1139.512765                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   193.892597                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   107.848547                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   197.637865                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.378696                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.210642                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.386011                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975350                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          184                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           71                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           61                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.359375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4527031479                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4527031479                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    590780042                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       598061712                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    590780042                       # number of overall hits
system.cpu2.dcache.overall_hits::total      598061712                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9893606                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10184373                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9893606                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10184373                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 269537124500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 269537124500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 269537124500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 269537124500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    600673648                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    608246085                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    600673648                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    608246085                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.016471                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016744                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016744                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 27243.567664                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26465.755378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 27243.567664                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26465.755378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      8641694                       # number of writebacks
system.cpu2.dcache.writebacks::total          8641694                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9893606                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9893606                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9893606                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9893606                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        12890                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        12890                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 259643518500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 259643518500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 259643518500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 259643518500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    599310500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    599310500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.016471                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016266                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.016471                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016266                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26243.567664                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26243.567664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26243.567664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26243.567664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 46494.220326                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 46494.220326                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              10052662                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    418979600                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      423466258                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      5495064                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5647900                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 128133963500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 128133963500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    424474664                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    429114158                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.012946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013162                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 23318.011128                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22687.009951                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      5495064                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5495064                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3343                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3343                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 122638899500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 122638899500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    599310500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    599310500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.012946                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012806                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 22318.011128                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22318.011128                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179273.257553                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179273.257553                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    171800442                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     174595454                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4398542                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4536473                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 141403161000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 141403161000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    176198984                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    179131927                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.024963                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025325                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 32147.734636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31170.286035                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4398542                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4398542                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         9547                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         9547                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 137004619000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 137004619000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.024963                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.024555                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 31147.734636                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31147.734636                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       674809                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       726129                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        16800                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        32223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    347718000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    347718000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       691609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       758352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.024291                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.042491                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 20697.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10790.987804                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        16800                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        16800                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    330918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    330918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.024291                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.022153                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 19697.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19697.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       688177                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       731550                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         2964                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        25149                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     17815000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17815000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       691141                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       756699                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.004289                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.033235                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6010.458839                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   708.378067                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         2964                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2964                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     14852000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     14852000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.004289                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003917                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5010.796221                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5010.796221                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          898.874460                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          609669075                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10177005                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            59.906532                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   290.617797                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   608.256663                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.283806                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.594001                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.877807                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          988                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          372                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1229700265                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1229700265                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3350779775000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1554084772                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1568356513                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1554084772                       # number of overall hits
system.cpu3.icache.overall_hits::total     1568356513                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       334335                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        673330                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       334335                       # number of overall misses
system.cpu3.icache.overall_misses::total       673330                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   9329145500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   9329145500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   9329145500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   9329145500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1554419107                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1569029843                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1554419107                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1569029843                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000215                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000429                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000215                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000429                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 27903.586223                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13855.235174                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 27903.586223                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13855.235174                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches            14853                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       876754                       # number of writebacks
system.cpu3.icache.writebacks::total           876754                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         2598                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2598                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         2598                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2598                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       331737                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       331737                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       206539                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       331737                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       538276                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   8908465000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   8908465000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   3889231548                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   8908465000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  12797696548                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000343                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 26853.998800                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26853.998800                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18830.494715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 26853.998800                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23775.343036                       # average overall mshr miss latency
system.cpu3.icache.replacements                876754                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1554084772                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1568356513                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       334335                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       673330                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   9329145500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   9329145500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1554419107                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1569029843                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000429                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 27903.586223                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13855.235174                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         2598                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2598                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       331737                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       331737                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   8908465000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   8908465000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 26853.998800                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26853.998800                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       206539                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       206539                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   3889231548                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   3889231548                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18830.494715                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 18830.494715                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.485045                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1567478072                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           876759                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1787.809503                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   201.779112                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   113.680844                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   192.025090                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.394100                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.222033                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.375049                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991182                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          326                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1           65                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4          112                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.363281                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.636719                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3138936957                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3138936957                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    425597913                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       430230102                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    425597913                       # number of overall hits
system.cpu3.dcache.overall_hits::total      430230102                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      7635458                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7837469                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      7635458                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7837469                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 173191428000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 173191428000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 173191428000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 173191428000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    433233371                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    438067571                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    433233371                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    438067571                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.017624                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.017624                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017891                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 22682.519896                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 22097.877261                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 22682.519896                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 22097.877261                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6563618                       # number of writebacks
system.cpu3.dcache.writebacks::total          6563618                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      7635458                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7635458                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      7635458                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7635458                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         4159                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4159                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 165555971000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 165555971000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 165555971000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 165555971000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data     10149000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10149000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017624                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017430                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017624                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017430                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 21682.520027                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21682.520027                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 21682.520027                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21682.520027                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2440.250060                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  2440.250060                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               7748828                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    310712322                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      313503401                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3211560                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3321172                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  86167218500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86167218500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    313923882                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    316824573                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.010230                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010483                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 26830.331210                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25944.822641                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3211560                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3211560                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           60                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           60                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  82955658500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  82955658500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     10149000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     10149000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.010230                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010137                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 25830.331210                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25830.331210                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169150                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169150                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    114885591                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     116726701                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4423898                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4516297                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  87024209500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  87024209500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    119309489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    121242998                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.037079                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.037250                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 19671.386976                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 19268.929723                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4423898                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4423898                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         4099                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4099                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  82600312500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  82600312500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.037079                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036488                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 18671.387202                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18671.387202                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       107684                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       163441                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data         6968                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        20849                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    166150000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    166150000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       114652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       184290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.060775                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.113131                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 23844.718714                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7969.207156                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data         6968                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         6968                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    159182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    159182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.060775                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.037810                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 22844.718714                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22844.718714                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       111921                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       160427                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         2556                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        20818                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     16569500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16569500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       114477                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       181245                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.022328                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.114861                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6482.589984                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   795.921798                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         2556                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2556                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     14017500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14017500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.022328                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.014102                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5484.154930                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5484.154930                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          965.580264                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          438326743                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7818459                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            56.063061                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   402.149372                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   563.430891                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.392724                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.550225                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.942949                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        884685672                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       884685672                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3350779775000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1680738806                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1752781953                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1680738806                       # number of overall hits
system.cpu0.icache.overall_hits::total     1752781953                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       274747                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        776182                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       274747                       # number of overall misses
system.cpu0.icache.overall_misses::total       776182                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   6074522000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6074522000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   6074522000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6074522000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1681013553                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1753558135                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1681013553                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1753558135                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000163                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000443                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000163                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000443                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 22109.511660                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  7826.156752                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 22109.511660                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  7826.156752                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             8107                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       982326                       # number of writebacks
system.cpu0.icache.writebacks::total           982326                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         2080                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2080                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         2080                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2080                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       272667                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       272667                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       208771                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       272667                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       481438                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   5726679000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5726679000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   3541033914                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   5726679000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9267712914                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000155                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 21002.464545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21002.464545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 16961.330424                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 21002.464545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19250.065250                       # average overall mshr miss latency
system.cpu0.icache.replacements                982326                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1680738806                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1752781953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       274747                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       776182                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   6074522000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6074522000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1681013553                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1753558135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000163                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 22109.511660                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  7826.156752                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         2080                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2080                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       272667                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       272667                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   5726679000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5726679000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 21002.464545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21002.464545                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       208771                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       208771                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   3541033914                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   3541033914                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 16961.330424                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 16961.330424                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.787303                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1752436639                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           982361                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1783.902902                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   206.039338                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   114.202188                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   191.545778                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.402421                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.223051                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.374113                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          157                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4          113                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.306641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3508099143                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3508099143                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    432313953                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       447039601                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    432313953                       # number of overall hits
system.cpu0.dcache.overall_hits::total      447039601                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9440179                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12023520                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9440179                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12023520                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 175017086000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 175017086000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 175017086000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 175017086000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    441754132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    459063121                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    441754132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    459063121                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.021370                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026191                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.021370                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026191                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 18539.594006                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14556.226962                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 18539.594006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14556.226962                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9982542                       # number of writebacks
system.cpu0.dcache.writebacks::total          9982542                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9440179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9440179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9440179                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9440179                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7355                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7355                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 165576907000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 165576907000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 165576907000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 165576907000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    551175000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    551175000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.021370                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020564                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.021370                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020564                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 17539.594006                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17539.594006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 17539.594006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17539.594006                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 74938.817131                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 74938.817131                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11972486                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    325194459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      334964612                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3267282                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5562186                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  61649051000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61649051000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    328461741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    340526798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.009947                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 18868.604240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11083.601124                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3267282                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3267282                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2302                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2302                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  58381769000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  58381769000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    551175000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    551175000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.009947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 17868.604240                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17868.604240                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239433.101651                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239433.101651                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    107119494                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     112074989                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      6172897                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6461334                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 113368035000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 113368035000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    113292391                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    118536323                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.054486                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18365.450614                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17545.608229                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      6172897                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6172897                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         5053                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         5053                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 107195138000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 107195138000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.054486                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17365.450614                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17365.450614                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        65044                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       271474                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         9492                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        21997                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    187204500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    187204500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        74536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       293471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.127348                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074955                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 19722.345133                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8510.455971                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         9492                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         9492                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    177712500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    177712500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.127348                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032344                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 18722.345133                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18722.345133                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        70758                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       278489                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         3122                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        14113                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     23763500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     23763500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        73880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       292602                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.042258                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048233                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  7611.627162                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  1683.802168                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         3122                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3122                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     20642500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20642500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.042258                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.010670                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  6611.947470                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6611.947470                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1001.634966                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          459238605                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12017177                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            38.215182                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   406.650611                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   594.984356                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.397120                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.581039                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978159                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          972                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          574                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        931316537                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       931316537                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3350779775000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1508647939                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1513663224                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1508647939                       # number of overall hits
system.cpu1.icache.overall_hits::total     1513663224                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       195882                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        233613                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       195882                       # number of overall misses
system.cpu1.icache.overall_misses::total       233613                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   4365919500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4365919500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   4365919500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4365919500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1508843821                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1513896837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1508843821                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1513896837                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000130                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000130                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 22288.518087                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18688.683849                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 22288.518087                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18688.683849                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             6348                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks       358701                       # number of writebacks
system.cpu1.icache.writebacks::total           358701                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1138                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1138                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1138                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1138                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       194744                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       194744                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       126763                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       194744                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       321507                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   4129863500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   4129863500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   2155010211                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   4129863500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   6284873711                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000129                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000129                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000129                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000212                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 21206.627675                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21206.627675                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17000.309325                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 21206.627675                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19548.170681                       # average overall mshr miss latency
system.cpu1.icache.replacements                358701                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1508647939                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1513663224                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       195882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       233613                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   4365919500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4365919500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1508843821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1513896837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000130                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 22288.518087                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18688.683849                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1138                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1138                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       194744                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       194744                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   4129863500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   4129863500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 21206.627675                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21206.627675                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       126763                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       126763                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   2155010211                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   2155010211                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17000.309325                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 17000.309325                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.838014                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1497130482                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           358726                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4173.465213                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   201.139651                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   125.762352                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   179.936011                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.392851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.245630                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.351438                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.989918                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          211                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1           76                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.412109                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3028152912                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3028152912                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    394595327                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       396241553                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    394595327                       # number of overall hits
system.cpu1.dcache.overall_hits::total      396241553                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      9497017                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9531737                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      9497017                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9531737                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 186407938000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186407938000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 186407938000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186407938000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    404092344                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    405773290                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    404092344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    405773290                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.023502                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023490                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.023502                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023490                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 19628.051419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19556.554907                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 19628.051419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19556.554907                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8644244                       # number of writebacks
system.cpu1.dcache.writebacks::total          8644244                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9497017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9497017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9497017                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9497017                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         3866                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3866                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 176910922000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 176910922000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 176910922000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 176910922000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      2705500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2705500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.023502                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.023405                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.023502                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.023405                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18628.051524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18628.051524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 18628.051524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18628.051524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   699.818934                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   699.818934                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               9505827                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    292637156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      293690556                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3638228                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3660992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  75004900000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  75004900000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    296275384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    297351548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012312                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 20615.777791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20487.589156                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      3638228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3638228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           16                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  71366672000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71366672000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      2705500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      2705500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012235                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 19615.777791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19615.777791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 169093.750000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169093.750000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    101958171                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     102550997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      5858789                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5870745                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 111403038000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 111403038000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    107816960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    108421742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.054340                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054147                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 19014.686824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 18975.962676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      5858789                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5858789                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         3850                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3850                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 105544250000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 105544250000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.054340                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.054037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 18014.686994                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18014.686994                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        47650                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        59494                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         5847                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6821                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    117149500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    117149500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        53497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        66315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.109296                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.102858                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 20035.830340                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17174.827738                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         5847                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5847                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    111302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    111302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.109296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.088170                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 19035.830340                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19035.830340                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        51542                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        62810                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         1875                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3345                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     13317500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13317500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        53417                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        66155                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.035101                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.050563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  7102.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  3981.315396                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         1875                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1875                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     11449500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11449500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.035101                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.028343                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  6106.400000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6106.400000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        38500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        38500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        31500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        31500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5611050029500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          935.994653                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          405610879                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9529691                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            42.562857                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   366.839847                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   569.154807                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.358242                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.555815                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914057                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          979                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.956055                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        821342190                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       821342190                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2923                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17566206                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17248                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     34348183                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2471737                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5465817                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26942                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9705                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36647                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         20398475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        20398473                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2471737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15091627                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          490                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1425468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28290750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       933048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     28419270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3468180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     26869181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1588515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22832950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             113827362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     60819968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1154254879                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     39810048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1156950776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    147975680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1082586196                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     67776640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    899358736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4609532923                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4496140                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176623616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42403958                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076855                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396628                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40528371     95.58%     95.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 937540      2.21%     97.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 495144      1.17%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 440480      1.04%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2423      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42403958                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72306685011                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13451650297                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1735356401                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11438502409                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         795218511                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14163171064                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         713592217                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       14227480471                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         467294915                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            38483                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher       196144                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher       118419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       371509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher       188324                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       237773                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8690757                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       163624                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      8599797                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       586965                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7610038                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst       260336                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      6588038                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33611724                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher       196144                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher       118419                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       371509                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher       188324                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       237773                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8690757                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       163624                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      8599797                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       586965                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7610038                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst       260336                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      6588038                       # number of overall hits
system.l2.overall_hits::total                33611724                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher        12627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         7660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher        21653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher        18215                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst        28612                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       715523                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        21313                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       859178                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst       175933                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1328065                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst        62630                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      1009889                       # number of demand (read+write) misses
system.l2.demand_misses::total                4261298                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher        12627                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         7660                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher        21653                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher        18215                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst        28612                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       715523                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        21313                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       859178                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst       175933                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1328065                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst        62630                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      1009889                       # number of overall misses
system.l2.overall_misses::total               4261298                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher   1139094628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    687298973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher   1915361908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher   1611887239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst   2489783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  59787754000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   1826540000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  71385752000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  14882908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 109641356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst   5340548500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  84216991000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     354925275248                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher   1139094628                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    687298973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher   1915361908                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher   1611887239                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   2489783000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  59787754000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   1826540000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  71385752000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  14882908000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 109641356000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst   5340548500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  84216991000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    354925275248                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher       208771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher       126079                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       393162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher       206539                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       266385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9406280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       184937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9458975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       762898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      8938103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst       322966                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      7597927                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37873022                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher       208771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher       126079                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       393162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher       206539                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       266385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9406280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       184937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9458975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       762898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      8938103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst       322966                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      7597927                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37873022                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.060483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.060756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.055074                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.088192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.107408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.076069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.115245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.090832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.230611                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.148585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.193921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.132916                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.060483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.060756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.055074                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.088192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.107408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.076069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.115245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.090832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.230611                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.148585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.193921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.132916                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 90211.026214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 89725.714491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88457.114857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 88492.299698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 87018.838250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 83558.116231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 85700.746024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 83086.103229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 84594.180739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 82557.221220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 85271.411464                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 83392.324305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83290.414153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 90211.026214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 89725.714491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88457.114857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 88492.299698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 87018.838250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 83558.116231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 85700.746024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 83086.103229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 84594.180739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 82557.221220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 85271.411464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 83392.324305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83290.414153                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2670999                       # number of writebacks
system.l2.writebacks::total                   2670999                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 691                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                691                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher        12602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         7630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher        21633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher        18167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst        28554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       715436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        21262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       859119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst       175851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1327997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst        62552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      1009804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4260607                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher        12602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         7630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher        21633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher        18167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst        28554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       715436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        21262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       859119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst       175851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1327997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst        62552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      1009804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4260607                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         6814                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         3640                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         5800                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         3917                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        20171                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher   1011735136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    609042486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher   1697793916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher   1427773755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   2200823500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  52628388000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   1610429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  62790605000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst  13119032500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  96357496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst   4709999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  74113638501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 312276757794                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher   1011735136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    609042486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher   1697793916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher   1427773755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   2200823500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  52628388000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   1610429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  62790605000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst  13119032500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  96357496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst   4709999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  74113638501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 312276757794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data    469355000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data      2505500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    133098500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data      8768500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    613727500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.060363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.060518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.055023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.087959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.107191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.076059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.114969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.090826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.230504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.148577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.193680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.132905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.060363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.060518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.055023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.087959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.107191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.076059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.114969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.090826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.230504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.148577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.193680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.132905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112497                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80283.695921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79822.082045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78481.667637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78591.608686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 77075.838762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 73561.280115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 75742.145612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 73087.203286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74603.115706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 72558.519334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75297.344609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 73394.082912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73293.959709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80283.695921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79822.082045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78481.667637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78591.608686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 77075.838762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 73561.280115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 75742.145612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 73087.203286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74603.115706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 72558.519334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75297.344609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 73394.082912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73293.959709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 68880.980335                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   688.324176                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 22948.017241                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2238.575440                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 30426.230727                       # average overall mshr uncacheable latency
system.l2.replacements                        4384802                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         2069                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          782                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data           56                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2923                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    469355000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      2505500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    133098500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      8768500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    613727500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226851.135814                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 156593.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 170202.685422                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 156580.357143                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209964.933288                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         4745                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         3624                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         5018                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         3861                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        17248                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     31677184                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         31677184                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     31677184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     31677184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1581677                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1581677                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1581677                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1581677                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15198                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15198                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         3139                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         1630                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         3363                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         2419                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10551                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          285                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          488                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data         1147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          388                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2308                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1462000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data      7991500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data     32127500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      2431000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     44012000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         3424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         2118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         4510                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         2807                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12859                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.083236                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.230406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.254324                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.138226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.179485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  5129.824561                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 16376.024590                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 28010.026155                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  6265.463918                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19069.324090                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          285                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          488                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data         1147                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          388                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2308                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      5542000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      9586500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data     22369500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      7562000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     45060000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.083236                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.230406                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.254324                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.138226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.179485                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19445.614035                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19644.467213                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19502.615519                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19489.690722                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19523.396880                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          520                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data          230                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          439                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          384                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1573                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           87                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       411000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       234000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       297000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1089500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          607                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          302                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          462                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          417                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1788                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.143328                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.238411                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.049784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.079137                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.120246                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  4724.137931                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  2048.611111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 10173.913043                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data         9000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5067.441860                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           87                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           72                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          215                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      1701500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      1426500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       448500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       652500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4229000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.143328                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.238411                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.049784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.079137                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.120246                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19557.471264                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19669.767442                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      5703680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      5357606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      3137417                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      4001433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              18200136                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       455096                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       483275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       844888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       404917                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2188176                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  37833914000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  39765130500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  68782337500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  33408504500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  179789886500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      6158776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      5840881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      3982305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      4406350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          20388312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.073894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.082740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.212161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.091894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.107325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 83133.918997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 82282.614453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 81410.006415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 82507.043419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82164.271293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       455096                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       483275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       844888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       404917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2188176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  33282954000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  34932390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  60333457500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  29359344001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 157908146001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.073894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.082740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.212161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.091894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.107325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73133.918997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 72282.635146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 71410.006415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 72507.066883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72164.280205                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher       196144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher       118419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       371509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher       188324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       237773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       163624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       586965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst       260336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2123094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher        12627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         7660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher        21653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher        18215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst        28612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        21313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst       175933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst        62630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           348643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher   1139094628                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    687298973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher   1915361908                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher   1611887239                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   2489783000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   1826540000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  14882908000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst   5340548500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  29893422248                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher       208771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher       126079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       393162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher       206539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       266385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       184937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       762898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst       322966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2471737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.060483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.060756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.055074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.088192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.107408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.115245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.230611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.193921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.141052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 90211.026214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 89725.714491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88457.114857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 88492.299698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 87018.838250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 85700.746024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 84594.180739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 85271.411464                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85742.212659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher        12602                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         7630                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher        21633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher        18167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst        28554                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        21262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst       175851                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst        62552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       348251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher   1011735136                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    609042486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher   1697793916                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher   1427773755                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   2200823500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   1610429500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst  13119032500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst   4709999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  26386630293                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.060363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.060518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.055023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.087959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.107191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.114969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.230504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.193680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.140893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 80283.695921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79822.082045                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78481.667637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78591.608686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 77075.838762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 75742.145612                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 74603.115706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 75297.344609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75769.000787                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2987077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      3242191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      4472621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      2586605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13288494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       260427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       375903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       483177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       604972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1724479                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  21953840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  31620621500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  40859018500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  50808486500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 145241966500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      3247504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      3618094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      4955798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      3191577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15012973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.080193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.103895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.097497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.189553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84299.400600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84119.098544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 84563.252183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 83984.856324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84223.679442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           87                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           59                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           68                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           85                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          299                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       260340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       375844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       483109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       604887                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1724180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  19345434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  27858214500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  36024038500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  44754294500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127981981500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.080166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.103879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.097484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.189526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74308.342936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74121.748651                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74567.102869                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 73987.859716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74227.738113                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.935495                       # Cycle average of tags in use
system.l2.tags.total_refs                    73425749                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4385228                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.743884                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     908.919138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.481642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.305506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   119.390340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.540433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.288420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    69.597827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.631800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   176.445765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.451936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.168083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   141.862541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   222.066222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  5711.827729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   150.035497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  6426.893185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1214.696671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 10650.874963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   401.507838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  6552.949957                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.003644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.005385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.004329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.006777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.174311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.004579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.196133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.037070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.325039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.012253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.199980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           894                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28713                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.027283                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.972717                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 599140804                       # Number of tag accesses
system.l2.tags.data_accesses                599140804                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       806528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       488320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher      1384512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher      1162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst      1827456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     45786624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      1360768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     54978688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst     11253760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     84984576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst      4003328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     64624832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          272666112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst      1827456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      1360768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst     11253760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst      4003328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18445312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    172152256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       172152256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher        12602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         7630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher        21633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher        18167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst        28554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data       715416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        21262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       859042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst       175840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1327884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst        62552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data      1009763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4260408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2689879                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2689879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       256920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       155555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       441037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       370375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       582137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     14585363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       433474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17513502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      3584894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     27071901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1275263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     20586289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           1284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86857995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       582137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       433474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      3584894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1275263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5875768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       54839231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54839231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       54839231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       256920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       155555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       441037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       370375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       582137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     14585363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       433474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17513502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      3584894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     27071901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1275263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     20586289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          1284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141697226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2689831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples     12602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      7630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples     21633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples     18167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     28554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    711045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     21262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    851952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples    175840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1324996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples     62552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1006101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023905845750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       160263                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       160263                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11795270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2534744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4260409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2689879                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4260409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2689879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18012                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    48                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            212468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            251120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            237863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            222769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            253208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            274923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            252791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            276741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            299685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           296709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           284376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           319591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           326674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           271998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           238609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            150562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            157678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            165527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            165077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            138347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            170568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            145555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            165507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            179949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           174721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           194200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           216899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           171701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           160278                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58629483549                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21211985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            138174427299                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13819.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32569.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2861449                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1493083                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4260409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2689879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4017367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  212817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  53898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  55894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 149019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 159666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 160998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 161463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 162005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 162550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 162278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 162334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 162899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 163092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 162409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 162481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 162635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 160483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     51                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2577692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.116067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.123738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.908941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1347545     52.28%     52.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       750578     29.12%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       189005      7.33%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        89647      3.48%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51015      1.98%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35379      1.37%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26349      1.02%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19540      0.76%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68634      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2577692                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       160263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.471425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.949850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         127737     79.70%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         29563     18.45%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2339      1.46%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          409      0.26%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          131      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           35      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           22      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        160263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       160263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.783855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.710986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.719094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        159571     99.57%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           406      0.25%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            29      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            16      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            76      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            18      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            15      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             7      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            11      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             9      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             8      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            59      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-251            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        160263                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              271513408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1152768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               172149184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               272666176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            172152256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        86.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3139217262000                       # Total gap between requests
system.mem_ctrls.avgGap                     451667.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       806528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       488320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher      1384512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher      1162688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst      1827456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     45506880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      1360768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     54524928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst     11253760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     84799744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst      4003328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     64390464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    172149184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 256920.100727416924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 155554.703106664907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 441037.338441216503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 370375.136479525710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 582137.482635348570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 14496250.834925103933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 433473.669391075906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17368956.804866235703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 3584893.708293048199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 27013022.201509643346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1275263.144001062028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 20511630.714327480644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 1284.396631155949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 54838251.980616457760                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher        12602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         7630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher        21633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher        18167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst        28554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data       715416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        21262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       859042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst       175840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1327884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst        62552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data      1009764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2689879                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    480727279                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    287121693                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    790027488                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    664432548                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst   1022677217                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  23425011800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    733913341                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  27741877083                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst   5905823007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  42120625243                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst   2138069757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  32858955708                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      5165135                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 75108431390539                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     38146.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     37630.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     36519.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     36573.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     35815.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     32743.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     34517.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     32293.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     33586.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     31720.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     34180.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     32541.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     81986.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27922605.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9757888140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5186425365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16524694620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7507492740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     247806867360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     525759317760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     762714717120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1575257403105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.799430                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1976922362009                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 104825240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1057469600991                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8646861300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4595915775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13766019960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6533425080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     247806867360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     498594022350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     785590755360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1565533867185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.701990                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2036654854820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 104825240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 997737108180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3139217203000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3085                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3085                       # Transaction distribution
system.iobus.trans_dist::WriteReq               36129                       # Transaction distribution
system.iobus.trans_dist::WriteResp              36129                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        30096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         5262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        40344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        38084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        38084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   78428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       120384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1189                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         2631                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       127484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1213200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1213200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1340684                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             32795001                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               214000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            19396000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            23095000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            98562925                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3360500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4261001                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              859000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5642148607500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              356134047                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815208                       # Number of bytes of host memory used
host_op_rate                                356132604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.99                       # Real time elapsed on the host
host_tick_rate                             1555844818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7118317916                       # Number of instructions simulated
sim_ops                                    7118317916                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031099                       # Number of seconds simulated
sim_ticks                                 31098578000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         6948                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           98                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         7111                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage        62601                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                   45      0.78%      0.78% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   75      1.30%      2.08% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.03%      2.12% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5244     90.93%     93.05% # number of callpals executed
system.cpu0.kern.callpal::rdps                     92      1.60%     94.64% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     4      0.07%     94.71% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     5      0.09%     94.80% # number of callpals executed
system.cpu0.kern.callpal::rti                     149      2.58%     97.38% # number of callpals executed
system.cpu0.kern.callpal::callsys                  67      1.16%     98.54% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.09%     98.63% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 79      1.37%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5767                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      6533                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      49                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    2472     45.37%     45.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      5      0.09%     45.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     32      0.59%     46.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     19      0.35%     46.39% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2921     53.61%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5449                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2468     49.63%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       5      0.10%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      32      0.64%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      19      0.38%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2449     49.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4973                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             29092277500     95.13%     95.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3838000      0.01%     95.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               13786000      0.05%     95.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               16313500      0.05%     95.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1454619500      4.76%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         30580834500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998382                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.838412                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.912645                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 98                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              225                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.435556                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.605590                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       26730129000     90.83%     90.83% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          2697791500      9.17%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      75                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         4236                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           95                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         4419                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        43965                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    3      0.19%      0.19% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  114      7.20%      7.39% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.32%      7.71% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1054     66.58%     74.29% # number of callpals executed
system.cpu1.kern.callpal::rdps                     71      4.49%     78.77% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.13%     78.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.13%     79.03% # number of callpals executed
system.cpu1.kern.callpal::rti                     185     11.69%     90.71% # number of callpals executed
system.cpu1.kern.callpal::callsys                  64      4.04%     94.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.13%     94.88% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 81      5.12%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1583                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      2218                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     459     35.25%     35.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     32      2.46%     37.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     32      2.46%     40.17% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    779     59.83%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1302                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      457     48.11%     48.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      32      3.37%     51.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      32      3.37%     54.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     429     45.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  950                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             30301385500     99.10%     99.10% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               12804500      0.04%     99.15% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               26354000      0.09%     99.23% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              235026000      0.77%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         30575570000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995643                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.550706                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.729647                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                130                      
system.cpu1.kern.mode_good::user                  125                      
system.cpu1.kern.mode_good::idle                    6                      
system.cpu1.kern.mode_switch::kernel              209                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                125                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 90                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.622010                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.066667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.615566                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         598204500      2.02%      2.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           269608500      0.91%      2.93% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         28761339500     97.07%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     114                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued        16704                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit          449                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified        76126                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage       144786                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                   47      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   93      0.11%      0.16% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.16% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5002      5.84%      6.00% # number of callpals executed
system.cpu2.kern.callpal::rdps                     84      0.10%      6.10% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      6.10% # number of callpals executed
system.cpu2.kern.callpal::rti                     187      0.22%      6.32% # number of callpals executed
system.cpu2.kern.callpal::callsys                  48      0.06%      6.38% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%      6.38% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80220     93.62%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 85686                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                     90259                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                    2385     45.51%     45.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      2      0.04%     45.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     32      0.61%     46.16% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     20      0.38%     46.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2802     53.46%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5241                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2383     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       2      0.04%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      32      0.66%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      20      0.42%     50.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2378     49.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4815                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             29789458000     95.79%     95.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1820000      0.01%     95.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               16223000      0.05%     95.85% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               15790000      0.05%     95.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1275217000      4.10%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         31098508000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999161                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.848680                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.918718                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                170                      
system.cpu2.kern.mode_good::user                  170                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              280                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                170                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.607143                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.755556                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        6554157000     21.08%     21.08% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         24544351000     78.92%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      93                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         2401                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         2425                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        25751                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   46      3.80%      3.88% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  867     71.53%     75.41% # number of callpals executed
system.cpu3.kern.callpal::rdps                     64      5.28%     80.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     2      0.17%     80.86% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     2      0.17%     81.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     110      9.08%     90.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  50      4.13%     94.22% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 70      5.78%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1212                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1335                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     324     31.24%     31.24% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     32      3.09%     34.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     50      4.82%     39.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    631     60.85%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1037                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      322     44.72%     44.72% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      32      4.44%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      50      6.94%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     316     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  720                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             30326881000     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               12446500      0.04%     99.29% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               28713500      0.09%     99.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              186813000      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         30554854000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.993827                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.500792                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.694311                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 52                      
system.cpu3.kern.mode_good::user                   51                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              157                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 51                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.331210                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.495192                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        4072429500     95.15%     95.15% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           207460000      4.85%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      46                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   155648                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  19                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         19                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   624022                       # Number of branches fetched
system.switch_cpus0.committedInsts            3591173                       # Number of instructions committed
system.switch_cpus0.committedOps              3591173                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses          432286                       # DTB accesses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_hits              904534                       # DTB hits
system.switch_cpus0.dtb.data_misses               471                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses          292627                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              606382                       # DTB read hits
system.switch_cpus0.dtb.read_misses               417                       # DTB read misses
system.switch_cpus0.dtb.write_accesses         139659                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             298152                       # DTB write hits
system.switch_cpus0.dtb.write_misses               54                       # DTB write misses
system.switch_cpus0.idle_fraction            0.806263                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses        1856250                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits            1856023                       # ITB hits
system.switch_cpus0.itb.fetch_misses              227                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.193737                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                61114471                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      11840154.497392                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       416809                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          3350                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 3350                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         1761                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1607                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             131304                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      49274316.502608                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      3503274                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             3503274                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      4710174                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2717944                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             607407                       # Number of load instructions
system.switch_cpus0.num_mem_refs               905946                       # number of memory refs
system.switch_cpus0.num_store_insts            298539                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        15738      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2616281     72.84%     73.28% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            6186      0.17%     73.45% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     73.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            214      0.01%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     73.46% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          622689     17.34%     90.80% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         297376      8.28%     99.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         1489      0.04%     99.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         1632      0.05%     99.16% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         30036      0.84%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           3591656                       # Class of executed instruction
system.switch_cpus1.Branches                    83562                       # Number of branches fetched
system.switch_cpus1.committedInsts             510509                       # Number of instructions committed
system.switch_cpus1.committedOps               510509                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           44326                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits              154234                       # DTB hits
system.switch_cpus1.dtb.data_misses               413                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           26751                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               96314                       # DTB read hits
system.switch_cpus1.dtb.read_misses               364                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          17575                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              57920                       # DTB write hits
system.switch_cpus1.dtb.write_misses               49                       # DTB write misses
system.switch_cpus1.idle_fraction            0.967809                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         207087                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             206949                       # ITB hits
system.switch_cpus1.itb.fetch_misses              138                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.032191                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                61126268                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1967697.365417                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        57663                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses          2750                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                 2750                       # number of float instructions
system.switch_cpus1.num_fp_register_reads         1427                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         1335                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              13615                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      59158570.634583                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       485713                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              485713                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       656262                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       363840                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              97617                       # Number of load instructions
system.switch_cpus1.num_mem_refs               156004                       # number of memory refs
system.switch_cpus1.num_store_insts             58387                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        12046      2.36%      2.36% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           325792     63.76%     66.12% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1245      0.24%     66.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             96      0.02%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           98892     19.35%     85.74% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          57066     11.17%     96.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1279      0.25%     97.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite         1372      0.27%     97.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         13152      2.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            510943                       # Class of executed instruction
system.switch_cpus2.Branches                  3428424                       # Number of branches fetched
system.switch_cpus2.committedInsts           16977695                       # Number of instructions committed
system.switch_cpus2.committedOps             16977695                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         5125726                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_hits             5596881                       # DTB hits
system.switch_cpus2.dtb.data_misses              4091                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         3197116                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits             3478046                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3940                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        1928610                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_hits            2118835                       # DTB write hits
system.switch_cpus2.dtb.write_misses              151                       # DTB write misses
system.switch_cpus2.idle_fraction            0.104942                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       15397443                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           15397018                       # ITB hits
system.switch_cpus2.itb.fetch_misses              425                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.895058                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                62197156                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      55670049.000210                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts      2192282                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses          4821                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                 4821                       # number of float instructions
system.switch_cpus2.num_fp_register_reads         2961                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2936                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             751644                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      6527106.999790                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     15515261                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            15515261                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     20849457                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     11075463                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3563276                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5682643                       # number of memory refs
system.switch_cpus2.num_store_insts           2119367                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       896260      5.28%      5.28% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         10137427     59.70%     64.97% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            6291      0.04%     65.01% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1271      0.01%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              4      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            227      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3671875     21.62%     86.64% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2118020     12.47%     99.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead         1769      0.01%     99.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite         1546      0.01%     99.13% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        147097      0.87%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          16981791                       # Class of executed instruction
system.switch_cpus3.Branches                    57796                       # Number of branches fetched
system.switch_cpus3.committedInsts             317997                       # Number of instructions committed
system.switch_cpus3.committedOps               317997                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           36243                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits               99783                       # DTB hits
system.switch_cpus3.dtb.data_misses                51                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           21425                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               63691                       # DTB read hits
system.switch_cpus3.dtb.read_misses                37                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          14818                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              36092                       # DTB write hits
system.switch_cpus3.dtb.write_misses               14                       # DTB write misses
system.switch_cpus3.idle_fraction            0.982498                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         160784                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             160772                       # ITB hits
system.switch_cpus3.itb.fetch_misses               12                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.017502                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                61107762                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1069526.104324                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        39579                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          1784                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 1784                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          952                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          832                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8990                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      60038235.895676                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       300744                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              300744                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       401605                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       220528                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              64050                       # Number of load instructions
system.switch_cpus3.num_mem_refs               100356                       # number of memory refs
system.switch_cpus3.num_store_insts             36306                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         8179      2.57%      2.57% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           200776     63.13%     65.70% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             951      0.30%     66.00% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             52      0.02%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           64573     20.30%     86.32% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          35433     11.14%     97.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          804      0.25%     97.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          928      0.29%     98.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6352      2.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            318048                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        42774                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          578                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       153079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       337081                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3095                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 392                       # Transaction distribution
system.membus.trans_dist::ReadResp              59165                       # Transaction distribution
system.membus.trans_dist::WriteReq                498                       # Transaction distribution
system.membus.trans_dist::WriteResp               498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        51258                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21392                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1876                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1390                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11908                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11896                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58773                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2432                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       214806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       216586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 221458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       155648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7646400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7649648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7805296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3211                       # Total snoops (count)
system.membus.snoopTraffic                       1280                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77269                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000259                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016086                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77249     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77269                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1629000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           351704418                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy              21998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          376820206                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide         2436                       # number of demand (read+write) misses
system.iocache.demand_misses::total              2436                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide         2436                       # number of overall misses
system.iocache.overall_misses::total             2436                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide    285557447                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    285557447                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide    285557447                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    285557447                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide         2436                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            2436                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide         2436                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           2436                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117223.910920                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117223.910920                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117223.910920                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117223.910920                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           2432                       # number of writebacks
system.iocache.writebacks::total                 2432                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide         2436                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         2436                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide         2436                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         2436                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    163616888                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    163616888                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    163616888                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    163616888                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67166.210181                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67166.210181                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67166.210181                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67166.210181                       # average overall mshr miss latency
system.iocache.replacements                      2436                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       497998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       497998                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124499.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124499.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       297998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       297998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74499.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74499.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    285059449                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    285059449                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117211.944490                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117211.944490                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         2432                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         2432                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    163318890                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    163318890                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67154.148849                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67154.148849                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                   2452                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 2452                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                21924                       # Number of tag accesses
system.iocache.tags.data_accesses               21924                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2498                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1249                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 179748403.522818                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 369901494.620643                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1249    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974643500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1249                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3156900664000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 224505756000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         3047                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1524                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 798740346.128609                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 350939560.906012                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1524    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       173000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974644500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1524                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2164134430500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1217280287500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260733889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2698                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1350                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 799697021.481481                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 340106024.002721                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1350    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973868500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1350                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2301973008500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1079590979000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584620000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         3085                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1544                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 832561831.930052                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 312149311.515677                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1544    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974644500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1544                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2096176121500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1285475468500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497017500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3381878353000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2253970203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2278080321                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2253970203                       # number of overall hits
system.cpu2.icache.overall_hits::total     2278080321                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1029099                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1423962                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1029099                       # number of overall misses
system.cpu2.icache.overall_misses::total      1423962                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  27924343500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  27924343500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  27924343500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  27924343500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2254999302                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2279504283                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2254999302                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2279504283                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000456                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000625                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000456                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000625                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 27134.749426                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19610.315093                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 27134.749426                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19610.315093                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            47327                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      2008731                       # number of writebacks
system.cpu2.icache.writebacks::total          2008731                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         6460                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6460                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         6460                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6460                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1022639                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1022639                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       591903                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1022639                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1614542                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  26735055500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  26735055500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   8763177535                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  26735055500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  35498233035                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000453                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000453                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000708                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 26143.199604                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26143.199604                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14805.090589                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 26143.199604                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21986.565252                       # average overall mshr miss latency
system.cpu2.icache.replacements               2008731                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2253970203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2278080321                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1029099                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1423962                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  27924343500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  27924343500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2254999302                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2279504283                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000456                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000625                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 27134.749426                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19610.315093                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         6460                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6460                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1022639                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1022639                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  26735055500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  26735055500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 26143.199604                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26143.199604                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       591903                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       591903                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   8763177535                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   8763177535                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14805.090589                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 14805.090589                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.448482                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2280089726                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2009405                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1134.708894                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   192.823894                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   108.230645                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   198.393944                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.376609                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.211388                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.387488                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975485                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          177                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           67                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.345703                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4561017971                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4561017971                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    596159940                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       603441610                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    596159940                       # number of overall hits
system.cpu2.dcache.overall_hits::total      603441610                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9983686                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10274453                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9983686                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10274453                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 274285026500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 274285026500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 274285026500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 274285026500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    606143626                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    613716063                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    606143626                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    613716063                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.016471                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016741                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016741                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 27473.322629                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26695.827651                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 27473.322629                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26695.827651                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      8719417                       # number of writebacks
system.cpu2.dcache.writebacks::total          8719417                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9983686                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9983686                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9983686                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9983686                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        13027                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        13027                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 264301340500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 264301340500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 264301340500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 264301340500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    602157000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    602157000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.016471                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016268                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.016471                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016268                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26473.322629                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26473.322629                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26473.322629                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26473.322629                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 46223.766024                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 46223.766024                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              10141210                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    422356063                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      426842721                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      5573782                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5726618                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 132123125500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 132123125500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    427929845                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    432569339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.013025                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013239                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 23704.394162                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23071.754655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      5573782                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5573782                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3359                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3359                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 126549343500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 126549343500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    602157000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    602157000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013025                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012885                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 22704.394162                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22704.394162                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179266.746055                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179266.746055                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    173803877                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     176598889                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4409904                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4547835                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 142161901000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 142161901000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    178213781                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    181146724                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.024745                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025106                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 32236.960487                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31259.247752                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4409904                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4409904                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         9668                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         9668                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 137751997000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 137751997000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.024745                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.024344                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 31236.960487                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31236.960487                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       778452                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       829772                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        17296                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        32719                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    361398500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    361398500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       795748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       862491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.021736                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037935                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 20894.917900                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11045.524007                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        17296                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        17296                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    344102500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    344102500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.021736                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.020054                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 19894.917900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19894.917900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       791954                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       835327                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         3291                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        25476                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     19565000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19565000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       795245                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       860803                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.004138                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.029596                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  5945.001519                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   767.977705                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         3291                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3291                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     16276000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     16276000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.004138                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003823                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  4945.609237                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4945.609237                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          899.445086                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          615439359                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10268114                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            59.936943                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   289.015961                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   610.429125                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.282242                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.596122                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.878364                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          514                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1241146828                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1241146828                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3381878353000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1554400649                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1568672390                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1554400649                       # number of overall hits
system.cpu3.icache.overall_hits::total     1568672390                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       336505                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        675500                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       336505                       # number of overall misses
system.cpu3.icache.overall_misses::total       675500                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   9373682000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   9373682000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   9373682000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   9373682000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1554737154                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1569347890                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1554737154                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1569347890                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000216                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000430                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000216                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000430                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 27855.996196                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13876.657291                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 27855.996196                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13876.657291                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches            14973                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       880260                       # number of writebacks
system.cpu3.icache.writebacks::total           880260                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         2606                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2606                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         2606                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2606                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       333899                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       333899                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       207883                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       333899                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       541782                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   8950794500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   8950794500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   3906822141                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   8950794500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  12857616641                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000345                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 26806.892204                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26806.892204                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18793.370025                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 26806.892204                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23732.085306                       # average overall mshr miss latency
system.cpu3.icache.replacements                880260                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1554400649                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1568672390                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       336505                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       675500                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   9373682000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   9373682000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1554737154                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1569347890                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000430                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 27855.996196                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13876.657291                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         2606                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2606                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       333899                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       333899                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   8950794500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   8950794500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 26806.892204                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26806.892204                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       207883                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       207883                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   3906822141                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   3906822141                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18793.370025                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 18793.370025                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.509931                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1569553167                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           880777                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1782.009711                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   200.666939                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   114.004775                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   192.838217                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.391928                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.222666                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.376637                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991230                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          188                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          324                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3          117                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.367188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3139576557                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3139576557                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    425693488                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       430325677                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    425693488                       # number of overall hits
system.cpu3.dcache.overall_hits::total      430325677                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      7638381                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7840392                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      7638381                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7840392                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 173259949000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 173259949000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 173259949000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 173259949000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    433331869                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    438166069                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    433331869                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    438166069                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.017627                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017894                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.017627                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017894                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 22682.810533                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 22098.378372                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 22682.810533                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 22098.378372                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6565016                       # number of writebacks
system.cpu3.dcache.writebacks::total          6565016                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      7638381                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7638381                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      7638381                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7638381                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         4220                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4220                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 165621568000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 165621568000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 165621568000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 165621568000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data     10149000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10149000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017627                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017433                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017627                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017433                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 21682.810533                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21682.810533                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 21682.810533                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21682.810533                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2404.976303                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  2404.976303                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               7750706                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    310773758                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      313564837                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3213289                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3322901                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  86204499000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86204499000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    313987047                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    316887738                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.010234                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010486                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 26827.496375                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25942.542074                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3213289                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3213289                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           60                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           60                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  82991210000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  82991210000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     10149000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     10149000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.010234                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010140                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 25827.496375                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25827.496375                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169150                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169150                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    114919730                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     116760840                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4425092                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4517491                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  87055450000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  87055450000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    119344822                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    121278331                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.037078                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.037249                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 19673.138999                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 19270.752283                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4425092                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4425092                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         4160                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4160                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  82630358000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  82630358000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.037078                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036487                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 18673.138999                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18673.138999                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       108231                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       163988                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data         7269                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        21150                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    168233500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    168233500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       115500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       185138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.062935                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.114239                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 23143.967533                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7954.302600                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data         7269                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         7269                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    160964500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    160964500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.062935                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.039263                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 22143.967533                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22143.967533                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       112316                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       160822                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         2945                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21207                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     18625500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     18625500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       115261                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       182029                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.025551                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116503                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6324.448217                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   878.271326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         2945                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2945                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     15685500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15685500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.025551                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.016179                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5326.146010                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5326.146010                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        27500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        27500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        22500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        22500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          965.541313                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          438533241                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7822185                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            56.062755                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   399.932792                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   565.608520                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.390559                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.552352                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.942911                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          675                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        884888657                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       884888657                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3381878353000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1684322940                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1756366087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1684322940                       # number of overall hits
system.cpu0.icache.overall_hits::total     1756366087                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       282268                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        783703                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       282268                       # number of overall misses
system.cpu0.icache.overall_misses::total       783703                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   6351570000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6351570000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   6351570000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6351570000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1684605208                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1757149790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1684605208                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1757149790                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000168                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000446                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000168                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000446                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 22501.913076                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8104.562570                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 22501.913076                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8104.562570                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             8692                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       993862                       # number of writebacks
system.cpu0.icache.writebacks::total           993862                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         2127                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2127                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         2127                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2127                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       280141                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       280141                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       212838                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       280141                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       492979                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   5995766000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5995766000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   3595871315                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   5995766000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9591637315                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000166                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000166                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000281                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 21402.672226                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21402.672226                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 16894.874576                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 21402.672226                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19456.482558                       # average overall mshr miss latency
system.cpu0.icache.replacements                993862                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1684322940                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1756366087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       282268                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       783703                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   6351570000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6351570000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1684605208                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1757149790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000446                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 22501.913076                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8104.562570                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         2127                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2127                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       280141                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       280141                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   5995766000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5995766000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 21402.672226                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21402.672226                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       212838                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       212838                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   3595871315                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   3595871315                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 16894.874576                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 16894.874576                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.788436                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1757360501                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           994414                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1767.232260                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   204.903683                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   114.629418                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   192.255335                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.400203                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.223886                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.375499                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          250                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3          235                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.488281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3515293994                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3515293994                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    433178243                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       447903891                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    433178243                       # number of overall hits
system.cpu0.dcache.overall_hits::total      447903891                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9466910                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12050251                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9466910                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12050251                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 176122623000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 176122623000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 176122623000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 176122623000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    442645153                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    459954142                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    442645153                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    459954142                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.021387                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026199                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.021387                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026199                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 18604.024228                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14615.680868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 18604.024228                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14615.680868                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9994695                       # number of writebacks
system.cpu0.dcache.writebacks::total          9994695                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9466910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9466910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9466910                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9466910                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7981                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7981                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 166655713000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 166655713000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 166655713000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 166655713000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    641165000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    641165000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.021387                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020582                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.021387                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020582                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 17604.024228                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17604.024228                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 17604.024228                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17604.024228                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 80336.424007                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 80336.424007                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11997290                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    325773233                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      335543386                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3288202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5583106                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  62502974000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  62502974000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    329061435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    341126492                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.009993                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016367                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 19008.252534                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11195.018329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3288202                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3288202                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2678                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2678                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  59214772000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  59214772000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    641165000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    641165000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.009993                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 18008.252534                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18008.252534                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239419.342793                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239419.342793                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    107405010                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     112360505                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      6178708                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6467145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 113619649000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 113619649000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    113583718                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    118827650                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.054398                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054425                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18388.900883                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17568.749270                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      6178708                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6178708                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         5303                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         5303                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 107440941000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 107440941000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.054398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051997                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17388.900883                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17388.900883                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        71204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       277634                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        10252                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    216504500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    216504500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        81456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       300391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.125859                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075758                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 21118.269606                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9513.754010                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        10252                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        10252                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    206252500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    206252500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.125859                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.034129                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 20118.269606                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20118.269606                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        77061                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       284792                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         3564                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        14555                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     25941500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     25941500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        80625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       299347                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.044205                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048623                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  7278.759820                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  1782.308485                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         3564                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3564                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     22378500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     22378500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.044205                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.011906                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  6279.040404                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6279.040404                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1001.389548                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          460553881                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12044333                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            38.238222                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   404.409220                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   596.980327                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.394931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.582989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          812                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        933152093                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       933152093                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3381878353000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1509154726                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1514170011                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1509154726                       # number of overall hits
system.cpu1.icache.overall_hits::total     1514170011                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       200037                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        237768                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       200037                       # number of overall misses
system.cpu1.icache.overall_misses::total       237768                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   4458820000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4458820000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   4458820000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4458820000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1509354763                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1514407779                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1509354763                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1514407779                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000133                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000157                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000133                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000157                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 22289.976354                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18752.817873                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 22289.976354                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18752.817873                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             6557                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks       365087                       # number of writebacks
system.cpu1.icache.writebacks::total           365087                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1182                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1182                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1182                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1182                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       198855                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       198855                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       129038                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       198855                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       327893                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   4217378000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   4217378000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   2193847060                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   4217378000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   6411225060                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000132                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000131                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000132                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 21208.307561                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21208.307561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17001.558146                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 21208.307561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19552.796370                       # average overall mshr miss latency
system.cpu1.icache.replacements                365087                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1509154726                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1514170011                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       200037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       237768                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   4458820000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4458820000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1509354763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1514407779                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000157                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 22289.976354                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18752.817873                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1182                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1182                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       198855                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       198855                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   4217378000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   4217378000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 21208.307561                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21208.307561                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       129038                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       129038                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   2193847060                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   2193847060                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 17001.558146                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 17001.558146                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.866466                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1514535635                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           365624                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4142.331015                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   200.031003                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   126.060916                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   180.774548                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.390686                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.246213                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.353075                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.989974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          141                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2           61                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           74                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.275391                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3029181182                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3029181182                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    394741965                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       396388191                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    394741965                       # number of overall hits
system.cpu1.dcache.overall_hits::total      396388191                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      9502864                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9537584                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      9502864                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9537584                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 186638613000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186638613000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 186638613000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186638613000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    404244829                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    405925775                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    404244829                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    405925775                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.023508                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023496                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.023508                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023496                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 19640.248771                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19568.751688                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 19640.248771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19568.751688                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8647102                       # number of writebacks
system.cpu1.dcache.writebacks::total          8647102                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9502864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9502864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9502864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9502864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         3932                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3932                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 177135749000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 177135749000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 177135749000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 177135749000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      2705500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2705500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.023508                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.023410                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.023508                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.023410                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18640.248771                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18640.248771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 18640.248771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18640.248771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   688.072228                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   688.072228                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               9509969                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    292729271                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      293782671                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3641909                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3664673                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  75130867500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  75130867500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    296371180                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    297447344                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012320                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 20629.529046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20501.383752                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      3641909                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3641909                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           16                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  71488958500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71488958500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      2705500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      2705500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012288                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012244                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 19629.529046                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19629.529046                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 169093.750000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169093.750000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    102012694                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     102605520                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      5860955                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5872911                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 111507745500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 111507745500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    107873649                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    108478431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.054332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054139                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 19025.524936                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 18986.793006                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      5860955                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5860955                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         3916                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3916                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 105646790500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 105646790500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.054332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.054029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 18025.524936                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18025.524936                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        48758                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        60602                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         6184                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    121188000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    121188000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        54942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.112555                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.105638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 19597.024580                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16930.427494                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         6184                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6184                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    115004000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    115004000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.112555                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.091263                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 18597.024580                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18597.024580                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        52533                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63801                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2271                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3741                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     15328000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15328000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        54804                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67542                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.041439                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.055388                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6749.449582                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4097.300187                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2271                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2271                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     13065000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13065000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.041439                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.033624                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5752.972259                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5752.972259                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        36000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        36000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5642148607500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          936.108376                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          406061085                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9536202                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            42.581007                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   364.817887                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   571.290489                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.356267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.557901                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          932                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          835                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        821658356                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       821658356                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                392                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            151677                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               498                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       142958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        44337                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48974                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2918                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1551                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4469                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17615                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         44343                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       106946                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        34618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        78692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        19158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        68728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       268827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                503698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1476928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2328091                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       817408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       458064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2932352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     10667037                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       448768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       203496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19332144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           81101                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3467904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           246826                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.242831                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.675248                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 211708     85.77%     85.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18934      7.67%     93.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   7675      3.11%     96.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8383      3.40%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    126      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             246826                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          310179938                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         135685428                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          34380469                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4576971                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5268980                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          40706889                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17327967                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8874961                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9600457                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         4002                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         2153                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         3842                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         1334                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         5169                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data        13797                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         3681                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         2235                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst        15433                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        37861                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1981                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         1268                       # number of demand (read+write) hits
system.l2.demand_hits::total                    92756                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         4002                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         2153                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         3842                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         1334                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         5169                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data        13797                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         3681                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         2235                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst        15433                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        37861                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1981                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         1268                       # number of overall hits
system.l2.overall_hits::total                   92756                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           65                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher          436                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         2305                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        10405                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          430                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         2055                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         3198                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        51075                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          181                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          505                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70787                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           65                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          122                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher          436                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         2305                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        10405                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          430                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         2055                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         3198                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        51075                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          181                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          505                       # number of overall misses
system.l2.overall_misses::total                 70787                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      6253952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     12301393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher     40329638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      1041493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    198384500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    908104000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     38756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    187946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    273244000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   4127229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     15765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     43684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5853040476                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      6253952                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     12301393                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher     40329638                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      1041493                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    198384500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    908104000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     38756000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    187946500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    273244000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   4127229000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     15765500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     43684500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5853040476                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         4067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         2275                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         4278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         1344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         7474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        24202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         4111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst        18631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        88936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         2162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data         1773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163543                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         4067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         2275                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         4278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         1344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         7474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        24202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         4111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst        18631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        88936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         2162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data         1773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163543                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.015982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.053626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.101917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.007440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.308402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.429923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.104597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.479021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.171649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.574289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.083719                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.284828                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.432834                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.015982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.053626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.101917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.007440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.308402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.429923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.104597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.479021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.171649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.574289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.083719                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.284828                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.432834                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 96214.646154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 100831.090164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 92499.169725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 104149.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 86067.028200                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 87275.732821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 90130.232558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 91458.150852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 85442.151345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 80807.224670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 87102.209945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 86503.960396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82685.245539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 96214.646154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 100831.090164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 92499.169725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 104149.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 86067.028200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 87275.732821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 90130.232558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 91458.150852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 85442.151345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 80807.224670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 87102.209945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 86503.960396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82685.245539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48826                       # number of writebacks
system.l2.writebacks::total                     48826                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 117                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                117                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher          435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         2298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        10321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         2045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         3198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        51075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70670                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher          435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         2298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        10321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         2045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         3198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        51075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            70670                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          626                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data           66                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          137                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data           61                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      5545454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     11008393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher     35925138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher       941493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    174965500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    797936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     33381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    166705500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    241264000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   3616479000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     13955500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     38556000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5136662978                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      5545454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     11008393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher     35925138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher       941493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    174965500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    797936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     33381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    166705500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    241264000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   3616479000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     13955500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     38556000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5136662978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     85284500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data      2645500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     87930000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.015736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.053187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.101683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.007440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.307466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.426452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.101678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.476690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.171649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.574289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.083719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.284264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.432119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.015736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.053187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.101683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.007440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.307466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.426452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.101678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.476690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.171649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.574289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.083719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.284264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.432119                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 86647.718750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 90978.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 82586.524138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 94149.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76138.163621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 77311.888383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79858.851675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 81518.581907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75442.151345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 70807.224670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77102.209945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data        76500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72685.198500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 86647.718750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 90978.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 82586.524138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 94149.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76138.163621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 77311.888383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79858.851675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 81518.581907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75442.151345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 70807.224670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77102.209945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data        76500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72685.198500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 136237.220447                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 19310.218978                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 98797.752809                       # average overall mshr uncacheable latency
system.l2.replacements                          72560                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          376                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          392                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     85284500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data      2645500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     87930000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226820.478723                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165343.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 224311.224490                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          250                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data           66                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          121                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data           61                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          498                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        94132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            94132                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        94132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        94132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        27392                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            27392                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        27392                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        27392                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          583                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           583                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          436                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data          278                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          221                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1049                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data       708000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       117000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data       146500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          465                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.062366                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.103226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.065574                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.034934                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.068384                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 24413.793103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  9343.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        14625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18312.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       566500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       634000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1512500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.062366                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.103226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.065574                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.034934                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.068384                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19534.482759                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19812.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                161                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        87500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.055556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.052632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.020833                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.030120                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data        28500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        17500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data        43000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.055556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.052632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.020833                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.030120                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20300                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         2042                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         2519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5336                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         2352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         8304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11901                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    208200500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     90113000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    700539500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     21023000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1019876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         4394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         1404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        10823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.535275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.708689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.767255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.405844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.690433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 88520.620748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 90565.829146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 84361.693160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data        84092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85696.664146                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         2352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         8304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11901                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    184680500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     80153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    617499500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data     18513000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    900846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.535275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.708689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.767255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.405844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.690433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 78520.620748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80555.778894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 74361.693160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data        74052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75694.983615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         4002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         2153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         3842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         1334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         5169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         3681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst        15433                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher          436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         2305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          430                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         3198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      6253952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     12301393                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher     40329638                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      1041493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    198384500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     38756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    273244000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     15765500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    586076476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         4067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         2275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         4278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         1344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         7474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         4111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst        18631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         2162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          44342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.015982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.053626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.101917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.007440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.308402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.104597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.171649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.083719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.152158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 96214.646154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 100831.090164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 92499.169725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 104149.300000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 86067.028200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 90130.232558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 85442.151345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 87102.209945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86864.751149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          121                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher          435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         2298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         3198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6725                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      5545454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     11008393                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher     35925138                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher       941493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    174965500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     33381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    241264000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     13955500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    516986478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.015736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.053187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.101683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.007440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.307466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.101678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.171649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.083719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.151662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 86647.718750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 90978.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 82586.524138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 94149.300000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 76138.163621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 79858.851675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 75442.151345                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 77102.209945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76875.312714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data        11755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         1826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        35342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         8053                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         1060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data        42771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data          255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    699903500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data     97833500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data   3426689500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data     22661500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4247088000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        19808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        78113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         1157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        101964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.406553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.367290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.547553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.220398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.511347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 86912.144542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92295.754717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80117.123752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 88868.627451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81457.028328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           84                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           95                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         7969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         1050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data        42771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data          254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    613255500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     86552500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2998979500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     20043000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3718830500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.402312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.363825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.547553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.219533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.510415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 76955.138662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 82430.952381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70117.123752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 78909.448819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71455.508800                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     1872895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    105328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.781549                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     818.589577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data               4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    68.572994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.410685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   117.374829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   299.465813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    49.158952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   484.502720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  2356.817793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   179.666124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  1908.859118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   982.967852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 22521.798410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   179.415666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  2793.399467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.002093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.003582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.009139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.001500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.014786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.071924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.005483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.058254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.029998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.687311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.005475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.085248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           627                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5838                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.019135                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.980865                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2526568                       # Number of tag accesses
system.l2.tags.data_accesses                  2526568                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         7744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        27840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       147072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       659072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       130880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       204672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data      3268800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        32320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4521472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       147072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       204672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        11584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        390080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3280512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3280512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher          435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         2298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        10298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         2045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         3198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        51075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               70648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        51258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51258                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       131710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       249015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       895218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        20580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      4729219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     21192995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       860232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      4208553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      6581394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    105110915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       372493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      1039276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145391600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      4729219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       860232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      6581394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       372493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12543339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105487524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105487524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105487524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       131710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       249015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       895218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        20580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      4729219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     21192995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       860232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      4208553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      6581394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    105110915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       372493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      1039276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            250879124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     51258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples       435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     10286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      2045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      3198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     51075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004121998500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2960                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              195830                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48533                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       70647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51258                       # Number of write requests accepted
system.mem_ctrls.readBursts                     70647                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2973                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    924729061                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  353175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2249135311                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13091.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31841.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    54057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24888                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 70647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.630802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.436856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.252740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21936     51.06%     51.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11439     26.63%     77.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3966      9.23%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1950      4.54%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1193      2.78%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          763      1.78%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          439      1.02%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          355      0.83%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          917      2.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42958                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.866892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.521928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              61      2.06%      2.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            201      6.79%      8.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1556     52.57%     61.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           662     22.36%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           254      8.58%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           108      3.65%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            49      1.66%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            36      1.22%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             9      0.30%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.17%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2960                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.317905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.008647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.229905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          2908     98.24%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            16      0.54%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             4      0.14%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             2      0.07%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            11      0.37%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.03%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.03%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.03%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.03%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.07%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.10%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.03%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             6      0.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2960                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4520640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3280704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4521408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3280512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       145.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31097594000                       # Total gap between requests
system.mem_ctrls.avgGap                     255096.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         7744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        27840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       147072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       658304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        26752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       130880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       204672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data      3268800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        11584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        32256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3280704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 131710.202312144305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 249014.601246397826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 895217.781340355752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 20579.719111272545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 4729219.451770431362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 21168299.077854942530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 860232.258851192426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 4208552.558255235665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 6581394.171784960665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 105110915.360824525356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 372492.915914033074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 1037217.843208136386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105493698.136294201016                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           64                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher          435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         2298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        10298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         2045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         3198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        51075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        51258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      2856755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      5855013                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     17608325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher       517502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     80907000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    375897750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     16136239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     82965248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    110172242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data   1531892987                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      6536750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     17789500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 742452322748                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     44636.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     48388.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     40478.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     51750.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     35207.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     36502.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     38603.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     40569.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     34450.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29993.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     36114.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     35296.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14484613.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            155530620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             82677870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           263615940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          134049600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2454872160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6596253180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6387114240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16074113610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.876161                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16510547496                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1038440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13549590504                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            151139520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80347740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           240717960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          133532820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2454872160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6545238750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6430073760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16035922710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.648102                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16620465499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1038440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13439672501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31098578000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  396                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 396                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2930                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2930                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          662                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         4872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         4872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           55                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          491                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       155680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       155680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   158928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               707500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             2440000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1282000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            12677447                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               82500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              799000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               40000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
