 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : ripple_carry_adder_bypass
Version: U-2022.12-SP7
Date   : Tue Dec 12 16:49:26 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b[0] (input port)
  Endpoint: sum[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_bypass
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder[0].FA_bypass/b (full_adder_bypass_32)        0.00       1.00 r
  full_adder[0].FA_bypass/U3/Q (XOR2X1)                   0.21       1.21 f
  full_adder[0].FA_bypass/U2/Q (AO22X1)                   0.18       1.40 f
  full_adder[0].FA_bypass/cout (full_adder_bypass_32)     0.00       1.40 f
  full_adder[1].FA_bypass/cin (full_adder_bypass_35)      0.00       1.40 f
  full_adder[1].FA_bypass/U2/Q (AO22X1)                   0.17       1.57 f
  full_adder[1].FA_bypass/cout (full_adder_bypass_35)     0.00       1.57 f
  full_adder[2].FA_bypass/cin (full_adder_bypass_34)      0.00       1.57 f
  full_adder[2].FA_bypass/U2/Q (AO22X1)                   0.17       1.74 f
  full_adder[2].FA_bypass/cout (full_adder_bypass_34)     0.00       1.74 f
  full_adder[3].FA_bypass/cin (full_adder_bypass_33)      0.00       1.74 f
  full_adder[3].FA_bypass/U1/Q (XOR2X1)                   0.22       1.96 f
  full_adder[3].FA_bypass/sum (full_adder_bypass_33)      0.00       1.96 f
  sum[3] (out)                                            0.17       2.14 f
  data arrival time                                                  2.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: cout (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_bypass
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder[0].FA_bypass/b (full_adder_bypass_32)        0.00       1.00 r
  full_adder[0].FA_bypass/U3/Q (XOR2X1)                   0.21       1.21 f
  full_adder[0].FA_bypass/U2/Q (AO22X1)                   0.18       1.40 f
  full_adder[0].FA_bypass/cout (full_adder_bypass_32)     0.00       1.40 f
  full_adder[1].FA_bypass/cin (full_adder_bypass_35)      0.00       1.40 f
  full_adder[1].FA_bypass/U2/Q (AO22X1)                   0.17       1.57 f
  full_adder[1].FA_bypass/cout (full_adder_bypass_35)     0.00       1.57 f
  full_adder[2].FA_bypass/cin (full_adder_bypass_34)      0.00       1.57 f
  full_adder[2].FA_bypass/U2/Q (AO22X1)                   0.17       1.74 f
  full_adder[2].FA_bypass/cout (full_adder_bypass_34)     0.00       1.74 f
  full_adder[3].FA_bypass/cin (full_adder_bypass_33)      0.00       1.74 f
  full_adder[3].FA_bypass/U2/Q (AO22X1)                   0.18       1.92 f
  full_adder[3].FA_bypass/cout (full_adder_bypass_33)     0.00       1.92 f
  cout (out)                                              0.17       2.10 f
  data arrival time                                                  2.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_bypass
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder[0].FA_bypass/b (full_adder_bypass_32)        0.00       1.00 r
  full_adder[0].FA_bypass/U3/Q (XOR2X1)                   0.21       1.21 f
  full_adder[0].FA_bypass/U2/Q (AO22X1)                   0.18       1.40 f
  full_adder[0].FA_bypass/cout (full_adder_bypass_32)     0.00       1.40 f
  full_adder[1].FA_bypass/cin (full_adder_bypass_35)      0.00       1.40 f
  full_adder[1].FA_bypass/U2/Q (AO22X1)                   0.17       1.57 f
  full_adder[1].FA_bypass/cout (full_adder_bypass_35)     0.00       1.57 f
  full_adder[2].FA_bypass/cin (full_adder_bypass_34)      0.00       1.57 f
  full_adder[2].FA_bypass/U1/Q (XOR2X1)                   0.22       1.79 f
  full_adder[2].FA_bypass/sum (full_adder_bypass_34)      0.00       1.79 f
  sum[2] (out)                                            0.17       1.97 f
  data arrival time                                                  1.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_bypass
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder[0].FA_bypass/b (full_adder_bypass_32)        0.00       1.00 r
  full_adder[0].FA_bypass/U3/Q (XOR2X1)                   0.21       1.21 f
  full_adder[0].FA_bypass/U2/Q (AO22X1)                   0.18       1.40 f
  full_adder[0].FA_bypass/cout (full_adder_bypass_32)     0.00       1.40 f
  full_adder[1].FA_bypass/cin (full_adder_bypass_35)      0.00       1.40 f
  full_adder[1].FA_bypass/U1/Q (XOR2X1)                   0.22       1.62 f
  full_adder[1].FA_bypass/sum (full_adder_bypass_35)      0.00       1.62 f
  sum[1] (out)                                            0.17       1.80 f
  data arrival time                                                  1.80
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_bypass
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder[0].FA_bypass/b (full_adder_bypass_32)        0.00       1.00 r
  full_adder[0].FA_bypass/U3/Q (XOR2X1)                   0.21       1.21 f
  full_adder[0].FA_bypass/U1/Q (XOR2X1)                   0.23       1.44 f
  full_adder[0].FA_bypass/sum (full_adder_bypass_32)      0.00       1.44 f
  sum[0] (out)                                            0.17       1.62 f
  data arrival time                                                  1.62
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: bypass (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_bypass
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder[0].FA_bypass/b (full_adder_bypass_32)        0.00       1.00 r
  full_adder[0].FA_bypass/U3/Q (XOR2X1)                   0.21       1.21 f
  full_adder[0].FA_bypass/propagate (full_adder_bypass_32)
                                                          0.00       1.21 f
  U2/Q (AND4X1)                                           0.19       1.41 f
  bypass (out)                                            0.00       1.41 f
  data arrival time                                                  1.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
