LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY PB_Inverters IS

	PORT --declaring inpput and output variables
	(
		pb_n: IN std_logic_vector(3 downto 0);
		pb: OUT std_logic_vector(3 downto 0)
		
		);
	END  PB_Inverters;
	
	ARCHITECTURE gates OF PB_Inverters IS
	
	
	BEGIN
	
	pb <=not (pb_n);
	
	END gates;