

================================================================
== Vitis HLS Report for 'Block_entry47_proc'
================================================================
* Date:           Mon Mar 25 12:40:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.388 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     181|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      66|     199|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+-----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+-----+------------+------------+
    |ap_block_state1  |        or|   0|  0|    2|           1|           1|
    |m_fu_16_p2       |       shl|   0|  0|  179|           1|          64|
    +-----------------+----------+----+---+-----+------------+------------+
    |Total            |          |   0|  0|  181|           2|          65|
    +-----------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   65|        130|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_entry47_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_entry47_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_entry47_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_entry47_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_entry47_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_entry47_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_entry47_proc|  return value|
|ap_return    |  out|   64|  ap_ctrl_hs|  Block_entry47_proc|  return value|
|logn         |   in|   32|     ap_none|                logn|        scalar|
+-------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn" [hls_source/my_intt.c:151]   --->   Operation 2 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i32 %logn_read" [hls_source/my_intt.c:151]   --->   Operation 3 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.38ns)   --->   "%m = shl i64 1, i64 %zext_ln151" [hls_source/my_intt.c:151]   --->   Operation 4 'shl' 'm' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i64 %m" [hls_source/my_intt.c:151]   --->   Operation 5 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ logn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
logn_read  (read) [ 00]
zext_ln151 (zext) [ 00]
m          (shl ) [ 00]
ret_ln151  (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="logn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="logn_read_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="32" slack="0"/>
<pin id="8" dir="0" index="1" bw="32" slack="0"/>
<pin id="9" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logn_read/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="zext_ln151_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="32" slack="0"/>
<pin id="14" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="m_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="2" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="0" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="15"><net_src comp="6" pin="2"/><net_sink comp="12" pin=0"/></net>

<net id="20"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="12" pin="1"/><net_sink comp="16" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_entry47_proc : logn | {1 }
  - Chain level:
	State 1
		m : 1
		ret_ln151 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    shl   |       m_fu_16       |    0    |    96   |
|----------|---------------------|---------|---------|
|   read   | logn_read_read_fu_6 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln151_fu_12  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    96   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   96   |
+-----------+--------+--------+
