Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Rafael/PROYECTO_Facto/FA_Main_isim_beh.exe -prj C:/Users/Rafael/PROYECTO_Facto/FA_Main_beh.prj work.FA_Main work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Rafael/PROYECTO_Facto/RegFile.v" into library work
Analyzing Verilog file "C:/Users/Rafael/PROYECTO_Facto/FA_ALU.v" into library work
Analyzing Verilog file "C:/Users/Rafael/PROYECTO_Facto/General.v" into library work
Analyzing Verilog file "C:/Users/Rafael/PROYECTO_Facto/FA_Main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:604 - "C:/Users/Rafael/PROYECTO_Facto/FA_Main.v" Line 18: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "C:/Users/Rafael/PROYECTO_Facto/FA_Main.v" Line 18: Port imm is not connected to this instance
Completed static elaboration
ERROR:Simulator:793 - Unable to elaborate instantiated module General
