
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP1 for linux64 - Apr 18, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/user1/.synopsys_dv_prefs.tcl
remove_design -all
1
set designer "Amirmahdi"
Amirmahdi
set power_preserve_rtl_hier_names "true"
true
set search_path "/home/user1/MCU"
/home/user1/MCU
set my_files [list  ../MCU/aftab_project/baseModules/aftab_adder.v                     ../MCU/aftab_project/baseModules/aftab_counter.v                     ../MCU/aftab_project/baseModules/aftab_decoder2to4.v                     ../MCU/aftab_project/baseModules/aftab_mux2to1_2sel.v                     ../MCU/aftab_project/baseModules/aftab_mux2to1.v                     ../MCU/aftab_project/baseModules/aftab_mux4to1.v                     ../MCU/aftab_project/baseModules/aftab_opt_adder.v                     ../MCU/aftab_project/baseModules/aftab_register.v                     ../MCU/aftab_project/baseModules/aftab_shift_left_register.v                     ../MCU/aftab_project/baseModules/aftab_shift_right_register.v                     ../MCU/aftab_project/baseModules/aftab_TCL.v                     ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v                     ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v                     ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v                     ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v                     ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v                     ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v                     ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v                     ../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v                     ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v                     ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v                     ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_errorDetector.v                     ../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v                     ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v                     ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v                     ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_errorDetector.v                     ../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_logic.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSRISL.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_isagu.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_oneBitReg.v                     ../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v                     ../MCU/aftab_project/datapath/aftab_adder_subtractor.v                     ../MCU/aftab_project/datapath/aftab_BSU.v                     ../MCU/aftab_project/datapath/aftab_comparator.v                     ../MCU/aftab_project/datapath/aftab_immSelSignExt.v                     ../MCU/aftab_project/datapath/aftab_LLU.v                     ../MCU/aftab_project/datapath/aftab_registerFile.v                     ../MCU/aftab_project/datapath/aftab_sulu.v                     ../MCU/aftab_project/aftab_controller.v                     ../MCU/aftab_project/aftab_core.v                     ../MCU/aftab_project/aftab_datapath.v                     ../MCU/Communicaion/arbiter.v                     ../MCU/Communicaion/externalBus.v                     ../MCU/Communicaion/internalBus.v                     ../MCU/SPI/BytesCounter.v                     ../MCU/SPI/counter.v                     ../MCU/SPI/fifo.v                     ../MCU/SPI/flash_cms.v                     ../MCU/SPI/FLASH_Controller.v                     ../MCU/SPI/SectorsController.v                     ../MCU/SPI/SPI_adress_Register.v                     ../MCU/SPI/SPIController.v                     ../MCU/SPI/SRAM_address_Register.v                     ../MCU/SPI/wrapper.v                     ../MCU/Timer/counterIO.v                     ../MCU/Timer/interleavedRegister.v                     ../MCU/Timer/registerIO.v                     ../MCU/Timer/timer.v                     ../MCU/UART/uart.v                     ../MCU/UART/UART_Conf.v                     ../MCU/UART/UART_interface.v                     ../MCU/UART/UART_reg.v                     ../MCU/UART/uart_rx.v                     ../MCU/UART/uart_tx.v                     ../MCU/MCU.v
    ]
../MCU/aftab_project/baseModules/aftab_adder.v ../MCU/aftab_project/baseModules/aftab_counter.v ../MCU/aftab_project/baseModules/aftab_decoder2to4.v ../MCU/aftab_project/baseModules/aftab_mux2to1_2sel.v ../MCU/aftab_project/baseModules/aftab_mux2to1.v ../MCU/aftab_project/baseModules/aftab_mux4to1.v ../MCU/aftab_project/baseModules/aftab_opt_adder.v ../MCU/aftab_project/baseModules/aftab_register.v ../MCU/aftab_project/baseModules/aftab_shift_left_register.v ../MCU/aftab_project/baseModules/aftab_shift_right_register.v ../MCU/aftab_project/baseModules/aftab_TCL.v ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v ../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_errorDetector.v ../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_errorDetector.v ../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_logic.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSRISL.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_isagu.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_oneBitReg.v ../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v ../MCU/aftab_project/datapath/aftab_adder_subtractor.v ../MCU/aftab_project/datapath/aftab_BSU.v ../MCU/aftab_project/datapath/aftab_comparator.v ../MCU/aftab_project/datapath/aftab_immSelSignExt.v ../MCU/aftab_project/datapath/aftab_LLU.v ../MCU/aftab_project/datapath/aftab_registerFile.v ../MCU/aftab_project/datapath/aftab_sulu.v ../MCU/aftab_project/aftab_controller.v ../MCU/aftab_project/aftab_core.v ../MCU/aftab_project/aftab_datapath.v ../MCU/Communicaion/arbiter.v ../MCU/Communicaion/externalBus.v ../MCU/Communicaion/internalBus.v ../MCU/SPI/BytesCounter.v ../MCU/SPI/counter.v ../MCU/SPI/fifo.v ../MCU/SPI/flash_cms.v ../MCU/SPI/FLASH_Controller.v ../MCU/SPI/SectorsController.v ../MCU/SPI/SPI_adress_Register.v ../MCU/SPI/SPIController.v ../MCU/SPI/SRAM_address_Register.v ../MCU/SPI/wrapper.v ../MCU/Timer/counterIO.v ../MCU/Timer/interleavedRegister.v ../MCU/Timer/registerIO.v ../MCU/Timer/timer.v ../MCU/UART/uart.v ../MCU/UART/UART_Conf.v ../MCU/UART/UART_interface.v ../MCU/UART/UART_reg.v ../MCU/UART/uart_rx.v ../MCU/UART/uart_tx.v ../MCU/MCU.v
define_design_lib work -path "work"
1
set virtual 0                                                 ;# 1 if virtual clock, 0 if real clock
0
set myPeriod_ns 25                                            ;# desire clock period (in ns) (sets speed goal)
25
set clk_name clk;
clk
# set myClkLatency_ns 0                                         ;# clock network latency
# set myInDelay_ns 0                                            ;# delay from clock to inputs valid
# set myOutDelay_ns 0                                           ;# delay from clock to output valid
set topname "MCU"
MCU
set target_library  /tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/db/sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c.db
/tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/db/sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c.db
set link_library    /tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/db/sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c.db
/tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/db/sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c.db
set symbol_library  /tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/sdb/sc7_ch018ull_base_rvt.sdb
/tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/sdb/sc7_ch018ull_base_rvt.sdb
analyze -format verilog -lib work $my_files
Running PRESTO HDLC
Compiling source file ../MCU/aftab_project/baseModules/aftab_adder.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_counter.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_decoder2to4.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_mux2to1_2sel.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_mux2to1.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_mux4to1.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_opt_adder.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_register.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_shift_left_register.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_shift_right_register.v
Compiling source file ../MCU/aftab_project/baseModules/aftab_TCL.v
Compiling source file ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v
Compiling source file ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v
Compiling source file ../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v
Compiling source file ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v
Compiling source file ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v
Compiling source file ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v
Compiling source file ../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v
Compiling source file ../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v
Compiling source file ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v
Compiling source file ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v
Compiling source file ../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_errorDetector.v
Compiling source file ../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v
Compiling source file ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v
Compiling source file ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v
Compiling source file ../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_errorDetector.v
Compiling source file ../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_logic.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSRISL.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_isagu.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_oneBitReg.v
Compiling source file ../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v
Compiling source file ../MCU/aftab_project/datapath/aftab_adder_subtractor.v
Compiling source file ../MCU/aftab_project/datapath/aftab_BSU.v
Compiling source file ../MCU/aftab_project/datapath/aftab_comparator.v
Compiling source file ../MCU/aftab_project/datapath/aftab_immSelSignExt.v
Compiling source file ../MCU/aftab_project/datapath/aftab_LLU.v
Compiling source file ../MCU/aftab_project/datapath/aftab_registerFile.v
Compiling source file ../MCU/aftab_project/datapath/aftab_sulu.v
Compiling source file ../MCU/aftab_project/aftab_controller.v
Compiling source file ../MCU/aftab_project/aftab_core.v
Compiling source file ../MCU/aftab_project/aftab_datapath.v
Compiling source file ../MCU/Communicaion/arbiter.v
Compiling source file ../MCU/Communicaion/externalBus.v
Compiling source file ../MCU/Communicaion/internalBus.v
Compiling source file ../MCU/SPI/BytesCounter.v
Compiling source file ../MCU/SPI/counter.v
Compiling source file ../MCU/SPI/fifo.v
Compiling source file ../MCU/SPI/flash_cms.v
Compiling source file ../MCU/SPI/FLASH_Controller.v
Compiling source file ../MCU/SPI/SectorsController.v
Compiling source file ../MCU/SPI/SPI_adress_Register.v
Compiling source file ../MCU/SPI/SPIController.v
Compiling source file ../MCU/SPI/SRAM_address_Register.v
Compiling source file ../MCU/SPI/wrapper.v
Compiling source file ../MCU/Timer/counterIO.v
Compiling source file ../MCU/Timer/interleavedRegister.v
Compiling source file ../MCU/Timer/registerIO.v
Compiling source file ../MCU/Timer/timer.v
Compiling source file ../MCU/UART/uart.v
Compiling source file ../MCU/UART/UART_Conf.v
Compiling source file ../MCU/UART/UART_interface.v
Compiling source file ../MCU/UART/UART_reg.v
Compiling source file ../MCU/UART/uart_rx.v
Compiling source file ../MCU/UART/uart_tx.v
Compiling source file ../MCU/MCU.v
Presto compilation completed successfully.
Loading db file '/tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/db/sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c.db'
1
#analyze -library WORK -format vhd $my_files
elaborate $topname -lib work -update
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/eda2/synopsys/syn-vL-2016.03-SP1/libraries/syn/gtech.db'
Loading db file '/eda2/synopsys/syn-vL-2016.03-SP1/libraries/syn/standard.sldb'
  Loading link library 'sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine MCU line 261 in file
		'../MCU/MCU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      IOVal_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      IOVal_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MCU line 278 in file
		'../MCU/MCU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    onChipVal_reg    | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|    onChipVal_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MCU line 301 in file
		'../MCU/MCU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   offChipVal_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|   offChipVal_reg    | Flip-flop |  14   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MCU line 315 in file
		'../MCU/MCU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    readyReg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MCU line 327 in file
		'../MCU/MCU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine MCU line 169 in file
		'../MCU/MCU.v'.
=================================================
|   Register Name    |       Type       | Width |
=================================================
| MEM_memDataOUT_tri | Tri-State Buffer |   8   |
=================================================

Inferred tri-state devices in process
	in routine MCU line 170 in file
		'../MCU/MCU.v'.
==================================================
|    Register Name    |       Type       | Width |
==================================================
| MEM_memDataOUT_tri2 | Tri-State Buffer |   8   |
==================================================

Inferred tri-state devices in process
	in routine MCU line 221 in file
		'../MCU/MCU.v'.
==================================================
|    Register Name    |       Type       | Width |
==================================================
| MEM_memDataOUT_tri3 | Tri-State Buffer |   8   |
==================================================

Inferred tri-state devices in process
	in routine MCU line 252 in file
		'../MCU/MCU.v'.
===============================================
|  Register Name   |       Type       | Width |
===============================================
| SRAM_address_tri | Tri-State Buffer |  12   |
===============================================

Inferred tri-state devices in process
	in routine MCU line 253 in file
		'../MCU/MCU.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  SRAM_In_tri  | Tri-State Buffer |   8   |
============================================

Inferred tri-state devices in process
	in routine MCU line 256 in file
		'../MCU/MCU.v'.
==================================================
|    Register Name    |       Type       | Width |
==================================================
| MEM_memDataOUT_tri4 | Tri-State Buffer |   8   |
==================================================

Inferred tri-state devices in process
	in routine MCU line 370 in file
		'../MCU/MCU.v'.
==================================================
|    Register Name    |       Type       | Width |
==================================================
| MEM_memDataOUT_tri5 | Tri-State Buffer |   8   |
==================================================

Inferred tri-state devices in process
	in routine MCU line 371 in file
		'../MCU/MCU.v'.
================================================
|   Register Name   |       Type       | Width |
================================================
| CORE_memData1_tri | Tri-State Buffer |   8   |
================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MCU'.
Information: Building the design 'SPIController'. (HDL-193)

Statistics for case statements in always block at line 84 in file
	'../MCU/SPI/SPIController.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 105 in file
	'../MCU/SPI/SPIController.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           119            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SPIController line 77 in file
		'../MCU/SPI/SPIController.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FLASH_Controller'. (HDL-193)

Inferred memory devices in process
	in routine FLASH_Controller line 92 in file
		'../MCU/SPI/FLASH_Controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      w_rec_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      r_rec_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     rc_rec_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FLASH_Controller line 98 in file
		'../MCU/SPI/FLASH_Controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    write_in_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FLASH_Controller line 106 in file
		'../MCU/SPI/FLASH_Controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     read_in_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FLASH_Controller line 114 in file
		'../MCU/SPI/FLASH_Controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  read_chunk_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FLASH_Controller line 122 in file
		'../MCU/SPI/FLASH_Controller.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| numByte_read_wp_reg_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   address_wp_reg_reg    | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine FLASH_Controller line 260 in file
		'../MCU/SPI/FLASH_Controller.v'.
====================================================
|     Register Name     |       Type       | Width |
====================================================
| buf_to_flash_data_tri | Tri-State Buffer |   8   |
====================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_core' instantiated from design 'MCU' with
	the parameters "size=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_interface'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'timerIO'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'internalBus'. (HDL-193)

Inferred tri-state devices in process
	in routine internalBus line 58 in file
		'../MCU/Communicaion/internalBus.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  ADD_BUS_tri  | Tri-State Buffer |  32   |
============================================

Inferred tri-state devices in process
	in routine internalBus line 62 in file
		'../MCU/Communicaion/internalBus.v'.
============================================
| Register Name |       Type       | Width |
============================================
| SLAVE_ADD_tri | Tri-State Buffer |  32   |
============================================

Inferred tri-state devices in process
	in routine internalBus line 65 in file
		'../MCU/Communicaion/internalBus.v'.
============================================
| Register Name |       Type       | Width |
============================================
| DATA_BUS_tri  | Tri-State Buffer |   8   |
============================================

Inferred tri-state devices in process
	in routine internalBus line 69 in file
		'../MCU/Communicaion/internalBus.v'.
==================================================
|    Register Name    |       Type       | Width |
==================================================
| MASTER1_DATA_IN_tri | Tri-State Buffer |   8   |
==================================================

Inferred tri-state devices in process
	in routine internalBus line 72 in file
		'../MCU/Communicaion/internalBus.v'.
==================================================
|    Register Name    |       Type       | Width |
==================================================
| MASTER2_DATA_IN_tri | Tri-State Buffer |   8   |
==================================================

Inferred tri-state devices in process
	in routine internalBus line 75 in file
		'../MCU/Communicaion/internalBus.v'.
================================================
|   Register Name   |       Type       | Width |
================================================
| SLAVE_DATA_IN_tri | Tri-State Buffer |   8   |
================================================
Presto compilation completed successfully.
Information: Building the design 'externalBus'. (HDL-193)

Statistics for case statements in always block at line 52 in file
	'../MCU/Communicaion/externalBus.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 66 in file
	'../MCU/Communicaion/externalBus.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine externalBus line 45 in file
		'../MCU/Communicaion/externalBus.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine externalBus line 76 in file
		'../MCU/Communicaion/externalBus.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  EXT_AD_tri   | Tri-State Buffer |  16   |
============================================

Inferred tri-state devices in process
	in routine externalBus line 79 in file
		'../MCU/Communicaion/externalBus.v'.
==================================================
|    Register Name    |       Type       | Width |
==================================================
| CPU_MEM_DATA_IN_tri | Tri-State Buffer |   8   |
==================================================
Presto compilation completed successfully.
Information: Building the design 'SPI_address_Register'. (HDL-193)

Inferred memory devices in process
	in routine SPI_address_Register line 11 in file
		'../MCU/SPI/SPI_adress_Register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   SPI_address_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SRAM_address_Register'. (HDL-193)

Inferred memory devices in process
	in routine SRAM_address_Register line 12 in file
		'../MCU/SPI/SRAM_address_Register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  SRAM_address_reg   | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BytesCounter'. (HDL-193)

Inferred memory devices in process
	in routine BytesCounter line 13 in file
		'../MCU/SPI/BytesCounter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cntOut_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SectorsController'. (HDL-193)

Inferred memory devices in process
	in routine SectorsController line 15 in file
		'../MCU/SPI/SectorsController.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cntOut_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'wrapper' instantiated from design 'FLASH_Controller' with
	the parameters "16". (HDL-193)

Statistics for case statements in always block at line 123 in file
	'../MCU/SPI/wrapper.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           124            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 168 in file
	'../MCU/SPI/wrapper.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine wrapper_CHUNK_DEPTH16 line 116 in file
		'../MCU/SPI/wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wrapper_CHUNK_DEPTH16 line 301 in file
		'../MCU/SPI/wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wrapper_CHUNK_DEPTH16 line 311 in file
		'../MCU/SPI/wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| valid_to_flash_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wrapper_CHUNK_DEPTH16 line 318 in file
		'../MCU/SPI/wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     address_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wrapper_CHUNK_DEPTH16 line 329 in file
		'../MCU/SPI/wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_RB_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wrapper_CHUNK_DEPTH16 line 341 in file
		'../MCU/SPI/wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  numByte_read_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  full_numByte_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wrapper_CHUNK_DEPTH16 line 356 in file
		'../MCU/SPI/wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   status_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wrapper_CHUNK_DEPTH16 line 369 in file
		'../MCU/SPI/wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wait_cnt_reg     | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo' instantiated from design 'FLASH_Controller' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine fifo_BUF_SIZE16 line 53 in file
		'../MCU/SPI/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fifo_counter_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_BUF_SIZE16 line 71 in file
		'../MCU/SPI/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     buf_out_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_BUF_SIZE16 line 86 in file
		'../MCU/SPI/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     buf_mem_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_BUF_SIZE16 line 95 in file
		'../MCU/SPI/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
========================================================
|  block name/line   | Inputs | Outputs | # sel inputs |
========================================================
| fifo_BUF_SIZE16/78 |   16   |    8    |      4       |
| fifo_BUF_SIZE16/92 |   16   |    8    |      4       |
========================================================
Presto compilation completed successfully.
Information: Building the design 'flash_cms'. (HDL-193)

Statistics for case statements in always block at line 127 in file
	'../MCU/SPI/flash_cms.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           128            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 157 in file
	'../MCU/SPI/flash_cms.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           171            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine flash_cms line 117 in file
		'../MCU/SPI/flash_cms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flash_cms line 311 in file
		'../MCU/SPI/flash_cms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flash_cms line 316 in file
		'../MCU/SPI/flash_cms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Sreg_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flash_cms line 327 in file
		'../MCU/SPI/flash_cms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   address_reg_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flash_cms line 336 in file
		'../MCU/SPI/flash_cms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Dreg_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flash_cms line 341 in file
		'../MCU/SPI/flash_cms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_in_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flash_cms line 346 in file
		'../MCU/SPI/flash_cms.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       DI_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flash_cms line 355 in file
		'../MCU/SPI/flash_cms.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| numByte_read_reg_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   command_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   data_in_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_datapath' instantiated from design 'aftab_core_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_controller'. (HDL-193)

Statistics for case statements in always block at line 258 in file
	'../MCU/aftab_project/aftab_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           264            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 485 in file
	'../MCU/aftab_project/aftab_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           510            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine aftab_controller line 249 in file
		'../MCU/aftab_project/aftab_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     p_state_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'interleavedRegister'. (HDL-193)

Inferred memory devices in process
	in routine interleavedRegister line 15 in file
		'../MCU/Timer/interleavedRegister.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pout_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_reg'. (HDL-193)

Inferred memory devices in process
	in routine UART_reg line 12 in file
		'../MCU/UART/UART_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pout_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uart'. (HDL-193)

Inferred memory devices in process
	in routine uart line 21 in file
		'../MCU/UART/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      start_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_Conf'. (HDL-193)

Inferred memory devices in process
	in routine UART_Conf line 18 in file
		'../MCU/UART/UART_Conf.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pout_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Conf line 29 in file
		'../MCU/UART/UART_Conf.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pout_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Conf line 40 in file
		'../MCU/UART/UART_Conf.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pout_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Conf line 51 in file
		'../MCU/UART/UART_Conf.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pout_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'counterIO'. (HDL-193)

Inferred memory devices in process
	in routine counterIO line 16 in file
		'../MCU/Timer/counterIO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cntVal_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CNFregister'. (HDL-193)

Inferred memory devices in process
	in routine CNFregister line 14 in file
		'../MCU/Timer/registerIO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pout_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'arbiter'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'../MCU/Communicaion/arbiter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 48 in file
	'../MCU/Communicaion/arbiter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            50            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine arbiter line 26 in file
		'../MCU/Communicaion/arbiter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'counter' instantiated from design 'flash_cms' with
	the parameters "width=32". (HDL-193)

Inferred memory devices in process
	in routine counter_width32 line 13 in file
		'../MCU/SPI/counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'counter' instantiated from design 'flash_cms' with
	the parameters "width=2". (HDL-193)

Inferred memory devices in process
	in routine counter_width2 line 13 in file
		'../MCU/SPI/counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_CSR_address_ctrl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_registerFile' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine aftab_registerFile_size32 line 38 in file
		'../MCU/aftab_project/datapath/aftab_registerFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  register_file_reg  | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| aftab_registerFile_size32/35 |   32   |   32    |      5       |
| aftab_registerFile_size32/36 |   32   |   32    |      5       |
==================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_register' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine aftab_register_size32 line 30 in file
		'../MCU/aftab_project/baseModules/aftab_register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Rreg_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_immSelSignExt' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_adder' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_mux2to1_2sel' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_LLU' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_BSU' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_comparator' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_adder_subtractor' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_AAU' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_MEM_DAWU' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_MEM_DARU' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_sulu' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_CSRISL' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_register_bank' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_CSR_counter' instantiated from design 'aftab_datapath_size32' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine aftab_CSR_counter_len3 line 38 in file
		'../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_CSR_addressing_decoder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_mux2to1_2sel' instantiated from design 'aftab_datapath_size32' with
	the parameters "12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_ICCD' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine aftab_ICCD_len32 line 64 in file
		'../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   currentPRV_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine aftab_ICCD_len32 line 79 in file
		'../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| delegationMode_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_register' instantiated from design 'aftab_datapath_size32' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine aftab_register_size6 line 30 in file
		'../MCU/aftab_project/baseModules/aftab_register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Rreg_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_isagu' instantiated from design 'aftab_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'uart_tx'. (HDL-193)

Statistics for case statements in always block at line 38 in file
	'../MCU/UART/uart_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx line 29 in file
		'../MCU/UART/uart_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| CLKS_PER_BIT_s_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_tx line 38 in file
		'../MCU/UART/uart_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_SM_Main_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_Clock_Count_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   o_Tx_Serial_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   r_Tx_Active_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_Tx_Done_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_Tx_Data_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   r_Bit_Index_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    uart_tx/89    |   8    |    1    |      3       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'uart_rx'. (HDL-193)

Statistics for case statements in always block at line 56 in file
	'../MCU/UART/uart_rx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx line 30 in file
		'../MCU/UART/uart_rx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| CLKS_PER_BIT_s_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_rx line 42 in file
		'../MCU/UART/uart_rx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_Rx_Data_R_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_Rx_Data_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_rx line 56 in file
		'../MCU/UART/uart_rx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_Bit_Index_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  r_Clock_Count_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    r_SM_Main_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_Rx_DV_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_Rx_Byte_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'aftab_BSU_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_booth_multiplier' instantiated from design 'aftab_AAU_size32' with
	the parameters "33". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_signed_divider' instantiated from design 'aftab_AAU_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_DAWU_datapath' instantiated from design 'aftab_MEM_DAWU_size32' with
	the parameters "32". (HDL-193)

Inferred tri-state devices in process
	in routine aftab_DAWU_datapath_size32 line 138 in file
		'../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  addrOut_tri  | Tri-State Buffer |  32   |
============================================

Inferred tri-state devices in process
	in routine aftab_DAWU_datapath_size32 line 140 in file
		'../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  dataOut_tri  | Tri-State Buffer |   8   |
============================================
Presto compilation completed successfully.
Information: Building the design 'aftab_DAWU_controller'. (HDL-193)

Statistics for case statements in always block at line 51 in file
	'../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 58 in file
	'../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine aftab_DAWU_controller line 44 in file
		'../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_DARU_datapath' instantiated from design 'aftab_MEM_DARU_size32' with
	the parameters "32". (HDL-193)

Inferred tri-state devices in process
	in routine aftab_DARU_datapath_size32 line 52 in file
		'../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  dataIn_tri   | Tri-State Buffer |   8   |
============================================

Inferred tri-state devices in process
	in routine aftab_DARU_datapath_size32 line 119 in file
		'../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  addrOut_tri  | Tri-State Buffer |  32   |
============================================
Presto compilation completed successfully.
Information: Building the design 'aftab_DARU_controller'. (HDL-193)

Statistics for case statements in always block at line 54 in file
	'../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            55            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 63 in file
	'../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine aftab_DARU_controller line 47 in file
		'../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_CSR_registers' instantiated from design 'aftab_register_bank_len32' with
	the parameters "len=32". (HDL-193)

Inferred memory devices in process
	in routine aftab_CSR_registers_len32 line 33 in file
		'../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rData_reg      | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
|   outRegBank_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| aftab_CSR_registers_len32/42 |   32   |   32    |      5       |
==================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_CSR_address_logic'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_oneBitReg'. (HDL-193)

Inferred memory devices in process
	in routine aftab_oneBitReg line 28 in file
		'../MCU/aftab_project/datapath/aftab_interrupt/aftab_oneBitReg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     outReg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_booth_datapath' instantiated from design 'aftab_booth_multiplier_size33' with
	the parameters "33". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_booth_controller' instantiated from design 'aftab_booth_multiplier_size33' with
	the parameters "33". (HDL-193)

Statistics for case statements in always block at line 67 in file
	'../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 95 in file
	'../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            97            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine aftab_booth_controller_size33 line 59 in file
		'../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     p_state_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_TCL' instantiated from design 'aftab_signed_divider_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_divider' instantiated from design 'aftab_signed_divider_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_register' instantiated from design 'aftab_DAWU_datapath_size32' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine aftab_register_size8 line 30 in file
		'../MCU/aftab_project/baseModules/aftab_register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Rreg_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_register' instantiated from design 'aftab_DAWU_datapath_size32' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine aftab_register_size2 line 30 in file
		'../MCU/aftab_project/baseModules/aftab_register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Rreg_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_counter' instantiated from design 'aftab_DAWU_datapath_size32' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine aftab_counter_size2 line 29 in file
		'../MCU/aftab_project/baseModules/aftab_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataOut_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_mux4to1' instantiated from design 'aftab_DAWU_datapath_size32' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_DAWU_errorDetector'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_decoder2to4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_opt_adder' instantiated from design 'aftab_DARU_datapath_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_DARU_errorDetector'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_register' instantiated from design 'aftab_booth_datapath_size33' with
	the parameters "33". (HDL-193)

Inferred memory devices in process
	in routine aftab_register_size33 line 30 in file
		'../MCU/aftab_project/baseModules/aftab_register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Rreg_reg       | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_shift_right_register' instantiated from design 'aftab_booth_datapath_size33' with
	the parameters "34". (HDL-193)

Inferred memory devices in process
	in routine aftab_shift_right_register_size34 line 30 in file
		'../MCU/aftab_project/baseModules/aftab_shift_right_register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataOut_reg     | Flip-flop |  34   |  Y  | N  | Y  | N  | N  | N  | N  |
|     serOut_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_adder_subtractor' instantiated from design 'aftab_booth_datapath_size33' with
	the parameters "33". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_counter' instantiated from design 'aftab_booth_controller_size33' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine aftab_counter_size6 line 29 in file
		'../MCU/aftab_project/baseModules/aftab_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataOut_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_divider_datapath' instantiated from design 'aftab_divider_size32' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_divider_controller' instantiated from design 'aftab_divider_size32' with
	the parameters "32". (HDL-193)

Statistics for case statements in always block at line 68 in file
	'../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 82 in file
	'../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine aftab_divider_controller_size32 line 61 in file
		'../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_adder' instantiated from design 'aftab_opt_adder_size32' with
	the parameters "1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_adder' instantiated from design 'aftab_adder_subtractor_size33' with
	the parameters "33". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'aftab_shift_left_register' instantiated from design 'aftab_divider_datapath_size32' with
	the parameters "33". (HDL-193)

Inferred memory devices in process
	in routine aftab_shift_left_register_size33 line 30 in file
		'../MCU/aftab_project/baseModules/aftab_shift_left_register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataOut_reg     | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
|     serOut_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_shift_left_register' instantiated from design 'aftab_divider_datapath_size32' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine aftab_shift_left_register_size32 line 30 in file
		'../MCU/aftab_project/baseModules/aftab_shift_left_register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataOut_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     serOut_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'aftab_mux2to1_2sel' instantiated from design 'aftab_divider_datapath_size32' with
	the parameters "33". (HDL-193)
Presto compilation completed successfully.
1
current_design $topname
Current design is 'MCU'.
{MCU}
link

  Linking design 'MCU'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c (library) /tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/db/sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c.db

1
uniquify
Information: Uniquified 3 instances of design 'interleavedRegister'. (OPT-1056)
Information: Uniquified 2 instances of design 'UART_reg'. (OPT-1056)
Information: Uniquified 8 instances of design 'aftab_register_size32'. (OPT-1056)
Information: Uniquified 3 instances of design 'aftab_adder_size32'. (OPT-1056)
Information: Uniquified 6 instances of design 'aftab_mux2to1_2sel_size32'. (OPT-1056)
Information: Uniquified 2 instances of design 'aftab_oneBitReg'. (OPT-1056)
Information: Uniquified 4 instances of design 'aftab_TCL_size32'. (OPT-1056)
Information: Uniquified 8 instances of design 'aftab_register_size8'. (OPT-1056)
Information: Uniquified 2 instances of design 'aftab_register_size2'. (OPT-1056)
Information: Uniquified 2 instances of design 'aftab_counter_size2'. (OPT-1056)
Information: Uniquified 3 instances of design 'aftab_register_size33'. (OPT-1056)
Information: Uniquified 2 instances of design 'aftab_adder_subtractor_size33'. (OPT-1056)
Information: Uniquified 2 instances of design 'aftab_counter_size6'. (OPT-1056)
Information: Uniquified 32 instances of design 'aftab_adder_size1'. (OPT-1056)
Information: Uniquified 2 instances of design 'aftab_adder_size33'. (OPT-1056)
1
if { $virtual == 0 } {                                        ;# Setup clock
    create_clock -period $myPeriod_ns clk                     ;# Setup clock
} else {                                                      ;# Setup clock
    create_clock -period $myPeriod_ns -name clk               ;# Setup clock
}
1
set_drive 0 clk; #new
1
# set auto_wire_load_selection "true"
# set_max_delay 0.40 -from [ get_ports -filter {@port_direction == in}] -to [ get_ports -filter {@port_direction == out}]
#compile -ungroup_all
#compile_ultra
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 775 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'externalBus'
  Processing 'arbiter'
  Processing 'internalBus'
  Processing 'CNFregister'
  Processing 'counterIO'
  Processing 'interleavedRegister_0'
  Processing 'timerIO'
  Processing 'UART_Conf'
  Processing 'uart_rx'
  Processing 'uart_tx'
  Processing 'uart'
  Processing 'UART_reg_0'
  Processing 'UART_interface'
  Processing 'aftab_controller'
  Processing 'aftab_isagu_len32'
  Processing 'aftab_register_size6'
  Processing 'aftab_ICCD_len32'
  Processing 'aftab_mux2to1_2sel_size12'
  Processing 'aftab_CSR_addressing_decoder'
  Processing 'aftab_CSR_counter_len3'
  Processing 'aftab_oneBitReg_0'
  Processing 'aftab_register_size32_2'
  Processing 'aftab_CSR_address_logic'
  Processing 'aftab_CSR_registers_len32'
  Processing 'aftab_register_bank_len32'
  Processing 'aftab_CSRISL_len32'
  Processing 'aftab_sulu_size32'
  Processing 'aftab_DARU_controller'
  Processing 'aftab_DARU_errorDetector'
  Processing 'aftab_adder_size1_0'
  Processing 'aftab_opt_adder_size32'
  Processing 'aftab_register_size8_0'
  Processing 'aftab_counter_size2_0'
  Processing 'aftab_decoder2to4'
  Processing 'aftab_register_size2_0'
  Processing 'aftab_DARU_datapath_size32'
  Processing 'aftab_MEM_DARU_size32'
  Processing 'aftab_DAWU_controller'
  Processing 'aftab_DAWU_errorDetector'
  Processing 'aftab_mux4to1_size8'
  Processing 'aftab_DAWU_datapath_size32'
  Processing 'aftab_MEM_DAWU_size32'
  Processing 'aftab_mux2to1_2sel_size32_1'
  Processing 'aftab_TCL_size32_0'
  Processing 'aftab_counter_size6_0'
  Processing 'aftab_divider_controller_size32'
  Processing 'aftab_mux2to1_2sel_size33'
  Processing 'aftab_adder_size33_0'
  Processing 'aftab_adder_subtractor_size33_0'
  Processing 'aftab_register_size33_0'
  Processing 'aftab_shift_left_register_size32'
  Processing 'aftab_shift_left_register_size33'
  Processing 'aftab_divider_datapath_size32'
  Processing 'aftab_divider_size32'
  Processing 'aftab_signed_divider_size32'
  Processing 'aftab_booth_controller_size33'
  Processing 'aftab_shift_right_register_size34'
  Processing 'aftab_booth_datapath_size33'
  Processing 'aftab_booth_multiplier_size33'
  Processing 'aftab_AAU_size32'
  Processing 'aftab_adder_size32_0'
  Processing 'aftab_adder_subtractor_size32'
  Processing 'aftab_comparator_size32'
  Processing 'decoder_size32'
  Processing 'aftab_BSU_size32'
  Processing 'aftab_LLU_size32'
  Processing 'aftab_immSelSignExt_size32'
  Processing 'aftab_registerFile_size32'
Information: The register 'register_file_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'register_file_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'aftab_CSR_address_ctrl'
  Processing 'aftab_datapath_size32'
  Processing 'aftab_core_size32'
  Processing 'counter_width2'
  Processing 'counter_width32'
  Processing 'flash_cms'
  Processing 'fifo_BUF_SIZE16'
  Processing 'wrapper_CHUNK_DEPTH16'
  Processing 'FLASH_Controller'
  Processing 'SectorsController'
  Processing 'BytesCounter'
  Processing 'SRAM_address_Register'
  Processing 'SPI_address_Register'
  Processing 'SPIController'
  Processing 'MCU'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'MCU_DW01_inc_0'
  Processing 'MCU_DW01_cmp6_0'
  Processing 'counterIO_DW01_inc_0'
  Processing 'counterIO_DW01_cmp6_0'
  Processing 'uart_rx_DW01_inc_0'
  Processing 'uart_rx_DW01_cmp2_0'
  Processing 'uart_rx_DW01_dec_0'
  Processing 'uart_rx_DW01_cmp6_0'
  Processing 'uart_rx_DW01_add_0'
  Processing 'uart_tx_DW01_inc_0'
  Processing 'uart_tx_DW01_cmp2_0'
  Processing 'uart_tx_DW01_dec_0'
  Processing 'aftab_isagu_len32_DW01_add_0'
  Processing 'aftab_TCL_size32_0_DW01_inc_0'
  Processing 'aftab_TCL_size32_1_DW01_inc_0'
  Processing 'aftab_counter_size6_0_DW01_inc_0'
  Processing 'aftab_adder_size33_0_DW01_add_0'
  Processing 'aftab_TCL_size32_2_DW01_inc_0'
  Processing 'aftab_TCL_size32_3_DW01_inc_0'
  Processing 'aftab_counter_size6_1_DW01_inc_0'
  Processing 'aftab_adder_size33_1_DW01_add_0'
  Processing 'aftab_adder_size32_0_DW01_add_0'
  Processing 'aftab_comparator_size32_DW01_cmp6_0'
  Processing 'aftab_comparator_size32_DW01_cmp6_1'
  Processing 'aftab_comparator_size32_DW01_cmp6_2'
  Processing 'aftab_comparator_size32_DW01_cmp6_3'
  Processing 'aftab_BSU_size32_DW01_ash_0'
  Processing 'aftab_BSU_size32_DW_rash_0'
  Processing 'decoder_size32_DW_rash_0'
  Processing 'aftab_adder_size32_1_DW01_add_0'
  Processing 'aftab_adder_size32_2_DW01_add_0'
  Processing 'flash_cms_DW01_cmp6_0'
  Processing 'counter_width32_DW01_inc_0'
  Processing 'fifo_BUF_SIZE16_DW01_dec_0'
  Processing 'fifo_BUF_SIZE16_DW01_inc_0'
  Processing 'wrapper_CHUNK_DEPTH16_DW01_inc_0'
  Processing 'wrapper_CHUNK_DEPTH16_DW01_add_0'
  Processing 'wrapper_CHUNK_DEPTH16_DW01_add_1'
  Processing 'wrapper_CHUNK_DEPTH16_DW01_cmp2_0'
  Processing 'wrapper_CHUNK_DEPTH16_DW01_cmp6_0'
  Processing 'SectorsController_DW01_dec_0'
  Processing 'SRAM_address_Register_DW01_inc_0'
  Processing 'SPI_address_Register_DW01_add_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13  616608.5      0.00       0.0    3888.0                          
    0:00:13  616608.5      0.00       0.0    3888.0                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15  641471.3      0.00       0.0     301.2                          
    0:00:15  641471.3      0.00       0.0     301.2                          
    0:00:16  697126.2      0.00       0.0      75.3                          
Information: The register 'SPI_CU/SPI_REG/SPI_address_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'SPI_CU/SPI_REG/SPI_address_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'SPI_CU/SPI_REG/SPI_address_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'SPI_CU/SPI_REG/SPI_address_reg[3]' is a constant and will be removed. (OPT-1206)
    0:00:19  709329.4      0.00       0.0       1.7                          
    0:00:19  709329.4      0.00       0.0       1.7                          
    0:00:19  709329.4      0.00       0.0       1.7                          
    0:00:19  709329.4      0.00       0.0       1.7                          
    0:00:19  709329.4      0.00       0.0       1.7                          
    0:00:25  349954.4      7.10    1340.9       0.0                          
    0:00:25  350755.6      4.03     778.4       0.0                          
    0:00:26  350492.2      4.24     905.8       0.0                          
    0:00:27  350569.1      3.93     835.7       0.0                          
    0:00:27  350582.2      3.69     753.2       0.0                          
    0:00:28  350687.6      3.43     747.3       0.0                          
    0:00:28  350623.9      3.37     710.8       0.0                          
    0:00:28  350659.1      3.05     634.3       0.0                          
    0:00:28  350764.4      2.81     600.9       0.0                          
    0:00:28  350757.8      2.82     587.6       0.0                          
    0:00:28  350852.2      2.65     561.7       0.0                          
    0:00:28  350874.2      2.57     536.6       0.0                          
    0:00:29  350885.2      2.55     527.9       0.0                          
    0:00:29  350907.1      2.48     507.8       0.0                          
    0:00:29  351032.2      1.93     359.6       0.0                          
    0:00:29  351124.4      1.78     337.4       0.0                          
    0:00:29  351124.4      1.75     335.9       0.0                          
    0:00:29  351142.0      1.73     332.4       0.0                          
    0:00:29  351214.4      1.21     193.8       0.0                          
    0:00:29  351214.4      1.21     193.8       0.0                          
    0:00:29  351214.4      1.21     193.8       0.0                          
    0:00:29  351214.4      1.21     193.8       0.0                          
    0:00:29  351214.4      1.21     193.8       0.0                          
    0:00:29  351214.4      1.21     193.8       0.0                          
    0:00:30  351809.3      0.25      20.1       0.6 CORE/datapath/DARU/DP/Registers[2].memDataReg/Rreg_reg[3]/D
    0:00:30  351969.6      0.00       0.0       0.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30  351969.6      0.00       0.0       0.6                          
    0:00:30  351969.6      0.00       0.0       0.6                          
    0:00:32  351168.3      0.00       0.0       9.5                          
    0:00:32  350887.4      0.00       0.0      10.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32  350887.4      0.00       0.0      10.8                          
    0:00:33  350935.6      0.00       0.0       0.0 CORE/datapath/DARU/CU/ldNumBytes


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  350935.6      0.00       0.0       0.0                          
    0:00:33  350935.6      0.00       0.0       0.0                          
    0:00:35  350094.9      0.00       0.0       0.0                          
    0:00:35  349956.6      0.00       0.0       0.0                          
    0:00:35  349890.7      0.00       0.0       0.0                          
    0:00:36  349884.1      0.00       0.0       0.0                          
    0:00:36  349884.1      0.00       0.0       0.0                          
    0:00:36  349884.1      0.00       0.0       0.0                          
    0:00:36  349884.1      0.00       0.0       0.0                          
    0:00:36  348859.0      0.95      83.5       0.0                          
    0:00:36  348821.7      0.95      92.1       0.0                          
    0:00:36  348821.7      0.95      92.1       0.0                          
    0:00:36  348821.7      0.95      92.1       0.0                          
    0:00:36  348821.7      0.95      92.1       0.0                          
    0:00:36  348821.7      0.95      92.1       0.0                          
    0:00:36  348821.7      0.95      92.1       0.0                          
    0:00:36  349447.3      0.20      19.2       0.0 TMR/initialLoad/pout_reg[4]/D
    0:00:36  349194.9      0.00       0.0       0.0                          
Loading db file '/tech3/GEN2/IP001316/arm/csm/ch018ull/sc7_base_rvt/r0p0/db/sc7_ch018ull_base_rvt_tt_typ_max_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'MCU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'CORE/datapath/AAU/SGN_DIV/unsignedDiv/CU/counter/clk': 3508 load(s), 1 driver(s)
1
redirect change_names {change_names -rules verilog -hierarchy -verbose }
#set sdfout_time_scale 0.001000
#rtl2saif -output "power/MCU.forward.saif" -design $topname
write -hierarchy -output "syn/MCU.ddc"
Writing ddc file 'syn/MCU.ddc'.
1
write -hier -format verilog -out "syn/MCU.v"
Writing verilog file '/home/user1/ICDC2023_AFTAB_MCU/Design_Compiler/syn/MCU.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf -version 2.1 "syn/MCU.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/user1/ICDC2023_AFTAB_MCU/Design_Compiler/syn/MCU.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'MCU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -nworst 1  > "report/MCU.timing.report"
report_area  > "report/MCU.area.report"
report_constraint -all_violators > "report/MCU.constraint.report"
report_power > "report/MCU.power.report"
report_design > "report/MCU.design.report"
report_cell > "report/MCU.cell.report"
exit

Memory usage for main task 321 Mbytes.
Memory usage for this session 321 Mbytes.
CPU usage for this session 43 seconds ( 0.01 hours ).

Thank you...
