// Seed: 3088128089
module module_0;
  wire  id_0;
  logic id_1;
  logic id_2, id_3;
  logic id_4 = id_3;
  assign id_1 = 1'h0 - 1;
  assign id_0[1] = 1'd0;
  type_9(
      1, id_2, 1, id_3
  );
endmodule
