Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 12 18:52:23 2021
| Host         : DESKTOP-K2FOLNH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file re2_copro_wrapper_control_sets_placed.rpt
| Design       : re2_copro_wrapper
| Device       : xczu3eg
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   312 |
|    Minimum number of control sets                        |   312 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   357 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   312 |
| >= 0 to < 4        |    44 |
| >= 4 to < 6        |    51 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    73 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    97 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             197 |           76 |
| No           | No                    | Yes                    |              84 |           23 |
| No           | Yes                   | No                     |             342 |          153 |
| Yes          | No                    | No                     |            1427 |          346 |
| Yes          | No                    | Yes                    |             120 |           18 |
| Yes          | Yes                   | No                     |            2297 |          587 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                    |                1 |              1 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                    |                1 |              1 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                 |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                    |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i_reg[0][0]                                                                                                                            |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                    |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                    |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                    |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                             |                1 |              2 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/E[0]                                                                                                                           | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                              |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/slv_reg4_reg[2][0]                                                                                                             | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/state_cur[2]_i_1__7_n_0                                                                                                   | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/aChannel/fifo_channel/state_cur[2]_i_1__14_n_0                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/state_cur[2]_i_1__16_n_0                                                                                                  | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/state_cur0                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/state_cur0                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                    | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                    | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/state_cur0                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/aChannel/fifo_channel/state_cur[2]_i_1__2_n_0                                                                                                                | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/state_cur[2]_i_1__11_n_0                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/state_cur[2]_i_1__0_n_0                                                                                                   | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/state_cur0                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/state_cur[2]_i_1__21_n_0                                                                                                  | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/aChannel/fifo_channel/state_cur[2]_i_1__20_n_0                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/aChannel/fifo_channel/state_cur[2]_i_1__17_n_0                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/state_cur0                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/state_cur[2]_i_1__13_n_0                                                                                                  | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/state_cur[2]_i_1__4_n_0                                                                                                   | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/state_cur0                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/state_cur0                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/aChannel/fifo_channel/state_cur[2]_i_1__8_n_0                                                                                                                | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/aChannel/fifo_channel/state_cur[2]_i_1__5_n_0                                                                                                                | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/state_cur[2]_i_1__10_n_0                                                                                                  | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/state_cur[2]_i_1__19_n_0                                                                                                  | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/state_cur0                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/aChannel/fifo_channel/state_cur[2]_i_1__1_n_0                                                                                                                | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              3 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                4 |              4 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                2 |              4 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              4 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep_1[0]                                                                                                     | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep_0[0]                                                                                                     | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep[0]                                                                                                       | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/p_0_in[0]                                                                                                                          | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/E[0]                                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                1 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/a_cache/p_0_in[0]                                                                                                                          | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/a_cache/p_0_in[0]                                                                                                                          | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep_1[0]                                                                                                     | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep[0]                                                                                                       | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep_1[0]                                                                                                     | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/a_cache/E[0]                                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/a_cache/p_0_in[0]                                                                                                                          | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep[0]                                                                                                       | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/a_cache/p_0_in[0]                                                                                                                          | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/a_cache/E[0]                                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[9]_3[0]                                                                                                        | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg[0]                                                                                                           | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/a_cache/E[0]                                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/a_cache/p_0_in[0]                                                                                                                          | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[9]_0[0]                                                                                                        | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/p_0_in[0]                                                                                                                  | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_1[0]                                                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/cur_is_even_character_reg_rep__1_1[0]                                        | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/E[0]                                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/p_0_in[0]                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/a_cache/E[0]                                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/cur_is_even_character_reg_rep__1[0]                                          | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/p_0_in[0]                                                                                                                          | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/aChannel/fifo_channel/E[0]                                                                                                                                   | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/a_cache/E[0]                                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep__1_0[0]                                                                                                  | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/cur_is_even_character_reg_rep_2[0]                                                                                                     | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              5 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              6 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | re2_copro_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                          |                2 |              6 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/p_0_in[0]                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/tail_reg[5][0]                                                                                                            | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                2 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/tail_reg[5][0]                                                                                                            | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                5 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/p_0_in[0]                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/aChannel/fifo_channel/p_0_in[0]                                                                                                                              | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/head_reg[5][0]                                                                                                            | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[9]_4[0]                                                                                                        | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/tail_reg[5][0]                                                                                                            | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/tail_reg[5][0]                                                                                                            | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/p_0_in[0]                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/p_0_in[0]                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/tail_reg[5][0]                                                                                                            | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                5 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/p_0_in[0]                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/tail_reg[5][0]                                                                                                            | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                5 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/p_0_in[0]                                                                                                                 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/p_0_in[0]                                                                                                                     | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              7 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_1[0]                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                             | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/middle                                                                                                                    |                                                                                                                                                                                                                                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/middle                                                                                                                    |                                                                                                                                                                                                                                    |                6 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/middle_0                                                                                                                   |                                                                                                                                                                                                                                    |                6 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/a_cache/cache_line_saved__0                                                                                                                |                                                                                                                                                                                                                                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_2[0]                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/middle                                                                                                                    |                                                                                                                                                                                                                                    |                6 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/middle_0                                                                                                                   |                                                                                                                                                                                                                                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/a_cache/cache_line_saved__0                                                                                                                |                                                                                                                                                                                                                                    |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                    |                1 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_3[0]                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_2[0]                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/a_cache/cache_line_saved__0                                                                                                                |                                                                                                                                                                                                                                    |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/middle_0                                                                                                                   |                                                                                                                                                                                                                                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                    |                1 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/cache_line_saved__0                                                                                                                |                                                                                                                                                                                                                                    |                1 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_2[0]                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                7 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/a_cache/cache_line_saved__0                                                                                                                |                                                                                                                                                                                                                                    |                2 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/middle                                                                                                                    |                                                                                                                                                                                                                                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_2[0]                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                6 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/middle                                                                                                                    |                                                                                                                                                                                                                                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/a_cache/cache_line_saved__0                                                                                                                |                                                                                                                                                                                                                                    |                2 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/cache_line_saved__0                                                                                                                |                                                                                                                                                                                                                                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_2[0]                                                                                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/middle_0                                                                                                                   |                                                                                                                                                                                                                                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/middle_0                                                                                                                   |                                                                                                                                                                                                                                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/middle                                                                                                                    |                                                                                                                                                                                                                                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/middle_0                                                                                                                   |                                                                                                                                                                                                                                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/middle                                                                                                                    |                                                                                                                                                                                                                                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/a_cache/cache_line_saved__0                                                                                                                |                                                                                                                                                                                                                                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/middle                                                                                                                    |                                                                                                                                                                                                                                    |                6 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/middle_0                                                                                                                   |                                                                                                                                                                                                                                    |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/middle_0                                                                                                                   |                                                                                                                                                                                                                                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/E[0]                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                             | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                             | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                             | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                             | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                5 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/aChannel/fifo_channel/middle                                                                                                                                 |                                                                                                                                                                                                                                    |                4 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/aChannel/fifo_channel/middle                                                                                                                                 |                                                                                                                                                                                                                                    |                5 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                    |                2 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                    |                1 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/middle                                                                                                                                 |                                                                                                                                                                                                                                    |                3 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/aChannel/fifo_channel/middle                                                                                                                                 |                                                                                                                                                                                                                                    |                5 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/aChannel/fifo_channel/middle                                                                                                                                 |                                                                                                                                                                                                                                    |                5 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/aChannel/fifo_channel/middle                                                                                                                                 |                                                                                                                                                                                                                                    |                4 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                    |                1 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                    |                2 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/aChannel/fifo_channel/middle                                                                                                                                 |                                                                                                                                                                                                                                    |                4 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/aChannel/fifo_channel/middle                                                                                                                                 |                                                                                                                                                                                                                                    |                5 |              9 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             11 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             11 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             13 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             13 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             15 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             15 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/tag_reg_0_15_0_4_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/a_cache/tag_reg_0_15_0_4_i_1__2_n_0                                                                                                        |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/tag_reg_0_15_0_4_i_1__3_n_0                                                                                                        |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_valid_reg_1[0]                                                    | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                4 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/a_cache/tag_reg_0_15_0_4_i_1__1_n_0                                                                                                        |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/E[0]                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                6 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/E[0]                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                7 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/a_cache/tag_reg_0_15_0_4_i_1__4_n_0                                                                                                        |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/E[0]                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                6 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/E[0]                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                6 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/E[0]                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                7 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/a_cache/tag_reg_0_15_0_4_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/E[0]                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                5 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/E[0]                                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                6 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/a_cache/tag_reg_0_15_0_4_i_1__5_n_0                                                                                                        |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/a_cache/tag_reg_0_15_0_4_i_1__6_n_0                                                                                                        |                                                                                                                                                                                                                                    |                1 |             16 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                    |               10 |             17 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                    |                6 |             17 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                    |                5 |             17 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                    |                7 |             17 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/FETCH_REC_Instr_valid_reg_0[0]                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |               10 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/FETCH_REC_Instr_valid_reg_0[0]                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |               13 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/FETCH_REC_Instr_valid_reg_0[0]                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                8 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_reg[8]_0[0]                                                       | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                7 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_reg[8][0]                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                8 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_reg[8][0]                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                7 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_valid_reg                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |               12 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/FETCH_REC_Instr_valid_reg_1[0]                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                5 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_reg[8][0]                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                8 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_reg[8][0]                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                7 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/FETCH_REC_Instr_valid_reg_0[0]                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |               10 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/FETCH_REC_Instr_valid_reg_0[0]                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |               14 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/FETCH_REC_Instr_valid_reg_0[0]                                               | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                8 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_reg[8][0]                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                5 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_reg[8][0]                                                         | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                7 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/EXE1_Instr_valid_reg_0[0]                                                    | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                9 |             24 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                7 |             27 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                    |                6 |             28 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                    |                7 |             28 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                    |                3 |             28 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                    |                3 |             28 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                    |                3 |             29 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                    |                5 |             29 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                    |                3 |             29 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                    |                4 |             29 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               16 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/cur_state_reg[1][0]                                                                                                            | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |               11 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                 | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               18 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               16 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/elapsed_cc_next                                                                                                                                                                                                             | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                8 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               23 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               16 |             32 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                    |                6 |             34 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                    |                5 |             34 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                    |                8 |             35 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                    |                7 |             35 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                    |                8 |             35 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                    |                5 |             35 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                    |                5 |             35 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             37 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             37 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             37 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             37 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                    |                9 |             43 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                    |                9 |             43 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                    |               14 |             43 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                    |               12 |             43 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                    |               14 |             43 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                    |               14 |             43 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                    |               12 |             43 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                    |               11 |             43 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                    |                3 |             48 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                    |                3 |             48 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                    |                3 |             48 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                    |                3 |             48 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_ccs[63]_i_1_n_0                                                                                                                                                                                     | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |                8 |             64 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               32 |             66 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                    |               24 |             67 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                    |               25 |             67 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                    |               25 |             67 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                    |               24 |             67 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               24 |             89 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               27 |             89 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               30 |             89 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 | re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | re2_copro_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               27 |             89 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                    |               77 |            198 |
|  re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                        | re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/arbiter_output_pc_port/arbiter/arbitration_logic/SR[0]                    |              101 |            236 |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


