TimeQuest Timing Analyzer report for LAB4
Thu Sep  1 20:07:14 2016
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 40. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Unconstrained Input Ports
 58. Unconstrained Output Ports
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; LAB4                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; LAB4.out.sdc  ; OK     ; Thu Sep  1 20:07:11 2016 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.333 ; 75.0 MHz  ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 13.333 ; 75.0 MHz  ; 6.666 ; 13.332 ; 50.00      ; 2         ; 3           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 95.0 MHz   ; 95.0 MHz        ; inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 104.4 MHz  ; 104.4 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 124.36 MHz ; 124.36 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.157 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 1.985 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 2.367 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.367 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.395 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.370  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.371  ; 0.000         ;
; CLOCK_50                                         ; 9.819  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 19.706 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                            ;
+-------+-------------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[9]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.197     ; 5.330      ;
; 1.353 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[5]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.197     ; 5.134      ;
; 1.600 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 4.890      ;
; 1.600 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 4.890      ;
; 1.600 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 4.890      ;
; 1.600 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 4.890      ;
; 1.600 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[4]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 4.890      ;
; 1.600 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[6]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 4.890      ;
; 1.600 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[7]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 4.890      ;
; 1.600 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[8]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 4.890      ;
; 1.647 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.204     ; 4.833      ;
; 1.662 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.203     ; 4.819      ;
; 1.792 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_RAS_N        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.190     ; 4.702      ;
; 1.846 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.203     ; 4.635      ;
; 1.880 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_CAS_N        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.190     ; 4.614      ;
; 1.930 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[1]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.197     ; 4.557      ;
; 2.135 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[0]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.197     ; 4.352      ;
; 2.171 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM2         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 4.339      ;
; 2.173 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM3         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 4.337      ;
; 2.173 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM1         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 4.337      ;
; 2.234 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_RAS_N        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 4.263      ;
; 2.291 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.192     ; 4.201      ;
; 2.421 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.197     ; 4.066      ;
; 2.500 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.204     ; 3.980      ;
; 2.500 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.204     ; 3.980      ;
; 2.500 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.204     ; 3.980      ;
; 2.500 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.204     ; 3.980      ;
; 2.500 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.204     ; 3.980      ;
; 2.500 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.204     ; 3.980      ;
; 2.501 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[8]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.992      ;
; 2.501 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[7]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.992      ;
; 2.501 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[6]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.992      ;
; 2.501 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[4]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.992      ;
; 2.501 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[3]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.992      ;
; 2.501 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[2]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.992      ;
; 2.501 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[1]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.992      ;
; 2.501 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[0]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.992      ;
; 2.507 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.192     ; 3.985      ;
; 2.547 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM0         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 3.963      ;
; 2.609 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|support_count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.184     ; 3.891      ;
; 2.663 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.191     ; 3.830      ;
; 2.666 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|support_count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.184     ; 3.834      ;
; 2.684 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[10]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.197     ; 3.803      ;
; 2.782 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.192     ; 3.710      ;
; 3.053 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[9]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 3.437      ;
; 3.087 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.196     ; 3.401      ;
; 3.089 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.196     ; 3.399      ;
; 3.093 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.196     ; 3.395      ;
; 3.094 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.196     ; 3.394      ;
; 3.095 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.196     ; 3.393      ;
; 3.095 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.196     ; 3.393      ;
; 3.099 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[11]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.196     ; 3.389      ;
; 3.187 ; image_controller:inst3|RAM_next     ; sdram:inst4|state.RandomAcess ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.192     ; 3.305      ;
; 3.213 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[5]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 3.277      ;
; 3.248 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[11]     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.193     ; 3.243      ;
; 3.332 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_WE_N         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.190     ; 3.162      ;
; 3.386 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|CFL_rst_n         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.193     ; 3.105      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[0]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[7]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[6]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[9]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.426 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[8]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.200     ; 3.058      ;
; 3.518 ; fl_controller:inst2|state.Sending   ; sdram:inst4|state.Activating  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.193     ; 2.973      ;
; 3.519 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_CS_N         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.979      ;
; 3.520 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|state.Desligado   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.978      ;
; 3.520 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_CKE          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.978      ;
; 3.641 ; image_controller:inst3|RAM_start    ; sdram:inst4|DRAM_CS_N         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.155     ; 2.888      ;
; 3.642 ; image_controller:inst3|RAM_start    ; sdram:inst4|state.Desligado   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.155     ; 2.887      ;
; 3.642 ; image_controller:inst3|RAM_start    ; sdram:inst4|DRAM_CKE          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.155     ; 2.887      ;
; 3.648 ; image_controller:inst3|RAM_next     ; sdram:inst4|CGRAM_rdy         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.197     ; 2.839      ;
; 3.725 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[10]     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.194     ; 2.765      ;
; 3.772 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM2         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.166     ; 2.746      ;
; 3.774 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM3         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.166     ; 2.744      ;
; 3.774 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM1         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.166     ; 2.744      ;
; 3.852 ; image_controller:inst3|RAM_next     ; sdram:inst4|state.Refresh     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.198     ; 2.634      ;
; 3.868 ; image_controller:inst3|RAM_addr[9]  ; sdram:inst4|DRAM_ADDR[9]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.188     ; 2.628      ;
; 3.901 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.597      ;
; 3.901 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.597      ;
; 3.901 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.597      ;
; 3.901 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.597      ;
; 3.901 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[4]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.597      ;
; 3.901 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[6]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.597      ;
; 3.901 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[7]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.597      ;
; 3.901 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[8]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.186     ; 2.597      ;
; 3.920 ; image_controller:inst3|RAM_addr[6]  ; sdram:inst4|DRAM_ADDR[6]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.165     ; 2.599      ;
; 3.965 ; image_controller:inst3|RAM_addr[10] ; sdram:inst4|DRAM_ADDR[10]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.173     ; 2.546      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[10]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[9]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[8]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[7]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[6]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[5]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[4]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[3]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
; 4.139 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[2]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.187     ; 2.358      ;
+-------+-------------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.985  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[8]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.550      ;
; 2.143  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[23]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.364      ;
; 2.143  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[22]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.364      ;
; 2.144  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[21]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.363      ;
; 2.170  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[14]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.337      ;
; 2.173  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[15]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.334      ;
; 2.176  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[13]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.331      ;
; 2.267  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[16]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.268      ;
; 2.268  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[1]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.267      ;
; 2.269  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[11]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.266      ;
; 2.272  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[20]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.263      ;
; 2.273  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[12]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.262      ;
; 2.274  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[4]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.261      ;
; 2.275  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[3]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.260      ;
; 2.278  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[2]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.257      ;
; 2.280  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[0]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.255      ;
; 2.281  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[10]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.254      ;
; 2.282  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[9]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.253      ;
; 2.283  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[19]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.252      ;
; 2.284  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[18]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.251      ;
; 2.285  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[17]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.151     ; 4.250      ;
; 2.432  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[6]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.075      ;
; 2.436  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[5]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.071      ;
; 2.441  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[7]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.179     ; 4.066      ;
; 2.483  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[8]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 4.058      ;
; 2.626  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|buffer                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.187     ; 3.873      ;
; 2.645  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[23]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.868      ;
; 2.646  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[22]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.867      ;
; 2.646  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[21]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.867      ;
; 2.673  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[14]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.840      ;
; 2.676  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[15]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.837      ;
; 2.679  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[13]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.834      ;
; 2.716  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|buffer_count                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.187     ; 3.783      ;
; 2.765  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[16]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.776      ;
; 2.766  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[1]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.775      ;
; 2.767  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[11]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.774      ;
; 2.770  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[20]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.771      ;
; 2.771  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[12]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.770      ;
; 2.772  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[4]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.769      ;
; 2.773  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[3]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.768      ;
; 2.776  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[2]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.765      ;
; 2.778  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[0]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.763      ;
; 2.779  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[10]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.762      ;
; 2.780  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[9]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.761      ;
; 2.781  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[19]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.760      ;
; 2.782  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[18]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.759      ;
; 2.783  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[17]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.145     ; 3.758      ;
; 2.923  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.187     ; 3.576      ;
; 2.930  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[6]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.583      ;
; 2.934  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[5]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.579      ;
; 2.939  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[7]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 3.574      ;
; 3.074  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[0]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.154     ; 3.458      ;
; 3.123  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[3]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.154     ; 3.409      ;
; 3.126  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[2]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.154     ; 3.406      ;
; 3.128  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[1]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.154     ; 3.404      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[22]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[20]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[19]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[21]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[18]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[16]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[15]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[11]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[10]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[9]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[7]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.202  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[17]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 3.326      ;
; 3.345  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[0]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.163     ; 3.178      ;
; 3.381  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[1]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.163     ; 3.142      ;
; 3.422  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 3.083      ;
; 3.627  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.Addressing                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.195     ; 2.864      ;
; 3.662  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[3]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.163     ; 2.861      ;
; 3.663  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[2]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.163     ; 2.860      ;
; 3.797  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[8]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 2.731      ;
; 3.797  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[6]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 2.731      ;
; 3.797  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 2.731      ;
; 3.797  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[4]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 2.731      ;
; 3.826  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[14]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.156     ; 2.704      ;
; 3.826  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[13]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.156     ; 2.704      ;
; 3.826  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[12]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.156     ; 2.704      ;
; 3.917  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[3]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.177     ; 2.592      ;
; 4.340  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.172     ; 2.174      ;
; 4.362  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|state.Reseting                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.172     ; 2.152      ;
; 4.433  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading1                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 2.072      ;
; 4.434  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading2                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 2.071      ;
; 4.570  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reseting                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 1.935      ;
; 4.570  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|buffer_count                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 1.935      ;
; 4.570  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|buffer                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 1.935      ;
; 4.570  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Pre_Read                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 1.935      ;
; 4.570  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Getting_ready                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 1.935      ;
; 4.791  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.Sending                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.195     ; 1.700      ;
; 4.802  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading0                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.181     ; 1.703      ;
; 4.810  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[1]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.189     ; 1.687      ;
; 4.810  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[2]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.189     ; 1.687      ;
; 4.810  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Sending                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.189     ; 1.687      ;
; 4.810  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Addressing                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.189     ; 1.687      ;
; 4.810  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[0]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.189     ; 1.687      ;
; 5.041  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Stabilizing                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.189     ; 1.456      ;
; 29.474 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.131     ; 10.413     ;
; 29.477 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.131     ; 10.410     ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.367 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[3]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.226     ; 4.092      ;
; 2.367 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[0]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.226     ; 4.092      ;
; 2.367 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.226     ; 4.092      ;
; 2.367 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[1]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.226     ; 4.092      ;
; 2.367 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[2]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.226     ; 4.092      ;
; 2.844 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.176     ; 3.665      ;
; 2.844 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.176     ; 3.665      ;
; 2.846 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.658      ;
; 2.849 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.655      ;
; 2.944 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[6]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.218     ; 3.523      ;
; 3.000 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_we_reg       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.177      ; 3.902      ;
; 3.000 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.177      ; 3.902      ;
; 3.002 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.183      ; 3.906      ;
; 3.013 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[4]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.218     ; 3.454      ;
; 3.092 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.412      ;
; 3.092 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.412      ;
; 3.092 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.412      ;
; 3.092 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.412      ;
; 3.092 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.412      ;
; 3.092 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.412      ;
; 3.092 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.412      ;
; 3.208 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.296      ;
; 3.209 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.295      ;
; 3.230 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 3.274      ;
; 3.270 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[11]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.214     ; 3.201      ;
; 3.270 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[10]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.214     ; 3.201      ;
; 3.271 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.214     ; 3.200      ;
; 3.302 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.182     ; 3.201      ;
; 3.302 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.182     ; 3.201      ;
; 3.430 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.199     ; 3.056      ;
; 3.431 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[8]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.199     ; 3.055      ;
; 3.455 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[3]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.199     ; 3.031      ;
; 3.500 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.199     ; 2.986      ;
; 3.554 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|state.WaitToRead                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.236     ; 2.895      ;
; 3.584 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.181     ; 2.920      ;
; 3.617 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.199     ; 2.869      ;
; 3.619 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[1]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.199     ; 2.867      ;
; 3.619 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.199     ; 2.867      ;
; 3.689 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_next                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.191     ; 2.805      ;
; 3.754 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.093     ; 9.504      ;
; 3.842 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[0]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.209     ; 2.634      ;
; 3.842 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[2]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.209     ; 2.634      ;
; 3.842 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[1]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.209     ; 2.634      ;
; 3.842 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[3]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.209     ; 2.634      ;
; 3.842 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[4]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.209     ; 2.634      ;
; 3.842 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[5]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.209     ; 2.634      ;
; 3.842 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[6]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.209     ; 2.634      ;
; 3.897 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.093     ; 9.361      ;
; 3.903 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.093     ; 9.355      ;
; 3.930 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.343      ;
; 3.964 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.309      ;
; 3.971 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.302      ;
; 4.059 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.214      ;
; 4.065 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.208      ;
; 4.073 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.200      ;
; 4.079 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.194      ;
; 4.107 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.166      ;
; 4.113 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.160      ;
; 4.114 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.159      ;
; 4.120 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.153      ;
; 4.128 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.097     ; 9.126      ;
; 4.202 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.071      ;
; 4.208 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.065      ;
; 4.208 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.065      ;
; 4.214 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.059      ;
; 4.218 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.055      ;
; 4.233 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.040      ;
; 4.239 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.034      ;
; 4.264 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 9.009      ;
; 4.271 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.097     ; 8.983      ;
; 4.277 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.097     ; 8.977      ;
; 4.315 ; image_controller:inst3|column[4]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.073     ; 8.963      ;
; 4.327 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[3]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.946      ;
; 4.331 ; image_controller:inst3|IMG_COUNT_X[3]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.104     ; 8.916      ;
; 4.332 ; image_controller:inst3|IMG_COUNT_X[2]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.104     ; 8.915      ;
; 4.342 ; image_controller:inst3|column[1]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.091     ; 8.918      ;
; 4.343 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[1]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.930      ;
; 4.349 ; image_controller:inst3|column[5]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.093     ; 8.909      ;
; 4.350 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.130     ; 8.871      ;
; 4.350 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[3]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.130     ; 8.871      ;
; 4.350 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[0]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.130     ; 8.871      ;
; 4.350 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[1]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.130     ; 8.871      ;
; 4.350 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[2]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.130     ; 8.871      ;
; 4.361 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.912      ;
; 4.367 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.906      ;
; 4.376 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.897      ;
; 4.377 ; image_controller:inst3|IMG_COUNT_X[8]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.104     ; 8.870      ;
; 4.382 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.891      ;
; 4.382 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.891      ;
; 4.388 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.885      ;
; 4.392 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[4]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.097     ; 8.862      ;
; 4.407 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.866      ;
; 4.413 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.078     ; 8.860      ;
; 4.426 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[1]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.080     ; 8.845      ;
; 4.439 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|row[7]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.115     ; 8.797      ;
; 4.457 ; image_controller:inst3|column[7]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.093     ; 8.801      ;
; 4.465 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.126     ; 8.760      ;
; 4.465 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[3]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.126     ; 8.760      ;
; 4.465 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[0]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.126     ; 8.760      ;
; 4.465 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[1]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.126     ; 8.760      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.367 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.022      ;
; 0.371 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.027      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; image_controller:inst3|state.ALittleWait                                                                                                          ; image_controller:inst3|state.ALittleWait                                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; image_controller:inst3|row[0]                                                                                                                     ; image_controller:inst3|row[0]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; image_controller:inst3|state.ResetingMemory                                                                                                       ; image_controller:inst3|state.ResetingMemory                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; image_controller:inst3|RAM_start                                                                                                                  ; image_controller:inst3|RAM_start                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.420 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.686      ;
; 0.430 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[5] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[6] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.699      ;
; 0.442 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.454 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; image_controller:inst3|state.ResetingMemory                                                                                                       ; image_controller:inst3|RAM_start                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.718      ;
; 0.457 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.565 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.567 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.583 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.849      ;
; 0.593 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.600 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.622 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.628 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.283      ;
; 0.637 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.643 ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; image_controller:inst3|FREE[4]                                                                                                                    ; image_controller:inst3|FREE[4]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; image_controller:inst3|FREE[2]                                                                                                                    ; image_controller:inst3|FREE[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; image_controller:inst3|FREE[6]                                                                                                                    ; image_controller:inst3|FREE[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.909      ;
; 0.647 ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; image_controller:inst3|FREE[5]                                                                                                                    ; image_controller:inst3|FREE[5]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; image_controller:inst3|IMG_COUNT_Y[7]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[7]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.912      ;
; 0.649 ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.913      ;
; 0.649 ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; image_controller:inst3|FREE[1]                                                                                                                    ; image_controller:inst3|FREE[1]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.914      ;
; 0.654 ; image_controller:inst3|IMG_COUNT_X[7]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[7]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.657 ; image_controller:inst3|IMG_COUNT_X[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[5]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.660 ; image_controller:inst3|support_count[3]                                                                                                           ; image_controller:inst3|support_count[3]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.923      ;
; 0.660 ; image_controller:inst3|IMG_COUNT_Y[8]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[8]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.924      ;
; 0.661 ; image_controller:inst3|support_count[1]                                                                                                           ; image_controller:inst3|support_count[1]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; image_controller:inst3|IMG_COUNT_X[9]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[9]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; image_controller:inst3|IMG_COUNT_X[6]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; image_controller:inst3|support_count[4]                                                                                                           ; image_controller:inst3|support_count[4]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.927      ;
; 0.664 ; image_controller:inst3|FREE[3]                                                                                                                    ; image_controller:inst3|FREE[3]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.667 ; image_controller:inst3|support_count[2]                                                                                                           ; image_controller:inst3|support_count[2]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.930      ;
; 0.667 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.668 ; image_controller:inst3|IMG_COUNT_X[0]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[0]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.670 ; image_controller:inst3|IMG_COUNT_X[8]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[8]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; image_controller:inst3|IMG_COUNT_Y[0]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[0]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.934      ;
; 0.673 ; image_controller:inst3|FREE[0]                                                                                                                    ; image_controller:inst3|FREE[0]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.937      ;
; 0.675 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.676 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.942      ;
; 0.682 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.948      ;
; 0.682 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.948      ;
; 0.689 ; image_controller:inst3|support_count[0]                                                                                                           ; image_controller:inst3|support_count[0]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.952      ;
; 0.698 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.964      ;
; 0.718 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.368      ;
; 0.746 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[0]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.013      ;
; 0.801 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.072      ;
; 0.802 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|delayed_wrptr_g[0]                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.822 ; image_controller:inst3|row[8]                                                                                                                     ; image_controller:inst3|row[8]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.085      ;
; 0.824 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.092      ;
; 0.824 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.089      ;
; 0.825 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[3]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.093      ;
; 0.830 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.095      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.105      ;
; 0.850 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|delayed_wrptr_g[5]                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.119      ;
; 0.914 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.180      ;
; 0.917 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.183      ;
; 0.922 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.193      ;
; 0.942 ; image_controller:inst3|row[3]                                                                                                                     ; image_controller:inst3|row[3]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.206      ;
; 0.958 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.613      ;
; 0.960 ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; image_controller:inst3|FREE[5]                                                                                                                    ; image_controller:inst3|FREE[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.226      ;
; 0.964 ; image_controller:inst3|FREE[1]                                                                                                                    ; image_controller:inst3|FREE[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.228      ;
; 0.965 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[1]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.233      ;
; 0.965 ; image_controller:inst3|IMG_COUNT_Y[7]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[8]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.229      ;
; 0.966 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.234      ;
; 0.969 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[2]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.237      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.395 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.362      ; 0.979      ;
; 0.402 ; fl_controller:inst2|current_data[0]                                                                                                               ; fl_controller:inst2|current_data[0]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[1]                                                                                                               ; fl_controller:inst2|current_data[1]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[2]                                                                                                               ; fl_controller:inst2|current_data[2]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[3]                                                                                                               ; fl_controller:inst2|current_data[3]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[4]                                                                                                               ; fl_controller:inst2|current_data[4]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[8]                                                                                                               ; fl_controller:inst2|current_data[8]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[9]                                                                                                               ; fl_controller:inst2|current_data[9]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[10]                                                                                                              ; fl_controller:inst2|current_data[10]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[11]                                                                                                              ; fl_controller:inst2|current_data[11]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[12]                                                                                                              ; fl_controller:inst2|current_data[12]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[16]                                                                                                              ; fl_controller:inst2|current_data[16]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[17]                                                                                                              ; fl_controller:inst2|current_data[17]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[18]                                                                                                              ; fl_controller:inst2|current_data[18]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[19]                                                                                                              ; fl_controller:inst2|current_data[19]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|current_data[20]                                                                                                              ; fl_controller:inst2|current_data[20]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|FL_ADDR[14]                                                                                                                   ; fl_controller:inst2|FL_ADDR[14]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|FL_ADDR[13]                                                                                                                   ; fl_controller:inst2|FL_ADDR[13]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|FL_ADDR[12]                                                                                                                   ; fl_controller:inst2|FL_ADDR[12]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|FL_ADDR[8]                                                                                                                    ; fl_controller:inst2|FL_ADDR[8]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|FL_ADDR[6]                                                                                                                    ; fl_controller:inst2|FL_ADDR[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|FL_ADDR[5]                                                                                                                    ; fl_controller:inst2|FL_ADDR[5]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fl_controller:inst2|FL_ADDR[4]                                                                                                                    ; fl_controller:inst2|FL_ADDR[4]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fl_controller:inst2|wait_count[2]                                                                                                                 ; fl_controller:inst2|wait_count[2]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|wait_count[3]                                                                                                                 ; fl_controller:inst2|wait_count[3]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[3]                                                                                                                    ; fl_controller:inst2|FL_ADDR[3]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[22]                                                                                                                   ; fl_controller:inst2|FL_ADDR[22]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[21]                                                                                                                   ; fl_controller:inst2|FL_ADDR[21]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[20]                                                                                                                   ; fl_controller:inst2|FL_ADDR[20]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[19]                                                                                                                   ; fl_controller:inst2|FL_ADDR[19]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[18]                                                                                                                   ; fl_controller:inst2|FL_ADDR[18]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[17]                                                                                                                   ; fl_controller:inst2|FL_ADDR[17]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[16]                                                                                                                   ; fl_controller:inst2|FL_ADDR[16]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[15]                                                                                                                   ; fl_controller:inst2|FL_ADDR[15]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[11]                                                                                                                   ; fl_controller:inst2|FL_ADDR[11]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[10]                                                                                                                   ; fl_controller:inst2|FL_ADDR[10]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[9]                                                                                                                    ; fl_controller:inst2|FL_ADDR[9]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fl_controller:inst2|FL_ADDR[7]                                                                                                                    ; fl_controller:inst2|FL_ADDR[7]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[5]                                                                                                               ; fl_controller:inst2|current_data[5]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[6]                                                                                                               ; fl_controller:inst2|current_data[6]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[7]                                                                                                               ; fl_controller:inst2|current_data[7]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[13]                                                                                                              ; fl_controller:inst2|current_data[13]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[14]                                                                                                              ; fl_controller:inst2|current_data[14]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[15]                                                                                                              ; fl_controller:inst2|current_data[15]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[21]                                                                                                              ; fl_controller:inst2|current_data[21]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[22]                                                                                                              ; fl_controller:inst2|current_data[22]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|current_data[23]                                                                                                              ; fl_controller:inst2|current_data[23]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|buffer_count                                                                                                                  ; fl_controller:inst2|buffer_count                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|buffer                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|state.Pre_Read                                                                                                                ; fl_controller:inst2|state.Pre_Read                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|FL_ADDR[0]                                                                                                                    ; fl_controller:inst2|FL_ADDR[0]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|state.Reseting                                                                                                                ; fl_controller:inst2|state.Reseting                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|FL_ADDR[1]                                                                                                                    ; fl_controller:inst2|FL_ADDR[1]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|FL_ADDR[2]                                                                                                                    ; fl_controller:inst2|FL_ADDR[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|state.IDLE                                                                                                                    ; fl_controller:inst2|state.IDLE                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fl_controller:inst2|state.Sending                                                                                                                 ; fl_controller:inst2|state.Sending                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.424 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.688      ;
; 0.442 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.379      ; 1.043      ;
; 0.447 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[6]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.711      ;
; 0.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.379      ; 1.049      ;
; 0.455 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; fl_controller:inst2|state.Reading0                                                                                                                ; fl_controller:inst2|buffer_count                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.720      ;
; 0.469 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.379      ; 1.070      ;
; 0.547 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.811      ;
; 0.556 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.560 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.824      ;
; 0.565 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|state.Reading1                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.830      ;
; 0.571 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|state.Reading2                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.836      ;
; 0.573 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vsync                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.839      ;
; 0.573 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.837      ;
; 0.603 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.868      ;
; 0.611 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[0]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.878      ;
; 0.616 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[6]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hsync                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.880      ;
; 0.618 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[5]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.882      ;
; 0.648 ; fl_controller:inst2|state.Stabilizing                                                                                                             ; fl_controller:inst2|state.Sending                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.913      ;
; 0.650 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.914      ;
; 0.651 ; fl_controller:inst2|buffer_count                                                                                                                  ; fl_controller:inst2|state.Reading1                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.916      ;
; 0.656 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[7]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[7]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[4]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.921      ;
; 0.658 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[9]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[9]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[1]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[1]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.662 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[6]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[6]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[8]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[8]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.926      ;
; 0.664 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[2]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[2]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[3]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[3]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[4]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[4]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[1]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[1]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.933      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; sdram:inst4|support_count[2]       ; sdram:inst4|support_count[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram:inst4|support_count[1]       ; sdram:inst4|support_count[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram:inst4|support_count[0]       ; sdram:inst4|support_count[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sdram:inst4|state.Reseting_FL      ; sdram:inst4|state.Reseting_FL      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.REFTIME0         ; sdram:inst4|state.REFTIME0         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.NOPTIME4         ; sdram:inst4|state.NOPTIME4         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|CFL_ack                ; sdram:inst4|CFL_ack                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|support_count2[0]      ; sdram:inst4|support_count2[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|support_count2[1]      ; sdram:inst4|support_count2[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.RandomAcess2     ; sdram:inst4|state.RandomAcess2     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.NOPTIME2         ; sdram:inst4|state.NOPTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.NOPTIME5         ; sdram:inst4|state.NOPTIME5         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.REFTIME1         ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.REFTIME2         ; sdram:inst4|state.REFTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.InicializandoPRE ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram:inst4|state.InicializandoNOP ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.437 ; sdram:inst4|state.RefreshWrite     ; sdram:inst4|state.REFTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.702      ;
; 0.443 ; sdram:inst4|row_data[11]           ; sdram:inst4|row_data[11]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.708      ;
; 0.449 ; sdram:inst4|column_data[9]         ; sdram:inst4|column_data[9]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.714      ;
; 0.454 ; sdram:inst4|state.Activating       ; sdram:inst4|state.NOPTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.719      ;
; 0.459 ; sdram:inst4|support_count2[0]      ; sdram:inst4|support_count2[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.724      ;
; 0.474 ; sdram:inst4|support_count[0]       ; sdram:inst4|support_count[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.740      ;
; 0.476 ; sdram:inst4|state.InicializandoPRE ; sdram:inst4|state.InicializandoREF ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.741      ;
; 0.585 ; sdram:inst4|state.RandomAcess2     ; sdram:inst4|state.PRECHARGIN       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.850      ;
; 0.619 ; sdram:inst4|row_data[0]            ; sdram:inst4|DRAM_ADDR[0]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.885      ;
; 0.627 ; sdram:inst4|state.LoadMODE         ; sdram:inst4|state.Reseting_FL      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.893      ;
; 0.638 ; sdram:inst4|row_data[11]           ; sdram:inst4|DRAM_ADDR[11]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.902      ;
; 0.644 ; sdram:inst4|row_data[6]            ; sdram:inst4|DRAM_ADDR[6]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.910      ;
; 0.647 ; sdram:inst4|row_data[8]            ; sdram:inst4|DRAM_ADDR[8]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.913      ;
; 0.658 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[3]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; sdram:inst4|row_data[10]           ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; sdram:inst4|row_data[9]            ; sdram:inst4|row_data[9]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; sdram:inst4|row_data[7]            ; sdram:inst4|row_data[7]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; sdram:inst4|row_data[5]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; sdram:inst4|row_data[1]            ; sdram:inst4|row_data[1]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; sdram:inst4|column_data[5]         ; sdram:inst4|column_data[5]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; sdram:inst4|state.Refresh          ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.926      ;
; 0.663 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.928      ;
; 0.665 ; sdram:inst4|column_data[1]         ; sdram:inst4|column_data[1]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.930      ;
; 0.666 ; sdram:inst4|column_data[8]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.931      ;
; 0.667 ; sdram:inst4|column_data[7]         ; sdram:inst4|column_data[7]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; sdram:inst4|column_data[3]         ; sdram:inst4|column_data[3]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.933      ;
; 0.671 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.936      ;
; 0.678 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[0]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.943      ;
; 0.687 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[0]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.952      ;
; 0.768 ; sdram:inst4|state.IDLE             ; sdram:inst4|state.Refresh          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.033      ;
; 0.838 ; sdram:inst4|support_count2[0]      ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.103      ;
; 0.843 ; sdram:inst4|support_count2[0]      ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.108      ;
; 0.846 ; sdram:inst4|row_data[2]            ; sdram:inst4|DRAM_ADDR[2]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.112      ;
; 0.875 ; sdram:inst4|state.ForeverWaiting   ; sdram:inst4|state.RefreshWrite     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.140      ;
; 0.883 ; sdram:inst4|state.Writing_PRE      ; sdram:inst4|CFL_ack                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.147      ;
; 0.886 ; sdram:inst4|row_data[4]            ; sdram:inst4|DRAM_ADDR[4]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.152      ;
; 0.891 ; sdram:inst4|row_data[1]            ; sdram:inst4|DRAM_ADDR[1]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.157      ;
; 0.972 ; sdram:inst4|state.InicializandoNOP ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.237      ;
; 0.976 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; sdram:inst4|row_data[9]            ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; sdram:inst4|row_data[1]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; sdram:inst4|row_data[7]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; sdram:inst4|row_data[5]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; sdram:inst4|column_data[5]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.242      ;
; 0.983 ; sdram:inst4|column_data[1]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.248      ;
; 0.984 ; sdram:inst4|column_data[7]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.249      ;
; 0.985 ; sdram:inst4|column_data[3]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; sdram:inst4|row_data[10]           ; sdram:inst4|row_data[11]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[3]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[1]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[9]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.252      ;
; 0.990 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[7]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.257      ;
; 0.993 ; sdram:inst4|column_data[8]         ; sdram:inst4|column_data[9]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[7]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[1]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.260      ;
; 0.998 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[5]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.263      ;
; 0.998 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[3]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.263      ;
; 0.999 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.264      ;
; 1.000 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.265      ;
; 1.003 ; sdram:inst4|support_count[2]       ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.262      ;
; 1.003 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.268      ;
; 1.003 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.268      ;
; 1.009 ; sdram:inst4|state.REFTIME1         ; sdram:inst4|state.IDLE             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.274      ;
; 1.022 ; sdram:inst4|Refresh_count[2]       ; sdram:inst4|Refresh_count[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.287      ;
; 1.041 ; sdram:inst4|support_count2[1]      ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.306      ;
; 1.048 ; sdram:inst4|support_count[2]       ; sdram:inst4|state.NOPTIME5         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.294      ;
; 1.048 ; sdram:inst4|support_count2[1]      ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.313      ;
; 1.068 ; sdram:inst4|column_data[2]         ; sdram:inst4|DRAM_ADDR[2]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.347      ;
; 1.094 ; sdram:inst4|row_data[10]           ; sdram:inst4|DRAM_ADDR[10]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.357      ;
; 1.097 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; sdram:inst4|row_data[9]            ; sdram:inst4|row_data[11]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; sdram:inst4|row_data[1]            ; sdram:inst4|row_data[3]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; sdram:inst4|row_data[7]            ; sdram:inst4|row_data[9]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.363      ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 21.867 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 104.47 MHz ; 104.47 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 114.3 MHz  ; 114.3 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 137.21 MHz ; 137.21 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.643 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 2.406 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 2.730 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.354 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.355 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.374  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.374  ; 0.000         ;
; CLOCK_50                                         ; 9.799  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 19.709 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                             ;
+-------+-------------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.643 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[9]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.173     ; 4.869      ;
; 1.754 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[5]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.173     ; 4.758      ;
; 2.071 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.182     ; 4.432      ;
; 2.084 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 4.430      ;
; 2.084 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 4.430      ;
; 2.084 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 4.430      ;
; 2.084 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 4.430      ;
; 2.084 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[4]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 4.430      ;
; 2.084 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[6]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 4.430      ;
; 2.084 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[7]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 4.430      ;
; 2.084 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[8]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 4.430      ;
; 2.092 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.180     ; 4.413      ;
; 2.232 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_RAS_N        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.166     ; 4.287      ;
; 2.267 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.180     ; 4.238      ;
; 2.294 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[1]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.175     ; 4.216      ;
; 2.339 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_CAS_N        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.166     ; 4.180      ;
; 2.504 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[0]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.175     ; 4.006      ;
; 2.613 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM2         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.150     ; 3.922      ;
; 2.615 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM3         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.150     ; 3.920      ;
; 2.615 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM1         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.150     ; 3.920      ;
; 2.619 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_RAS_N        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 3.902      ;
; 2.688 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.828      ;
; 2.759 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[2]  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.175     ; 3.751      ;
; 2.855 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[8]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.661      ;
; 2.855 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[7]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.661      ;
; 2.855 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[6]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.661      ;
; 2.855 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[4]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.661      ;
; 2.855 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[3]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.661      ;
; 2.855 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[2]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.661      ;
; 2.855 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[1]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.661      ;
; 2.855 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[0]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.661      ;
; 2.861 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.182     ; 3.642      ;
; 2.861 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.182     ; 3.642      ;
; 2.861 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.182     ; 3.642      ;
; 2.861 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.182     ; 3.642      ;
; 2.861 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.182     ; 3.642      ;
; 2.861 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.182     ; 3.642      ;
; 2.898 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.618      ;
; 2.950 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM0         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.150     ; 3.585      ;
; 3.021 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.167     ; 3.497      ;
; 3.037 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|support_count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.161     ; 3.487      ;
; 3.057 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[10]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.173     ; 3.455      ;
; 3.075 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|support_count[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.161     ; 3.449      ;
; 3.150 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 3.366      ;
; 3.348 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 3.163      ;
; 3.351 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 3.160      ;
; 3.354 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 3.157      ;
; 3.355 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 3.156      ;
; 3.356 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 3.155      ;
; 3.356 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.174     ; 3.155      ;
; 3.399 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[9]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 3.115      ;
; 3.405 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[11]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.173     ; 3.107      ;
; 3.517 ; image_controller:inst3|RAM_next     ; sdram:inst4|state.RandomAcess ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.169     ; 2.999      ;
; 3.544 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[5]      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 2.970      ;
; 3.568 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[11]     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 2.946      ;
; 3.589 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_WE_N         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.166     ; 2.930      ;
; 3.671 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|CFL_rst_n         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 2.843      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[0]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[7]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[6]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[9]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.695 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[8]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.176     ; 2.814      ;
; 3.793 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|state.Desligado   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.729      ;
; 3.793 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_CKE          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.729      ;
; 3.802 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_CS_N         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.720      ;
; 3.813 ; fl_controller:inst2|state.Sending   ; sdram:inst4|state.Activating  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 2.701      ;
; 3.823 ; image_controller:inst3|RAM_start    ; sdram:inst4|state.Desligado   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.132     ; 2.730      ;
; 3.823 ; image_controller:inst3|RAM_start    ; sdram:inst4|DRAM_CKE          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.132     ; 2.730      ;
; 3.832 ; image_controller:inst3|RAM_start    ; sdram:inst4|DRAM_CS_N         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.132     ; 2.721      ;
; 3.911 ; image_controller:inst3|RAM_next     ; sdram:inst4|CGRAM_rdy         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.173     ; 2.601      ;
; 3.995 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[10]     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.171     ; 2.519      ;
; 4.044 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM2         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.142     ; 2.499      ;
; 4.046 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM3         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.142     ; 2.497      ;
; 4.046 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM1         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.142     ; 2.497      ;
; 4.107 ; image_controller:inst3|RAM_next     ; sdram:inst4|state.Refresh     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.175     ; 2.403      ;
; 4.117 ; image_controller:inst3|RAM_addr[9]  ; sdram:inst4|DRAM_ADDR[9]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.404      ;
; 4.133 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.389      ;
; 4.133 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.389      ;
; 4.133 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.389      ;
; 4.133 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.389      ;
; 4.133 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[4]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.389      ;
; 4.133 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[6]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.389      ;
; 4.133 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[7]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.389      ;
; 4.133 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[8]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.163     ; 2.389      ;
; 4.209 ; image_controller:inst3|RAM_addr[10] ; sdram:inst4|DRAM_ADDR[10]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.147     ; 2.329      ;
; 4.216 ; image_controller:inst3|RAM_addr[6]  ; sdram:inst4|DRAM_ADDR[6]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.141     ; 2.328      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[10]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[9]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[8]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[7]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[6]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[5]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[4]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[3]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
; 4.337 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[2]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.164     ; 2.184      ;
+-------+-------------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.406  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[8]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 4.155      ;
; 2.518  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[23]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 4.012      ;
; 2.518  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[22]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 4.012      ;
; 2.518  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[21]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 4.012      ;
; 2.542  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[14]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 3.988      ;
; 2.545  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[15]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 3.985      ;
; 2.548  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[13]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 3.982      ;
; 2.656  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[16]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.905      ;
; 2.657  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[1]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.904      ;
; 2.658  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[11]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.903      ;
; 2.660  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[20]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.901      ;
; 2.661  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[12]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.900      ;
; 2.662  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[4]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.899      ;
; 2.663  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[3]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.898      ;
; 2.665  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[2]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.896      ;
; 2.667  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[0]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.894      ;
; 2.668  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[10]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.893      ;
; 2.669  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[9]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.892      ;
; 2.670  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[19]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.891      ;
; 2.671  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[18]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.890      ;
; 2.672  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[17]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.126     ; 3.889      ;
; 2.790  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[6]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 3.740      ;
; 2.794  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[5]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 3.736      ;
; 2.797  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[7]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.157     ; 3.733      ;
; 2.870  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[8]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.698      ;
; 2.982  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[23]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.555      ;
; 2.982  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[22]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.555      ;
; 2.982  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[21]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.555      ;
; 2.998  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|buffer                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.165     ; 3.524      ;
; 3.006  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[14]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.531      ;
; 3.009  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[15]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.528      ;
; 3.012  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[13]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.525      ;
; 3.021  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|buffer_count                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.165     ; 3.501      ;
; 3.120  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[16]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.448      ;
; 3.121  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[1]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.447      ;
; 3.122  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[11]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.446      ;
; 3.124  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[20]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.444      ;
; 3.125  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[12]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.443      ;
; 3.126  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[4]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.442      ;
; 3.127  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[3]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.441      ;
; 3.129  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[2]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.439      ;
; 3.131  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[0]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.437      ;
; 3.132  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[10]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.436      ;
; 3.133  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[9]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.435      ;
; 3.134  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[19]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.434      ;
; 3.135  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[18]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.433      ;
; 3.136  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[17]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.119     ; 3.432      ;
; 3.250  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.165     ; 3.272      ;
; 3.254  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[6]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.283      ;
; 3.258  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[5]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.279      ;
; 3.261  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[7]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 3.276      ;
; 3.393  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[0]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.129     ; 3.165      ;
; 3.425  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[3]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.129     ; 3.133      ;
; 3.429  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[2]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.129     ; 3.129      ;
; 3.431  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[1]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.129     ; 3.127      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[22]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[20]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[19]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[21]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[18]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[16]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[15]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[11]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[10]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[9]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[7]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.456  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[17]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 3.096      ;
; 3.645  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[0]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.137     ; 2.905      ;
; 3.677  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[1]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.137     ; 2.873      ;
; 3.714  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 2.815      ;
; 3.892  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.Addressing                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 2.622      ;
; 3.929  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[3]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.137     ; 2.621      ;
; 3.931  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[2]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.137     ; 2.619      ;
; 4.008  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[8]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 2.544      ;
; 4.008  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[6]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 2.544      ;
; 4.008  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 2.544      ;
; 4.008  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[4]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.135     ; 2.544      ;
; 4.034  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[14]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.132     ; 2.521      ;
; 4.034  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[13]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.132     ; 2.521      ;
; 4.034  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[12]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.132     ; 2.521      ;
; 4.114  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[3]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.153     ; 2.420      ;
; 4.568  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|state.Reseting                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 1.969      ;
; 4.585  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.150     ; 1.952      ;
; 4.649  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading1                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 1.880      ;
; 4.650  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading2                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 1.879      ;
; 4.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reseting                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 1.767      ;
; 4.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|buffer_count                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 1.767      ;
; 4.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|buffer                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 1.767      ;
; 4.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Pre_Read                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 1.767      ;
; 4.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Getting_ready                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 1.767      ;
; 4.980  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading0                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.158     ; 1.549      ;
; 4.984  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.Sending                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.173     ; 1.530      ;
; 4.987  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[1]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.166     ; 1.534      ;
; 4.987  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[2]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.166     ; 1.534      ;
; 4.987  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Sending                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.166     ; 1.534      ;
; 4.987  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Addressing                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.166     ; 1.534      ;
; 4.987  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[0]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.166     ; 1.534      ;
; 5.208  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Stabilizing                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.166     ; 1.313      ;
; 30.428 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.120     ; 9.471      ;
; 30.431 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.120     ; 9.468      ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.730 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[3]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.205     ; 3.751      ;
; 2.730 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[0]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.205     ; 3.751      ;
; 2.730 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.205     ; 3.751      ;
; 2.730 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[1]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.205     ; 3.751      ;
; 2.730 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[2]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.205     ; 3.751      ;
; 3.186 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.153     ; 3.347      ;
; 3.186 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.153     ; 3.347      ;
; 3.212 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.317      ;
; 3.215 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.314      ;
; 3.283 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[6]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.198     ; 3.205      ;
; 3.313 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[4]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.198     ; 3.175      ;
; 3.345 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_we_reg       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.155      ; 3.527      ;
; 3.345 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.160      ; 3.532      ;
; 3.345 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.155      ; 3.527      ;
; 3.430 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.099      ;
; 3.430 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.099      ;
; 3.430 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.099      ;
; 3.430 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.099      ;
; 3.430 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.099      ;
; 3.430 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.099      ;
; 3.430 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 3.099      ;
; 3.548 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[11]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.194     ; 2.944      ;
; 3.548 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[10]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.194     ; 2.944      ;
; 3.549 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.194     ; 2.943      ;
; 3.550 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 2.979      ;
; 3.552 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 2.977      ;
; 3.565 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 2.964      ;
; 3.633 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.159     ; 2.894      ;
; 3.633 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.159     ; 2.894      ;
; 3.726 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.178     ; 2.782      ;
; 3.727 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[8]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.178     ; 2.781      ;
; 3.747 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[3]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.178     ; 2.761      ;
; 3.789 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.178     ; 2.719      ;
; 3.815 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|state.WaitToRead                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.216     ; 2.655      ;
; 3.889 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.178     ; 2.619      ;
; 3.891 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.178     ; 2.617      ;
; 3.892 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[1]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.178     ; 2.616      ;
; 3.897 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.157     ; 2.632      ;
; 3.934 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_next                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.170     ; 2.582      ;
; 4.056 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[0]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.188     ; 2.442      ;
; 4.056 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[2]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.188     ; 2.442      ;
; 4.056 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[1]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.188     ; 2.442      ;
; 4.056 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[3]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.188     ; 2.442      ;
; 4.056 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[4]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.188     ; 2.442      ;
; 4.056 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[5]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.188     ; 2.442      ;
; 4.056 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[6]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.188     ; 2.442      ;
; 4.584 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.086     ; 8.682      ;
; 4.713 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.086     ; 8.553      ;
; 4.719 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.086     ; 8.547      ;
; 4.765 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.517      ;
; 4.803 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.479      ;
; 4.826 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.456      ;
; 4.868 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.414      ;
; 4.880 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.402      ;
; 4.894 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.388      ;
; 4.897 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 8.365      ;
; 4.900 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.382      ;
; 4.932 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.350      ;
; 4.938 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.344      ;
; 4.955 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.327      ;
; 4.961 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.321      ;
; 4.997 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.285      ;
; 4.999 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.283      ;
; 5.003 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.279      ;
; 5.009 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.273      ;
; 5.015 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.267      ;
; 5.026 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.256      ;
; 5.026 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 8.236      ;
; 5.027 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.123     ; 8.202      ;
; 5.027 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[3]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.123     ; 8.202      ;
; 5.027 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[0]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.123     ; 8.202      ;
; 5.027 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[1]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.123     ; 8.202      ;
; 5.027 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; image_controller:inst3|support_count[2]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.123     ; 8.202      ;
; 5.032 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 8.230      ;
; 5.044 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.238      ;
; 5.070 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.212      ;
; 5.075 ; image_controller:inst3|IMG_COUNT_X[2]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.096     ; 8.181      ;
; 5.079 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[1]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.203      ;
; 5.079 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[3]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.203      ;
; 5.082 ; image_controller:inst3|IMG_COUNT_X[3]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.096     ; 8.174      ;
; 5.084 ; image_controller:inst3|column[4]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.065     ; 8.203      ;
; 5.103 ; image_controller:inst3|column[1]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.084     ; 8.165      ;
; 5.110 ; image_controller:inst3|column[5]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.086     ; 8.156      ;
; 5.124 ; image_controller:inst3|IMG_COUNT_X[8]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.096     ; 8.132      ;
; 5.128 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.154      ;
; 5.134 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.148      ;
; 5.171 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[4]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 8.091      ;
; 5.173 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.109      ;
; 5.173 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.109      ;
; 5.174 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.120     ; 8.058      ;
; 5.174 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[3]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.120     ; 8.058      ;
; 5.174 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[0]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.120     ; 8.058      ;
; 5.174 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[1]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.120     ; 8.058      ;
; 5.174 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[2]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.120     ; 8.058      ;
; 5.179 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.103      ;
; 5.179 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.103      ;
; 5.199 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.083      ;
; 5.203 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[1]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.072     ; 8.077      ;
; 5.203 ; image_controller:inst3|column[7]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.086     ; 8.063      ;
; 5.205 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.070     ; 8.077      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.354 ; fl_controller:inst2|current_data[0]                                                                                                               ; fl_controller:inst2|current_data[0]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[1]                                                                                                               ; fl_controller:inst2|current_data[1]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[2]                                                                                                               ; fl_controller:inst2|current_data[2]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[3]                                                                                                               ; fl_controller:inst2|current_data[3]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[4]                                                                                                               ; fl_controller:inst2|current_data[4]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[8]                                                                                                               ; fl_controller:inst2|current_data[8]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[9]                                                                                                               ; fl_controller:inst2|current_data[9]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[10]                                                                                                              ; fl_controller:inst2|current_data[10]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[11]                                                                                                              ; fl_controller:inst2|current_data[11]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[12]                                                                                                              ; fl_controller:inst2|current_data[12]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[16]                                                                                                              ; fl_controller:inst2|current_data[16]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[17]                                                                                                              ; fl_controller:inst2|current_data[17]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[18]                                                                                                              ; fl_controller:inst2|current_data[18]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[19]                                                                                                              ; fl_controller:inst2|current_data[19]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|current_data[20]                                                                                                              ; fl_controller:inst2|current_data[20]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|wait_count[2]                                                                                                                 ; fl_controller:inst2|wait_count[2]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|wait_count[3]                                                                                                                 ; fl_controller:inst2|wait_count[3]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[22]                                                                                                                   ; fl_controller:inst2|FL_ADDR[22]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[21]                                                                                                                   ; fl_controller:inst2|FL_ADDR[21]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[20]                                                                                                                   ; fl_controller:inst2|FL_ADDR[20]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[19]                                                                                                                   ; fl_controller:inst2|FL_ADDR[19]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[18]                                                                                                                   ; fl_controller:inst2|FL_ADDR[18]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[17]                                                                                                                   ; fl_controller:inst2|FL_ADDR[17]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[16]                                                                                                                   ; fl_controller:inst2|FL_ADDR[16]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[15]                                                                                                                   ; fl_controller:inst2|FL_ADDR[15]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[11]                                                                                                                   ; fl_controller:inst2|FL_ADDR[11]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[10]                                                                                                                   ; fl_controller:inst2|FL_ADDR[10]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[9]                                                                                                                    ; fl_controller:inst2|FL_ADDR[9]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[8]                                                                                                                    ; fl_controller:inst2|FL_ADDR[8]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[7]                                                                                                                    ; fl_controller:inst2|FL_ADDR[7]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[6]                                                                                                                    ; fl_controller:inst2|FL_ADDR[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[5]                                                                                                                    ; fl_controller:inst2|FL_ADDR[5]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fl_controller:inst2|FL_ADDR[4]                                                                                                                    ; fl_controller:inst2|FL_ADDR[4]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[5]                                                                                                               ; fl_controller:inst2|current_data[5]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[6]                                                                                                               ; fl_controller:inst2|current_data[6]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[7]                                                                                                               ; fl_controller:inst2|current_data[7]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[13]                                                                                                              ; fl_controller:inst2|current_data[13]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[14]                                                                                                              ; fl_controller:inst2|current_data[14]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[15]                                                                                                              ; fl_controller:inst2|current_data[15]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[21]                                                                                                              ; fl_controller:inst2|current_data[21]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[22]                                                                                                              ; fl_controller:inst2|current_data[22]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|current_data[23]                                                                                                              ; fl_controller:inst2|current_data[23]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|buffer_count                                                                                                                  ; fl_controller:inst2|buffer_count                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|buffer                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|state.Pre_Read                                                                                                                ; fl_controller:inst2|state.Pre_Read                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|FL_ADDR[3]                                                                                                                    ; fl_controller:inst2|FL_ADDR[3]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|FL_ADDR[0]                                                                                                                    ; fl_controller:inst2|FL_ADDR[0]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|state.Reseting                                                                                                                ; fl_controller:inst2|state.Reseting                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|FL_ADDR[1]                                                                                                                    ; fl_controller:inst2|FL_ADDR[1]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|FL_ADDR[2]                                                                                                                    ; fl_controller:inst2|FL_ADDR[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|FL_ADDR[14]                                                                                                                   ; fl_controller:inst2|FL_ADDR[14]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|FL_ADDR[13]                                                                                                                   ; fl_controller:inst2|FL_ADDR[13]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|FL_ADDR[12]                                                                                                                   ; fl_controller:inst2|FL_ADDR[12]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|state.IDLE                                                                                                                    ; fl_controller:inst2|state.IDLE                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fl_controller:inst2|state.Sending                                                                                                                 ; fl_controller:inst2|state.Sending                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.383 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.624      ;
; 0.397 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.317      ; 0.915      ;
; 0.411 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[6]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.652      ;
; 0.411 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.654      ;
; 0.419 ; fl_controller:inst2|state.Reading0                                                                                                                ; fl_controller:inst2|buffer_count                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.661      ;
; 0.434 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.336      ; 0.971      ;
; 0.439 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.336      ; 0.976      ;
; 0.460 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.336      ; 0.997      ;
; 0.495 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.736      ;
; 0.507 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.748      ;
; 0.510 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.751      ;
; 0.510 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|state.Reading1                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.752      ;
; 0.519 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.760      ;
; 0.521 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vsync                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.763      ;
; 0.523 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|state.Reading2                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.765      ;
; 0.551 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.792      ;
; 0.563 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[5]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.804      ;
; 0.565 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[0]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.808      ;
; 0.571 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[6]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hsync                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.811      ;
; 0.593 ; fl_controller:inst2|state.Stabilizing                                                                                                             ; fl_controller:inst2|state.Sending                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.835      ;
; 0.595 ; fl_controller:inst2|buffer_count                                                                                                                  ; fl_controller:inst2|state.Reading1                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.837      ;
; 0.597 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.838      ;
; 0.600 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[7]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[7]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[9]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[9]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.603 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[1]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[1]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[8]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[8]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[6]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[6]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[4]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[2]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[2]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[4]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[4]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[3]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[3]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.851      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.355 ; image_controller:inst3|state.ALittleWait                                                                                                          ; image_controller:inst3|state.ALittleWait                                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.357 ; image_controller:inst3|row[0]                                                                                                                     ; image_controller:inst3|row[0]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; image_controller:inst3|state.ResetingMemory                                                                                                       ; image_controller:inst3|state.ResetingMemory                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; image_controller:inst3|RAM_start                                                                                                                  ; image_controller:inst3|RAM_start                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.373 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.959      ;
; 0.377 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.965      ;
; 0.380 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.622      ;
; 0.397 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[5] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[6] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.413 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.655      ;
; 0.418 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.420 ; image_controller:inst3|state.ResetingMemory                                                                                                       ; image_controller:inst3|RAM_start                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.660      ;
; 0.513 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.755      ;
; 0.516 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.758      ;
; 0.531 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.773      ;
; 0.549 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.570 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.812      ;
; 0.575 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.817      ;
; 0.583 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.587 ; image_controller:inst3|FREE[4]                                                                                                                    ; image_controller:inst3|FREE[4]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; image_controller:inst3|FREE[2]                                                                                                                    ; image_controller:inst3|FREE[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; image_controller:inst3|FREE[6]                                                                                                                    ; image_controller:inst3|FREE[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; image_controller:inst3|FREE[5]                                                                                                                    ; image_controller:inst3|FREE[5]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; image_controller:inst3|IMG_COUNT_Y[7]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[7]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; image_controller:inst3|FREE[1]                                                                                                                    ; image_controller:inst3|FREE[1]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.835      ;
; 0.599 ; image_controller:inst3|IMG_COUNT_X[7]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[7]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.840      ;
; 0.602 ; image_controller:inst3|IMG_COUNT_X[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[5]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; image_controller:inst3|support_count[3]                                                                                                           ; image_controller:inst3|support_count[3]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.843      ;
; 0.603 ; image_controller:inst3|IMG_COUNT_Y[8]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[8]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.190      ;
; 0.604 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; image_controller:inst3|support_count[1]                                                                                                           ; image_controller:inst3|support_count[1]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.845      ;
; 0.606 ; image_controller:inst3|support_count[4]                                                                                                           ; image_controller:inst3|support_count[4]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.846      ;
; 0.607 ; image_controller:inst3|IMG_COUNT_X[9]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[9]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; image_controller:inst3|FREE[3]                                                                                                                    ; image_controller:inst3|FREE[3]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; image_controller:inst3|support_count[2]                                                                                                           ; image_controller:inst3|support_count[2]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.848      ;
; 0.608 ; image_controller:inst3|IMG_COUNT_X[6]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.849      ;
; 0.609 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.851      ;
; 0.612 ; image_controller:inst3|IMG_COUNT_X[0]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[0]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.853      ;
; 0.612 ; image_controller:inst3|IMG_COUNT_Y[0]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[0]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.853      ;
; 0.614 ; image_controller:inst3|IMG_COUNT_X[8]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[8]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.855      ;
; 0.615 ; image_controller:inst3|FREE[0]                                                                                                                    ; image_controller:inst3|FREE[0]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.856      ;
; 0.616 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.618 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.860      ;
; 0.627 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.628 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.870      ;
; 0.629 ; image_controller:inst3|support_count[0]                                                                                                           ; image_controller:inst3|support_count[0]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.869      ;
; 0.640 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.882      ;
; 0.689 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[0]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.696 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.278      ;
; 0.744 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|delayed_wrptr_g[0]                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.746 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.992      ;
; 0.747 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.992      ;
; 0.748 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[3]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.993      ;
; 0.760 ; image_controller:inst3|row[8]                                                                                                                     ; image_controller:inst3|row[8]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.000      ;
; 0.763 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|delayed_wrptr_g[5]                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.008      ;
; 0.769 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.009      ;
; 0.774 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.014      ;
; 0.775 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.017      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.068      ;
; 0.829 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.071      ;
; 0.837 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.083      ;
; 0.868 ; image_controller:inst3|row[3]                                                                                                                     ; image_controller:inst3|row[3]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.108      ;
; 0.874 ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.115      ;
; 0.876 ; image_controller:inst3|FREE[4]                                                                                                                    ; image_controller:inst3|FREE[5]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.117      ;
; 0.877 ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.118      ;
; 0.877 ; image_controller:inst3|FREE[5]                                                                                                                    ; image_controller:inst3|FREE[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.118      ;
; 0.877 ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.118      ;
; 0.877 ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.118      ;
; 0.877 ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[5]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.118      ;
; 0.877 ; image_controller:inst3|FREE[2]                                                                                                                    ; image_controller:inst3|FREE[3]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.118      ;
; 0.878 ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; image_controller:inst3|FREE[1]                                                                                                                    ; image_controller:inst3|FREE[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; image_controller:inst3|IMG_COUNT_X[0]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.120      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.355 ; sdram:inst4|support_count[2]       ; sdram:inst4|support_count[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram:inst4|support_count[1]       ; sdram:inst4|support_count[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram:inst4|support_count[0]       ; sdram:inst4|support_count[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram:inst4|state.Reseting_FL      ; sdram:inst4|state.Reseting_FL      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram:inst4|state.NOPTIME4         ; sdram:inst4|state.NOPTIME4         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram:inst4|CFL_ack                ; sdram:inst4|CFL_ack                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram:inst4|state.RandomAcess2     ; sdram:inst4|state.RandomAcess2     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram:inst4|state.NOPTIME2         ; sdram:inst4|state.NOPTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sdram:inst4|state.REFTIME0         ; sdram:inst4|state.REFTIME0         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sdram:inst4|support_count2[0]      ; sdram:inst4|support_count2[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sdram:inst4|support_count2[1]      ; sdram:inst4|support_count2[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sdram:inst4|state.NOPTIME5         ; sdram:inst4|state.NOPTIME5         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sdram:inst4|state.REFTIME1         ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sdram:inst4|state.REFTIME2         ; sdram:inst4|state.REFTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sdram:inst4|state.InicializandoPRE ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sdram:inst4|state.InicializandoNOP ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.400 ; sdram:inst4|row_data[11]           ; sdram:inst4|row_data[11]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.642      ;
; 0.404 ; sdram:inst4|state.RefreshWrite     ; sdram:inst4|state.REFTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.645      ;
; 0.406 ; sdram:inst4|column_data[9]         ; sdram:inst4|column_data[9]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.647      ;
; 0.415 ; sdram:inst4|support_count2[0]      ; sdram:inst4|support_count2[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.656      ;
; 0.418 ; sdram:inst4|state.Activating       ; sdram:inst4|state.NOPTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.660      ;
; 0.429 ; sdram:inst4|support_count[0]       ; sdram:inst4|support_count[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.671      ;
; 0.439 ; sdram:inst4|state.InicializandoPRE ; sdram:inst4|state.InicializandoREF ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.680      ;
; 0.536 ; sdram:inst4|state.RandomAcess2     ; sdram:inst4|state.PRECHARGIN       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.778      ;
; 0.571 ; sdram:inst4|row_data[0]            ; sdram:inst4|DRAM_ADDR[0]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.813      ;
; 0.582 ; sdram:inst4|state.LoadMODE         ; sdram:inst4|state.Reseting_FL      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.824      ;
; 0.585 ; sdram:inst4|row_data[11]           ; sdram:inst4|DRAM_ADDR[11]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.826      ;
; 0.593 ; sdram:inst4|row_data[6]            ; sdram:inst4|DRAM_ADDR[6]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.835      ;
; 0.596 ; sdram:inst4|row_data[8]            ; sdram:inst4|DRAM_ADDR[8]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.838      ;
; 0.601 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[3]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; sdram:inst4|row_data[10]           ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; sdram:inst4|row_data[9]            ; sdram:inst4|row_data[9]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; sdram:inst4|row_data[7]            ; sdram:inst4|row_data[7]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; sdram:inst4|row_data[5]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; sdram:inst4|row_data[1]            ; sdram:inst4|row_data[1]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; sdram:inst4|column_data[5]         ; sdram:inst4|column_data[5]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; sdram:inst4|state.Refresh          ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.848      ;
; 0.608 ; sdram:inst4|column_data[1]         ; sdram:inst4|column_data[1]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.849      ;
; 0.609 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; sdram:inst4|column_data[8]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.850      ;
; 0.611 ; sdram:inst4|column_data[7]         ; sdram:inst4|column_data[7]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.852      ;
; 0.612 ; sdram:inst4|column_data[3]         ; sdram:inst4|column_data[3]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.853      ;
; 0.614 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.855      ;
; 0.614 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.855      ;
; 0.620 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[0]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.862      ;
; 0.630 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[0]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.871      ;
; 0.714 ; sdram:inst4|state.IDLE             ; sdram:inst4|state.Refresh          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.955      ;
; 0.766 ; sdram:inst4|support_count2[0]      ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.007      ;
; 0.778 ; sdram:inst4|support_count2[0]      ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.019      ;
; 0.779 ; sdram:inst4|row_data[2]            ; sdram:inst4|DRAM_ADDR[2]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.021      ;
; 0.789 ; sdram:inst4|state.ForeverWaiting   ; sdram:inst4|state.RefreshWrite     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.030      ;
; 0.801 ; sdram:inst4|row_data[4]            ; sdram:inst4|DRAM_ADDR[4]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.043      ;
; 0.805 ; sdram:inst4|row_data[1]            ; sdram:inst4|DRAM_ADDR[1]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.047      ;
; 0.818 ; sdram:inst4|state.Writing_PRE      ; sdram:inst4|CFL_ack                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.059      ;
; 0.887 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[3]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[1]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; sdram:inst4|row_data[10]           ; sdram:inst4|row_data[11]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[9]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; sdram:inst4|row_data[1]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; sdram:inst4|row_data[9]            ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; sdram:inst4|row_data[7]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; sdram:inst4|row_data[5]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; sdram:inst4|column_data[5]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.133      ;
; 0.894 ; sdram:inst4|column_data[1]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[7]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; sdram:inst4|state.InicializandoNOP ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.135      ;
; 0.897 ; sdram:inst4|column_data[8]         ; sdram:inst4|column_data[9]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.138      ;
; 0.897 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[7]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.138      ;
; 0.898 ; sdram:inst4|column_data[7]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.139      ;
; 0.899 ; sdram:inst4|column_data[3]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.140      ;
; 0.899 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[1]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.140      ;
; 0.900 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.142      ;
; 0.900 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.143      ;
; 0.902 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[5]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.143      ;
; 0.902 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[3]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.143      ;
; 0.905 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.147      ;
; 0.908 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.149      ;
; 0.910 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.151      ;
; 0.913 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.154      ;
; 0.913 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.154      ;
; 0.921 ; sdram:inst4|support_count[2]       ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.156      ;
; 0.928 ; sdram:inst4|state.REFTIME1         ; sdram:inst4|state.IDLE             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.169      ;
; 0.941 ; sdram:inst4|Refresh_count[2]       ; sdram:inst4|Refresh_count[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.182      ;
; 0.948 ; sdram:inst4|support_count2[1]      ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.189      ;
; 0.961 ; sdram:inst4|support_count2[1]      ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.202      ;
; 0.974 ; sdram:inst4|support_count[2]       ; sdram:inst4|state.NOPTIME5         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.197      ;
; 0.986 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; sdram:inst4|row_data[10]           ; sdram:inst4|DRAM_ADDR[10]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.227      ;
; 0.990 ; sdram:inst4|row_data[1]            ; sdram:inst4|row_data[3]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; sdram:inst4|row_data[9]            ; sdram:inst4|row_data[11]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; sdram:inst4|row_data[7]            ; sdram:inst4|row_data[9]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; sdram:inst4|row_data[5]            ; sdram:inst4|row_data[7]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.232      ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 22.286 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 3.888 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 4.309 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 4.572 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.160 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.167 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.183 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.421  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.446  ; 0.000         ;
; CLOCK_50                                         ; 9.400  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 19.756 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+-------+-------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.888 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 2.685      ;
; 3.991 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 2.582      ;
; 4.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.097     ; 2.419      ;
; 4.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.097     ; 2.419      ;
; 4.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.097     ; 2.419      ;
; 4.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.097     ; 2.419      ;
; 4.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.097     ; 2.419      ;
; 4.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.097     ; 2.419      ;
; 4.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.097     ; 2.419      ;
; 4.157 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.097     ; 2.419      ;
; 4.237 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.109     ; 2.327      ;
; 4.259 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 2.307      ;
; 4.266 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.108     ; 2.299      ;
; 4.316 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_RAS_N           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.093     ; 2.264      ;
; 4.325 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_CAS_N           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.093     ; 2.255      ;
; 4.344 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 2.222      ;
; 4.352 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.108     ; 2.213      ;
; 4.402 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM2            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.074     ; 2.197      ;
; 4.403 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM1            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.074     ; 2.196      ;
; 4.404 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM3            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.074     ; 2.195      ;
; 4.475 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_RAS_N           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.096     ; 2.102      ;
; 4.502 ; fl_controller:inst2|state.IDLE      ; sdram:inst4|support_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.108     ; 2.063      ;
; 4.550 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.095     ; 2.028      ;
; 4.569 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_DQM0            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.074     ; 2.030      ;
; 4.640 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.095     ; 1.938      ;
; 4.642 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.109     ; 1.922      ;
; 4.642 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.109     ; 1.922      ;
; 4.642 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.109     ; 1.922      ;
; 4.642 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.109     ; 1.922      ;
; 4.642 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.109     ; 1.922      ;
; 4.642 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.109     ; 1.922      ;
; 4.662 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[8]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.911      ;
; 4.662 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[7]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.911      ;
; 4.662 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[6]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.911      ;
; 4.662 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[4]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.911      ;
; 4.662 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[3]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.911      ;
; 4.662 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[2]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.911      ;
; 4.662 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.911      ;
; 4.662 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.911      ;
; 4.666 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|support_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.092     ; 1.915      ;
; 4.696 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|support_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.092     ; 1.885      ;
; 4.734 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.839      ;
; 4.742 ; image_controller:inst3|RAM_next     ; sdram:inst4|Refresh_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.837      ;
; 4.762 ; image_controller:inst3|RAM_next     ; sdram:inst4|support_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.095     ; 1.816      ;
; 4.779 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.106     ; 1.788      ;
; 4.782 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.106     ; 1.785      ;
; 4.785 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.106     ; 1.782      ;
; 4.787 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.106     ; 1.780      ;
; 4.787 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.106     ; 1.780      ;
; 4.787 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|Refresh_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.106     ; 1.780      ;
; 4.880 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[9]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.103     ; 1.690      ;
; 4.910 ; image_controller:inst3|RAM_next     ; sdram:inst4|state.RandomAcess    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.095     ; 1.668      ;
; 4.920 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_ADDR[11]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.099     ; 1.654      ;
; 4.959 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[5]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.103     ; 1.611      ;
; 4.987 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[11]        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.102     ; 1.584      ;
; 4.996 ; image_controller:inst3|RAM_next     ; sdram:inst4|DRAM_WE_N            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.093     ; 1.584      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[1]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[7]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[2]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[3]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[4]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[5]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[6]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[9]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.000 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|column_data[8]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.107     ; 1.566      ;
; 5.056 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|CFL_rst_n            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.102     ; 1.515      ;
; 5.101 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_CS_N            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.478      ;
; 5.112 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|state.Desligado      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.467      ;
; 5.112 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_CKE             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.467      ;
; 5.112 ; fl_controller:inst2|state.Sending   ; sdram:inst4|state.Activating     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.102     ; 1.459      ;
; 5.127 ; image_controller:inst3|RAM_start    ; sdram:inst4|state.Desligado      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.063     ; 1.483      ;
; 5.127 ; image_controller:inst3|RAM_start    ; sdram:inst4|DRAM_CKE             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.063     ; 1.483      ;
; 5.131 ; image_controller:inst3|RAM_start    ; sdram:inst4|DRAM_CS_N            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.063     ; 1.479      ;
; 5.178 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM2            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.071     ; 1.424      ;
; 5.180 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM1            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.071     ; 1.422      ;
; 5.181 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM3            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.071     ; 1.421      ;
; 5.198 ; image_controller:inst3|RAM_next     ; sdram:inst4|CGRAM_rdy            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.100     ; 1.375      ;
; 5.202 ; fl_controller:inst2|state.Sending   ; sdram:inst4|DRAM_ADDR[10]        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.103     ; 1.368      ;
; 5.228 ; image_controller:inst3|RAM_addr[6]  ; sdram:inst4|DRAM_ADDR[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.073     ; 1.372      ;
; 5.267 ; image_controller:inst3|RAM_addr[9]  ; sdram:inst4|DRAM_ADDR[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.092     ; 1.314      ;
; 5.312 ; image_controller:inst3|RAM_next     ; sdram:inst4|state.Refresh        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.102     ; 1.259      ;
; 5.312 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.267      ;
; 5.312 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.267      ;
; 5.312 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.267      ;
; 5.312 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.267      ;
; 5.312 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.267      ;
; 5.312 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.267      ;
; 5.312 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.267      ;
; 5.312 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_ADDR[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.094     ; 1.267      ;
; 5.312 ; image_controller:inst3|RAM_addr[10] ; sdram:inst4|DRAM_ADDR[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.080     ; 1.281      ;
; 5.362 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|DRAM_DQM0            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.071     ; 1.240      ;
; 5.389 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|state.RefreshWrite   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.113     ; 1.171      ;
; 5.393 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|state.REFTIME2       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.113     ; 1.167      ;
; 5.393 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|state.ForeverWaiting ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.113     ; 1.167      ;
; 5.393 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|state.REFTIME0       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.113     ; 1.167      ;
; 5.396 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.095     ; 1.182      ;
; 5.396 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.095     ; 1.182      ;
; 5.396 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.095     ; 1.182      ;
; 5.396 ; image_controller:inst3|RAM_reset_n  ; sdram:inst4|row_data[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -0.095     ; 1.182      ;
+-------+-------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.309  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[8]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.306      ;
; 4.393  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[23]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.194      ;
; 4.393  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[22]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.194      ;
; 4.394  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[21]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.193      ;
; 4.409  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[14]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.178      ;
; 4.412  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[15]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.175      ;
; 4.416  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[13]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.171      ;
; 4.440  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[16]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.175      ;
; 4.441  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[1]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.174      ;
; 4.442  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[11]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.173      ;
; 4.444  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[20]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.171      ;
; 4.445  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[12]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.170      ;
; 4.446  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[4]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.169      ;
; 4.447  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[3]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.168      ;
; 4.450  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[2]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.165      ;
; 4.452  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[0]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.163      ;
; 4.453  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[10]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.162      ;
; 4.454  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[9]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.161      ;
; 4.455  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[19]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.160      ;
; 4.456  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[18]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.159      ;
; 4.457  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[17]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 2.158      ;
; 4.531  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[6]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.056      ;
; 4.536  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[5]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.051      ;
; 4.540  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|current_data[7]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.088     ; 2.047      ;
; 4.553  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[8]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 2.068      ;
; 4.624  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|buffer_count                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.095     ; 1.956      ;
; 4.637  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[23]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.956      ;
; 4.637  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[22]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.956      ;
; 4.638  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[21]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.955      ;
; 4.653  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[14]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.940      ;
; 4.656  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[15]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.937      ;
; 4.659  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|buffer                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.095     ; 1.921      ;
; 4.660  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[13]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.933      ;
; 4.684  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[16]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.937      ;
; 4.685  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[1]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.936      ;
; 4.686  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[11]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.935      ;
; 4.688  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[20]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.933      ;
; 4.689  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[12]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.932      ;
; 4.690  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[4]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.931      ;
; 4.691  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[3]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.930      ;
; 4.694  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[2]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.927      ;
; 4.696  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[0]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.925      ;
; 4.697  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[10]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.924      ;
; 4.698  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[9]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.923      ;
; 4.699  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[19]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.922      ;
; 4.700  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[18]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.921      ;
; 4.701  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[17]                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.054     ; 1.920      ;
; 4.775  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[6]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.818      ;
; 4.780  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[5]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.813      ;
; 4.784  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|current_data[7]                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.082     ; 1.809      ;
; 4.827  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.095     ; 1.753      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[22]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[20]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[19]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[21]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[18]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[16]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[15]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[11]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[10]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[9]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[7]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.907  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[17]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.700      ;
; 4.916  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[0]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 1.699      ;
; 4.918  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[3]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 1.697      ;
; 4.922  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[2]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 1.693      ;
; 4.938  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|wait_count[1]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.060     ; 1.677      ;
; 5.045  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[0]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.070     ; 1.560      ;
; 5.053  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[1]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.070     ; 1.552      ;
; 5.083  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 1.503      ;
; 5.121  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.Addressing                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.104     ; 1.450      ;
; 5.184  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[3]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.070     ; 1.421      ;
; 5.187  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|wait_count[2]                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.070     ; 1.418      ;
; 5.210  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[8]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.397      ;
; 5.210  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[6]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.397      ;
; 5.210  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.397      ;
; 5.210  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[4]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.068     ; 1.397      ;
; 5.226  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[14]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.066     ; 1.383      ;
; 5.226  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[13]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.066     ; 1.383      ;
; 5.226  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[12]                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.066     ; 1.383      ;
; 5.297  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[3]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.085     ; 1.293      ;
; 5.470  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|state.IDLE                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.079     ; 1.126      ;
; 5.486  ; sdram:inst4|CFL_start                               ; fl_controller:inst2|state.Reseting                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.079     ; 1.110      ;
; 5.562  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading1                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 1.024      ;
; 5.563  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading2                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 1.023      ;
; 5.634  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reseting                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 0.952      ;
; 5.634  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|buffer_count                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 0.952      ;
; 5.634  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|buffer                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 0.952      ;
; 5.634  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Pre_Read                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 0.952      ;
; 5.634  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Getting_ready                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 0.952      ;
; 5.688  ; sdram:inst4|CFL_ack                                 ; fl_controller:inst2|state.Sending                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.104     ; 0.883      ;
; 5.727  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Reading0                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.089     ; 0.859      ;
; 5.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[1]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.098     ; 0.815      ;
; 5.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[2]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.098     ; 0.815      ;
; 5.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Sending                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.098     ; 0.815      ;
; 5.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Addressing                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.098     ; 0.815      ;
; 5.762  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|FL_ADDR[0]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.098     ; 0.815      ;
; 5.853  ; sdram:inst4|CFL_rst_n                               ; fl_controller:inst2|state.Stabilizing                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 6.668        ; -0.098     ; 0.724      ;
; 34.571 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.351      ;
; 34.573 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.349      ;
+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.572 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[3]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.137     ; 1.965      ;
; 4.572 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[0]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.137     ; 1.965      ;
; 4.572 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.137     ; 1.965      ;
; 4.572 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[1]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.137     ; 1.965      ;
; 4.572 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|support_count[2]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.137     ; 1.965      ;
; 4.685 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.088     ; 1.901      ;
; 4.685 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.088     ; 1.901      ;
; 4.705 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.880      ;
; 4.708 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.877      ;
; 4.766 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_we_reg       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.083      ; 2.013      ;
; 4.766 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.083      ; 2.013      ;
; 4.768 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; 0.086      ; 2.014      ;
; 4.815 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[6]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.129     ; 1.730      ;
; 4.828 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.757      ;
; 4.828 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.757      ;
; 4.828 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.757      ;
; 4.828 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.757      ;
; 4.828 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.757      ;
; 4.828 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.757      ;
; 4.828 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.757      ;
; 4.846 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[4]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.129     ; 1.699      ;
; 4.881 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.704      ;
; 4.883 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.702      ;
; 4.895 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.690      ;
; 4.941 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.090     ; 1.643      ;
; 4.941 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.090     ; 1.643      ;
; 4.986 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[11]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.125     ; 1.563      ;
; 4.986 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[10]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.125     ; 1.563      ;
; 4.986 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.125     ; 1.563      ;
; 5.065 ; sdram:inst4|FIFO_re                                                                                                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.089     ; 1.520      ;
; 5.081 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.114     ; 1.479      ;
; 5.082 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[8]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.114     ; 1.478      ;
; 5.094 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[3]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.114     ; 1.466      ;
; 5.103 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|state.WaitToRead                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.146     ; 1.425      ;
; 5.112 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.114     ; 1.448      ;
; 5.176 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.114     ; 1.384      ;
; 5.177 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.114     ; 1.383      ;
; 5.178 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_addr[1]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.114     ; 1.382      ;
; 5.199 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|RAM_next                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.106     ; 1.369      ;
; 5.247 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[0]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.122     ; 1.305      ;
; 5.247 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[2]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.122     ; 1.305      ;
; 5.247 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[1]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.122     ; 1.305      ;
; 5.247 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[3]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.122     ; 1.305      ;
; 5.247 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[4]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.122     ; 1.305      ;
; 5.247 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[5]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.122     ; 1.305      ;
; 5.247 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|FREE[6]                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.122     ; 1.305      ;
; 5.946 ; sdram:inst4|CGRAM_rdy                                                                                               ; image_controller:inst3|state.ALittleWait                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.667        ; -0.106     ; 0.622      ;
; 8.596 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.050     ; 4.694      ;
; 8.669 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.050     ; 4.621      ;
; 8.673 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.050     ; 4.617      ;
; 8.692 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.609      ;
; 8.713 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.588      ;
; 8.735 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.566      ;
; 8.740 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.561      ;
; 8.751 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.550      ;
; 8.765 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.536      ;
; 8.769 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[2]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.532      ;
; 8.786 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.515      ;
; 8.790 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[2]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.511      ;
; 8.792 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.054     ; 4.494      ;
; 8.808 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.493      ;
; 8.812 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[0]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.489      ;
; 8.813 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.488      ;
; 8.817 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[9]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.484      ;
; 8.824 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.477      ;
; 8.828 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[5]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.473      ;
; 8.840 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.461      ;
; 8.847 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.454      ;
; 8.847 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.454      ;
; 8.854 ; image_controller:inst3|IMG_COUNT_X[2]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.061     ; 4.425      ;
; 8.855 ; image_controller:inst3|IMG_COUNT_X[3]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.061     ; 4.424      ;
; 8.865 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.054     ; 4.421      ;
; 8.869 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[3]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.432      ;
; 8.869 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[4]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.054     ; 4.417      ;
; 8.873 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[0]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.428      ;
; 8.881 ; image_controller:inst3|IMG_COUNT_X[8]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.061     ; 4.398      ;
; 8.890 ; image_controller:inst3|column[4]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.034     ; 4.416      ;
; 8.900 ; image_controller:inst3|column[1]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.048     ; 4.392      ;
; 8.907 ; image_controller:inst3|column[5]                                                                                    ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.050     ; 4.383      ;
; 8.908 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[1]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.393      ;
; 8.913 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.388      ;
; 8.913 ; image_controller:inst3|IMG_COUNT_X[9]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.061     ; 4.366      ;
; 8.916 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|RAM_addr[4]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.054     ; 4.370      ;
; 8.917 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[9]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.384      ;
; 8.920 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.381      ;
; 8.920 ; image_controller:inst3|column[2]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.381      ;
; 8.924 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|RAM_addr[7]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.377      ;
; 8.924 ; image_controller:inst3|column[3]                                                                                    ; image_controller:inst3|column[7]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.039     ; 4.377      ;
; 8.925 ; image_controller:inst3|IMG_COUNT_X[2]                                                                               ; image_controller:inst3|RAM_addr[1]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.050     ; 4.365      ;
; 8.926 ; image_controller:inst3|IMG_COUNT_X[3]                                                                               ; image_controller:inst3|RAM_addr[1]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.050     ; 4.364      ;
; 8.928 ; image_controller:inst3|IMG_COUNT_X[7]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.061     ; 4.351      ;
; 8.935 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|row[7]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.071     ; 4.334      ;
; 8.935 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 4.315      ;
; 8.935 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[3]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 4.315      ;
; 8.935 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[0]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 4.315      ;
; 8.935 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[1]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 4.315      ;
; 8.935 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0] ; image_controller:inst3|support_count[2]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 4.315      ;
; 8.939 ; image_controller:inst3|column[0]                                                                                    ; image_controller:inst3|column[1]                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.041     ; 4.360      ;
; 8.941 ; image_controller:inst3|IMG_COUNT_X[1]                                                                               ; image_controller:inst3|RAM_addr[5]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.061     ; 4.338      ;
; 8.941 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1] ; image_controller:inst3|support_count[4]                                                                                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 4.309      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.160 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.183 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; image_controller:inst3|state.ALittleWait                                                                                                          ; image_controller:inst3|state.ALittleWait                                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; image_controller:inst3|row[0]                                                                                                                     ; image_controller:inst3|row[0]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; image_controller:inst3|state.ResetingMemory                                                                                                       ; image_controller:inst3|state.ResetingMemory                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; image_controller:inst3|RAM_start                                                                                                                  ; image_controller:inst3|RAM_start                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.189 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[5] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[6] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.203 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; image_controller:inst3|state.ResetingMemory                                                                                                       ; image_controller:inst3|RAM_start                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.205 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.329      ;
; 0.210 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.334      ;
; 0.259 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.263 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.390      ;
; 0.272 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.396      ;
; 0.276 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[2]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.400      ;
; 0.276 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[1]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.600      ;
; 0.283 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.407      ;
; 0.290 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.294 ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; image_controller:inst3|FREE[4]                                                                                                                    ; image_controller:inst3|FREE[4]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; image_controller:inst3|FREE[6]                                                                                                                    ; image_controller:inst3|FREE[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; image_controller:inst3|FREE[2]                                                                                                                    ; image_controller:inst3|FREE[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; image_controller:inst3|FREE[5]                                                                                                                    ; image_controller:inst3|FREE[5]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.298 ; image_controller:inst3|FREE[1]                                                                                                                    ; image_controller:inst3|FREE[1]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.421      ;
; 0.298 ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; image_controller:inst3|IMG_COUNT_Y[7]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[7]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.421      ;
; 0.300 ; image_controller:inst3|IMG_COUNT_X[7]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[7]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; image_controller:inst3|IMG_COUNT_X[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[5]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; image_controller:inst3|IMG_COUNT_Y[8]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[8]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; image_controller:inst3|support_count[3]                                                                                                           ; image_controller:inst3|support_count[3]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; image_controller:inst3|IMG_COUNT_X[6]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; image_controller:inst3|IMG_COUNT_X[9]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[9]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; image_controller:inst3|support_count[4]                                                                                                           ; image_controller:inst3|support_count[4]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; image_controller:inst3|IMG_COUNT_X[0]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[0]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; image_controller:inst3|FREE[3]                                                                                                                    ; image_controller:inst3|FREE[3]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.429      ;
; 0.307 ; image_controller:inst3|support_count[1]                                                                                                           ; image_controller:inst3|support_count[1]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; image_controller:inst3|IMG_COUNT_X[8]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[8]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; image_controller:inst3|IMG_COUNT_Y[0]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[0]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; image_controller:inst3|support_count[2]                                                                                                           ; image_controller:inst3|support_count[2]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; image_controller:inst3|FREE[0]                                                                                                                    ; image_controller:inst3|FREE[0]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.432      ;
; 0.310 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.434      ;
; 0.311 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.435      ;
; 0.313 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.437      ;
; 0.315 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.439      ;
; 0.319 ; image_controller:inst3|support_count[0]                                                                                                           ; image_controller:inst3|support_count[0]                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.320 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.643      ;
; 0.322 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.446      ;
; 0.334 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[0]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.460      ;
; 0.349 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[6]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
; 0.349 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|delayed_wrptr_g[0]                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
; 0.356 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.479      ;
; 0.361 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[3]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.484      ;
; 0.365 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[4]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.492      ;
; 0.367 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[3]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.494      ;
; 0.369 ; image_controller:inst3|row[8]                                                                                                                     ; image_controller:inst3|row[8]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.491      ;
; 0.376 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[5]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|delayed_wrptr_g[5]                                          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.504      ;
; 0.379 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.503      ;
; 0.415 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[4]                                                  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.541      ;
; 0.426 ; image_controller:inst3|row[3]                                                                                                                     ; image_controller:inst3|row[3]                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.548      ;
; 0.430 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.554      ;
; 0.434 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.558      ;
; 0.436 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|wrptr_g[0]                                                  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~porta_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.760      ;
; 0.437 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[1]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.564      ;
; 0.437 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[3]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.564      ;
; 0.438 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[0]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.565      ;
; 0.438 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[2]                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.565      ;
; 0.443 ; image_controller:inst3|IMG_COUNT_X[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; image_controller:inst3|FREE[5]                                                                                                                    ; image_controller:inst3|FREE[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; image_controller:inst3|IMG_COUNT_X[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_X[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.568      ;
; 0.445 ; image_controller:inst3|IMG_COUNT_Y[1]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[2]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; image_controller:inst3|IMG_COUNT_Y[5]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[6]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; image_controller:inst3|IMG_COUNT_Y[3]                                                                                                             ; image_controller:inst3|IMG_COUNT_Y[4]                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; image_controller:inst3|FREE[1]                                                                                                                    ; image_controller:inst3|FREE[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.569      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.167 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.448      ;
; 0.182 ; fl_controller:inst2|current_data[0]                                                                                                               ; fl_controller:inst2|current_data[0]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[1]                                                                                                               ; fl_controller:inst2|current_data[1]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[2]                                                                                                               ; fl_controller:inst2|current_data[2]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[3]                                                                                                               ; fl_controller:inst2|current_data[3]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[4]                                                                                                               ; fl_controller:inst2|current_data[4]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[8]                                                                                                               ; fl_controller:inst2|current_data[8]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[9]                                                                                                               ; fl_controller:inst2|current_data[9]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[10]                                                                                                              ; fl_controller:inst2|current_data[10]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[11]                                                                                                              ; fl_controller:inst2|current_data[11]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[12]                                                                                                              ; fl_controller:inst2|current_data[12]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[16]                                                                                                              ; fl_controller:inst2|current_data[16]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[17]                                                                                                              ; fl_controller:inst2|current_data[17]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[18]                                                                                                              ; fl_controller:inst2|current_data[18]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[19]                                                                                                              ; fl_controller:inst2|current_data[19]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|current_data[20]                                                                                                              ; fl_controller:inst2|current_data[20]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|wait_count[2]                                                                                                                 ; fl_controller:inst2|wait_count[2]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|wait_count[3]                                                                                                                 ; fl_controller:inst2|wait_count[3]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[22]                                                                                                                   ; fl_controller:inst2|FL_ADDR[22]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[21]                                                                                                                   ; fl_controller:inst2|FL_ADDR[21]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[20]                                                                                                                   ; fl_controller:inst2|FL_ADDR[20]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[19]                                                                                                                   ; fl_controller:inst2|FL_ADDR[19]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[18]                                                                                                                   ; fl_controller:inst2|FL_ADDR[18]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[17]                                                                                                                   ; fl_controller:inst2|FL_ADDR[17]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[16]                                                                                                                   ; fl_controller:inst2|FL_ADDR[16]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[15]                                                                                                                   ; fl_controller:inst2|FL_ADDR[15]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[14]                                                                                                                   ; fl_controller:inst2|FL_ADDR[14]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[13]                                                                                                                   ; fl_controller:inst2|FL_ADDR[13]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[12]                                                                                                                   ; fl_controller:inst2|FL_ADDR[12]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[11]                                                                                                                   ; fl_controller:inst2|FL_ADDR[11]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[10]                                                                                                                   ; fl_controller:inst2|FL_ADDR[10]                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[9]                                                                                                                    ; fl_controller:inst2|FL_ADDR[9]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[8]                                                                                                                    ; fl_controller:inst2|FL_ADDR[8]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[7]                                                                                                                    ; fl_controller:inst2|FL_ADDR[7]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[6]                                                                                                                    ; fl_controller:inst2|FL_ADDR[6]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[5]                                                                                                                    ; fl_controller:inst2|FL_ADDR[5]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fl_controller:inst2|FL_ADDR[4]                                                                                                                    ; fl_controller:inst2|FL_ADDR[4]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[5]                                                                                                               ; fl_controller:inst2|current_data[5]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[6]                                                                                                               ; fl_controller:inst2|current_data[6]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[7]                                                                                                               ; fl_controller:inst2|current_data[7]                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[13]                                                                                                              ; fl_controller:inst2|current_data[13]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[14]                                                                                                              ; fl_controller:inst2|current_data[14]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[15]                                                                                                              ; fl_controller:inst2|current_data[15]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[21]                                                                                                              ; fl_controller:inst2|current_data[21]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[22]                                                                                                              ; fl_controller:inst2|current_data[22]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|current_data[23]                                                                                                              ; fl_controller:inst2|current_data[23]                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|buffer_count                                                                                                                  ; fl_controller:inst2|buffer_count                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|buffer                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|state.Pre_Read                                                                                                                ; fl_controller:inst2|state.Pre_Read                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|FL_ADDR[3]                                                                                                                    ; fl_controller:inst2|FL_ADDR[3]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|state.Reseting                                                                                                                ; fl_controller:inst2|state.Reseting                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fl_controller:inst2|state.IDLE                                                                                                                    ; fl_controller:inst2|state.IDLE                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; fl_controller:inst2|FL_ADDR[0]                                                                                                                    ; fl_controller:inst2|FL_ADDR[0]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; fl_controller:inst2|FL_ADDR[1]                                                                                                                    ; fl_controller:inst2|FL_ADDR[1]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; fl_controller:inst2|FL_ADDR[2]                                                                                                                    ; fl_controller:inst2|FL_ADDR[2]                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; fl_controller:inst2|state.Sending                                                                                                                 ; fl_controller:inst2|state.Sending                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.192 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 0.491      ;
; 0.193 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.316      ;
; 0.195 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 0.494      ;
; 0.199 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[6]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.322      ;
; 0.203 ; fl_controller:inst2|state.Reading0                                                                                                                ; fl_controller:inst2|buffer_count                                                                                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 0.503      ;
; 0.207 ; fl_controller:inst2|wait_count[0]                                                                                                                 ; fl_controller:inst2|wait_count[1]                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.332      ;
; 0.251 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.374      ;
; 0.251 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.374      ;
; 0.258 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.381      ;
; 0.260 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|state.Reading2                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; fl_controller:inst2|buffer                                                                                                                        ; fl_controller:inst2|state.Reading1                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.384      ;
; 0.264 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vsync                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.388      ;
; 0.272 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[5]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.395      ;
; 0.274 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[6]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hsync                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.396      ;
; 0.275 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[0]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.400      ;
; 0.292 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|rdptr_g[4]                                                  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.415      ;
; 0.294 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.417      ;
; 0.297 ; fl_controller:inst2|state.Stabilizing                                                                                                             ; fl_controller:inst2|state.Sending                                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; fl_controller:inst2|buffer_count                                                                                                                  ; fl_controller:inst2|state.Reading1                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.422      ;
; 0.299 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[9]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[9]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[7]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[7]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[8]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[8]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[1]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[1]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[6]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[6]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[1]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[1]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[2]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[2]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|vcount[3]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[5]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[5]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; VGA_module:inst1|PixelLogic:dac_interface|hcount[2]                                                                                               ; VGA_module:inst1|PixelLogic:dac_interface|hcount[2]                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.429      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.183 ; sdram:inst4|support_count[2]       ; sdram:inst4|support_count[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sdram:inst4|support_count[1]       ; sdram:inst4|support_count[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sdram:inst4|support_count[0]       ; sdram:inst4|support_count[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sdram:inst4|state.REFTIME1         ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sdram:inst4|state.Reseting_FL      ; sdram:inst4|state.Reseting_FL      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|state.REFTIME0         ; sdram:inst4|state.REFTIME0         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|state.NOPTIME4         ; sdram:inst4|state.NOPTIME4         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|CFL_ack                ; sdram:inst4|CFL_ack                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|support_count2[0]      ; sdram:inst4|support_count2[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|support_count2[1]      ; sdram:inst4|support_count2[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|state.RandomAcess2     ; sdram:inst4|state.RandomAcess2     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|state.NOPTIME2         ; sdram:inst4|state.NOPTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|state.NOPTIME5         ; sdram:inst4|state.NOPTIME5         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|state.REFTIME2         ; sdram:inst4|state.REFTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|state.InicializandoPRE ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sdram:inst4|state.InicializandoNOP ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.195 ; sdram:inst4|state.RefreshWrite     ; sdram:inst4|state.REFTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.318      ;
; 0.200 ; sdram:inst4|row_data[11]           ; sdram:inst4|row_data[11]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.324      ;
; 0.204 ; sdram:inst4|state.Activating       ; sdram:inst4|state.NOPTIME2         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.327      ;
; 0.205 ; sdram:inst4|column_data[9]         ; sdram:inst4|column_data[9]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.328      ;
; 0.210 ; sdram:inst4|support_count2[0]      ; sdram:inst4|support_count2[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.333      ;
; 0.216 ; sdram:inst4|state.InicializandoPRE ; sdram:inst4|state.InicializandoREF ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.339      ;
; 0.219 ; sdram:inst4|support_count[0]       ; sdram:inst4|support_count[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.343      ;
; 0.265 ; sdram:inst4|state.RandomAcess2     ; sdram:inst4|state.PRECHARGIN       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.388      ;
; 0.269 ; sdram:inst4|row_data[0]            ; sdram:inst4|DRAM_ADDR[0]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.394      ;
; 0.275 ; sdram:inst4|state.LoadMODE         ; sdram:inst4|state.Reseting_FL      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.399      ;
; 0.279 ; sdram:inst4|row_data[6]            ; sdram:inst4|DRAM_ADDR[6]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.404      ;
; 0.280 ; sdram:inst4|row_data[11]           ; sdram:inst4|DRAM_ADDR[11]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.402      ;
; 0.281 ; sdram:inst4|row_data[8]            ; sdram:inst4|DRAM_ADDR[8]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.406      ;
; 0.301 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[3]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; sdram:inst4|row_data[10]           ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; sdram:inst4|row_data[5]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; sdram:inst4|row_data[1]            ; sdram:inst4|row_data[1]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; sdram:inst4|row_data[9]            ; sdram:inst4|row_data[9]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; sdram:inst4|row_data[7]            ; sdram:inst4|row_data[7]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; sdram:inst4|state.Refresh          ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; sdram:inst4|column_data[5]         ; sdram:inst4|column_data[5]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.306 ; sdram:inst4|column_data[1]         ; sdram:inst4|column_data[1]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; sdram:inst4|column_data[7]         ; sdram:inst4|column_data[7]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; sdram:inst4|column_data[3]         ; sdram:inst4|column_data[3]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; sdram:inst4|column_data[8]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.431      ;
; 0.309 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.432      ;
; 0.309 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.432      ;
; 0.311 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[0]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.435      ;
; 0.317 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[0]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.440      ;
; 0.343 ; sdram:inst4|state.IDLE             ; sdram:inst4|state.Refresh          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.467      ;
; 0.377 ; sdram:inst4|row_data[2]            ; sdram:inst4|DRAM_ADDR[2]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.502      ;
; 0.379 ; sdram:inst4|support_count2[0]      ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.502      ;
; 0.387 ; sdram:inst4|support_count2[0]      ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.510      ;
; 0.388 ; sdram:inst4|state.ForeverWaiting   ; sdram:inst4|state.RefreshWrite     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.511      ;
; 0.392 ; sdram:inst4|row_data[4]            ; sdram:inst4|DRAM_ADDR[4]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.517      ;
; 0.393 ; sdram:inst4|row_data[1]            ; sdram:inst4|DRAM_ADDR[1]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.518      ;
; 0.399 ; sdram:inst4|state.Writing_PRE      ; sdram:inst4|CFL_ack                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.521      ;
; 0.442 ; sdram:inst4|state.InicializandoNOP ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.565      ;
; 0.450 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; sdram:inst4|row_data[1]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; sdram:inst4|row_data[5]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; sdram:inst4|row_data[9]            ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; sdram:inst4|row_data[7]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; sdram:inst4|column_data[5]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.576      ;
; 0.455 ; sdram:inst4|column_data[1]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; sdram:inst4|column_data[7]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.579      ;
; 0.456 ; sdram:inst4|column_data[3]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.579      ;
; 0.458 ; sdram:inst4|state.REFTIME1         ; sdram:inst4|state.IDLE             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.582      ;
; 0.460 ; sdram:inst4|row_data[10]           ; sdram:inst4|row_data[11]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[3]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[1]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[9]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; sdram:inst4|Refresh_count[2]       ; sdram:inst4|Refresh_count[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[7]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; sdram:inst4|row_data[2]            ; sdram:inst4|row_data[4]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; sdram:inst4|row_data[0]            ; sdram:inst4|row_data[2]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; sdram:inst4|row_data[8]            ; sdram:inst4|row_data[10]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; sdram:inst4|support_count[2]       ; sdram:inst4|state.REFTIME1         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.581      ;
; 0.464 ; sdram:inst4|row_data[4]            ; sdram:inst4|row_data[6]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; sdram:inst4|row_data[6]            ; sdram:inst4|row_data[8]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.588      ;
; 0.465 ; sdram:inst4|column_data[8]         ; sdram:inst4|column_data[9]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.588      ;
; 0.466 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[1]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.589      ;
; 0.466 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[7]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.589      ;
; 0.467 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[5]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.590      ;
; 0.467 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[3]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.590      ;
; 0.469 ; sdram:inst4|column_data[0]         ; sdram:inst4|column_data[2]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.592      ;
; 0.469 ; sdram:inst4|column_data[6]         ; sdram:inst4|column_data[8]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.592      ;
; 0.470 ; sdram:inst4|column_data[4]         ; sdram:inst4|column_data[6]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.593      ;
; 0.470 ; sdram:inst4|column_data[2]         ; sdram:inst4|column_data[4]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.593      ;
; 0.476 ; sdram:inst4|column_data[2]         ; sdram:inst4|DRAM_ADDR[2]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.613      ;
; 0.478 ; sdram:inst4|support_count2[1]      ; sdram:inst4|state.InicializandoPRE ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.601      ;
; 0.487 ; sdram:inst4|support_count2[1]      ; sdram:inst4|state.InicializandoNOP ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.610      ;
; 0.488 ; sdram:inst4|column_data[0]         ; sdram:inst4|DRAM_ADDR[0]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.625      ;
; 0.499 ; sdram:inst4|row_data[10]           ; sdram:inst4|DRAM_ADDR[10]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.620      ;
; 0.506 ; sdram:inst4|row_data[3]            ; sdram:inst4|DRAM_ADDR[3]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.631      ;
; 0.511 ; sdram:inst4|row_data[7]            ; sdram:inst4|DRAM_ADDR[7]           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; sdram:inst4|support_count[2]       ; sdram:inst4|state.NOPTIME5         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 0.614      ;
; 0.513 ; sdram:inst4|row_data[3]            ; sdram:inst4|row_data[5]            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.637      ;
+-------+------------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 24.338 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                             ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1.157 ; 0.160 ; N/A      ; N/A     ; 6.370               ;
;  CLOCK_50                                         ; N/A   ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 2.367 ; 0.160 ; N/A      ; N/A     ; 6.370               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 1.157 ; 0.183 ; N/A      ; N/A     ; 6.371               ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 1.985 ; 0.167 ; N/A      ; N/A     ; 19.706              ;
; Design-wide TNS                                   ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FL_CE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; column[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; row[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; column[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; column[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; column[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; column[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; column[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; column[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; column[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; column[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; column[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; column[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; row[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; row[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; row[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; row[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; row[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; row[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; row[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; row[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; row[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; column[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; column[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; column[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; column[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; column[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; column[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; column[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; column[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; column[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; column[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; row[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; row[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; row[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; row[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; row[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; row[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; row[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; row[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; row[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; column[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; column[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; column[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; column[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; column[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; column[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; column[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; column[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; column[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; column[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; row[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; row[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; row[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; row[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; row[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; row[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; row[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; row[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; row[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 22613    ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 53       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 255      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 4620     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 7        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 105      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 2961     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 22613    ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 53       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 255      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 4620     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 7        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 105      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 2961     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 239   ; 239  ;
; Unconstrained Output Ports      ; 128   ; 128  ;
; Unconstrained Output Port Paths ; 642   ; 642  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK_50                                         ; CLOCK_50                                         ; Base      ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_CE_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_OE_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_CE_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_OE_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition
    Info: Processing started: Thu Sep  1 20:07:09 2016
Info: Command: quartus_sta LAB4 -c LAB4
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_23n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'LAB4.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.157               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.985               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.367               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.367               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.395               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.403               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.370               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.371               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    19.706               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 21.867 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.643               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.406               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.730               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.355               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.355               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.374               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.374               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    19.709               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 22.286 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.888               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.309               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.572               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.160               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.167               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.183               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.421               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.446               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    19.756               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 24.338 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1229 megabytes
    Info: Processing ended: Thu Sep  1 20:07:14 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


