// Seed: 2021166689
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      .id_0(id_1), .id_1(1), .id_2(1'b0)
  );
  logic [7:0] id_3;
  wire id_4;
  wire id_5;
  assign id_3[1] = 1;
  wire id_6;
  logic [7:0] id_7;
  supply1 id_8;
  wire id_9;
  assign id_8 = 1;
  always @(posedge id_7[""]) begin
    $display(id_6);
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    output wand id_12,
    input wire id_13,
    output uwire id_14
);
  assign id_12 = id_0 - 1;
  wire id_16;
  assign id_14 = 1;
  module_0(
      id_16
  );
endmodule
