{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 12:44:22 2020 " "Info: Processing started: Sat Jan 04 12:44:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR_Program -c WIMPAVR_Program --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR_Program -c WIMPAVR_Program --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Push_button1 " "Info: Assuming node \"Push_button1\" is an undefined clock" {  } { { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { 648 176 360 664 "Push_button1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Push_button1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Pushbutton0 " "Info: Assuming node \"Pushbutton0\" is an undefined clock" {  } { { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { -160 56 224 -144 "Pushbutton0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pushbutton0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Push_button1 " "Info: No valid register-to-register data paths exist for clock \"Push_button1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Pushbutton0 " "Info: No valid register-to-register data paths exist for clock \"Pushbutton0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Input_Register:inst\|inst13 In13 Pushbutton0 4.563 ns register " "Info: tsu for register \"Input_Register:inst\|inst13\" (data pin = \"In13\", clock pin = \"Pushbutton0\") is 4.563 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.204 ns + Longest pin register " "Info: + Longest pin to register delay is 7.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns In13 1 PIN PIN_T7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 3; PIN Node = 'In13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { In13 } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { -208 56 224 -192 "In13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.006 ns) + CELL(0.366 ns) 7.204 ns Input_Register:inst\|inst13 2 REG LCFF_X40_Y16_N21 2 " "Info: 2: + IC(6.006 ns) + CELL(0.366 ns) = 7.204 ns; Loc. = LCFF_X40_Y16_N21; Fanout = 2; REG Node = 'Input_Register:inst\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { In13 Input_Register:inst|inst13 } "NODE_NAME" } } { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 312 864 928 392 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 16.63 % ) " "Info: Total cell delay = 1.198 ns ( 16.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.006 ns ( 83.37 % ) " "Info: Total interconnect delay = 6.006 ns ( 83.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.204 ns" { In13 Input_Register:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.204 ns" { In13 {} In13~combout {} Input_Register:inst|inst13 {} } { 0.000ns 0.000ns 6.006ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 312 864 928 392 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Pushbutton0 destination 2.605 ns - Shortest register " "Info: - Shortest clock path from clock \"Pushbutton0\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Pushbutton0 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'Pushbutton0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pushbutton0 } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { -160 56 224 -144 "Pushbutton0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns Pushbutton0~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'Pushbutton0~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { Pushbutton0 Pushbutton0~clk_delay_ctrl } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { -160 56 224 -144 "Pushbutton0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns Pushbutton0~clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'Pushbutton0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Pushbutton0~clk_delay_ctrl Pushbutton0~clkctrl } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { -160 56 224 -144 "Pushbutton0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.605 ns Input_Register:inst\|inst13 4 REG LCFF_X40_Y16_N21 2 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X40_Y16_N21; Fanout = 2; REG Node = 'Input_Register:inst\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Pushbutton0~clkctrl Input_Register:inst|inst13 } "NODE_NAME" } } { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 312 864 928 392 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.89 % ) " "Info: Total cell delay = 1.534 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.071 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { Pushbutton0 Pushbutton0~clk_delay_ctrl Pushbutton0~clkctrl Input_Register:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { Pushbutton0 {} Pushbutton0~combout {} Pushbutton0~clk_delay_ctrl {} Pushbutton0~clkctrl {} Input_Register:inst|inst13 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.204 ns" { In13 Input_Register:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.204 ns" { In13 {} In13~combout {} Input_Register:inst|inst13 {} } { 0.000ns 0.000ns 6.006ns } { 0.000ns 0.832ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { Pushbutton0 Pushbutton0~clk_delay_ctrl Pushbutton0~clkctrl Input_Register:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { Pushbutton0 {} Pushbutton0~combout {} Pushbutton0~clk_delay_ctrl {} Pushbutton0~clkctrl {} Input_Register:inst|inst13 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.030ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Push_button1 HEX_1_B Input_Register:inst12\|inst6 12.612 ns register " "Info: tco from clock \"Push_button1\" to destination pin \"HEX_1_B\" through register \"Input_Register:inst12\|inst6\" is 12.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Push_button1 source 4.107 ns + Longest register " "Info: + Longest clock path from clock \"Push_button1\" to source register is 4.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Push_button1 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Push_button1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Push_button1 } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { 648 176 360 664 "Push_button1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.708 ns) + CELL(0.537 ns) 4.107 ns Input_Register:inst12\|inst6 2 REG LCFF_X17_Y14_N11 1 " "Info: 2: + IC(2.708 ns) + CELL(0.537 ns) = 4.107 ns; Loc. = LCFF_X17_Y14_N11; Fanout = 1; REG Node = 'Input_Register:inst12\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { Push_button1 Input_Register:inst12|inst6 } "NODE_NAME" } } { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 200 952 1016 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 34.06 % ) " "Info: Total cell delay = 1.399 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.708 ns ( 65.94 % ) " "Info: Total interconnect delay = 2.708 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.107 ns" { Push_button1 Input_Register:inst12|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.107 ns" { Push_button1 {} Push_button1~combout {} Input_Register:inst12|inst6 {} } { 0.000ns 0.000ns 2.708ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 200 952 1016 280 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.255 ns + Longest register pin " "Info: + Longest register to pin delay is 8.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Input_Register:inst12\|inst6 1 REG LCFF_X17_Y14_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N11; Fanout = 1; REG Node = 'Input_Register:inst12\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input_Register:inst12|inst6 } "NODE_NAME" } } { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 200 952 1016 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns 8_2_1_mux:inst10\|2_1_mux:inst10\|inst2~0 2 COMB LCCOMB_X17_Y14_N10 8 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y14_N10; Fanout = 8; COMB Node = '8_2_1_mux:inst10\|2_1_mux:inst10\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Input_Register:inst12|inst6 8_2_1_mux:inst10|2_1_mux:inst10|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.190 ns) + CELL(0.275 ns) 3.788 ns 8_bit_7_seg:inst3\|7_segment_display:inst1\|b:inst1\|inst11~0 3 COMB LCCOMB_X54_Y11_N16 1 " "Info: 3: + IC(3.190 ns) + CELL(0.275 ns) = 3.788 ns; Loc. = LCCOMB_X54_Y11_N16; Fanout = 1; COMB Node = '8_bit_7_seg:inst3\|7_segment_display:inst1\|b:inst1\|inst11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { 8_2_1_mux:inst10|2_1_mux:inst10|inst2~0 8_bit_7_seg:inst3|7_segment_display:inst1|b:inst1|inst11~0 } "NODE_NAME" } } { "b.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/b.bdf" { { 136 520 584 216 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(2.789 ns) 8.255 ns HEX_1_B 4 PIN PIN_V21 0 " "Info: 4: + IC(1.678 ns) + CELL(2.789 ns) = 8.255 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX_1_B'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.467 ns" { 8_bit_7_seg:inst3|7_segment_display:inst1|b:inst1|inst11~0 HEX_1_B } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { 1456 2560 2736 1472 "HEX_1_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.387 ns ( 41.03 % ) " "Info: Total cell delay = 3.387 ns ( 41.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.868 ns ( 58.97 % ) " "Info: Total interconnect delay = 4.868 ns ( 58.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.255 ns" { Input_Register:inst12|inst6 8_2_1_mux:inst10|2_1_mux:inst10|inst2~0 8_bit_7_seg:inst3|7_segment_display:inst1|b:inst1|inst11~0 HEX_1_B } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.255 ns" { Input_Register:inst12|inst6 {} 8_2_1_mux:inst10|2_1_mux:inst10|inst2~0 {} 8_bit_7_seg:inst3|7_segment_display:inst1|b:inst1|inst11~0 {} HEX_1_B {} } { 0.000ns 0.000ns 3.190ns 1.678ns } { 0.000ns 0.323ns 0.275ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.107 ns" { Push_button1 Input_Register:inst12|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.107 ns" { Push_button1 {} Push_button1~combout {} Input_Register:inst12|inst6 {} } { 0.000ns 0.000ns 2.708ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.255 ns" { Input_Register:inst12|inst6 8_2_1_mux:inst10|2_1_mux:inst10|inst2~0 8_bit_7_seg:inst3|7_segment_display:inst1|b:inst1|inst11~0 HEX_1_B } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.255 ns" { Input_Register:inst12|inst6 {} 8_2_1_mux:inst10|2_1_mux:inst10|inst2~0 {} 8_bit_7_seg:inst3|7_segment_display:inst1|b:inst1|inst11~0 {} HEX_1_B {} } { 0.000ns 0.000ns 3.190ns 1.678ns } { 0.000ns 0.323ns 0.275ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Display_Select A9 16.280 ns Longest " "Info: Longest tpd from source pin \"Display_Select\" to destination pin \"A9\" is 16.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Display_Select 1 PIN PIN_V2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 32; PIN Node = 'Display_Select'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Select } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { 1344 1560 1728 1360 "Display_Select" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.093 ns) + CELL(0.150 ns) 8.095 ns 8_2_1_mux:inst13\|2_1_mux:inst5\|inst2~0 2 COMB LCCOMB_X64_Y27_N12 8 " "Info: 2: + IC(7.093 ns) + CELL(0.150 ns) = 8.095 ns; Loc. = LCCOMB_X64_Y27_N12; Fanout = 8; COMB Node = '8_2_1_mux:inst13\|2_1_mux:inst5\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { Display_Select 8_2_1_mux:inst13|2_1_mux:inst5|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.387 ns) + CELL(2.798 ns) 16.280 ns A9 3 PIN PIN_AD7 0 " "Info: 3: + IC(5.387 ns) + CELL(2.798 ns) = 16.280 ns; Loc. = PIN_AD7; Fanout = 0; PIN Node = 'A9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.185 ns" { 8_2_1_mux:inst13|2_1_mux:inst5|inst2~0 A9 } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { 1088 2456 2632 1104 "A9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 23.34 % ) " "Info: Total cell delay = 3.800 ns ( 23.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.480 ns ( 76.66 % ) " "Info: Total interconnect delay = 12.480 ns ( 76.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.280 ns" { Display_Select 8_2_1_mux:inst13|2_1_mux:inst5|inst2~0 A9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.280 ns" { Display_Select {} Display_Select~combout {} 8_2_1_mux:inst13|2_1_mux:inst5|inst2~0 {} A9 {} } { 0.000ns 0.000ns 7.093ns 5.387ns } { 0.000ns 0.852ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Input_Register:inst12\|inst3 In3 Push_button1 1.859 ns register " "Info: th for register \"Input_Register:inst12\|inst3\" (data pin = \"In3\", clock pin = \"Push_button1\") is 1.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Push_button1 destination 4.103 ns + Longest register " "Info: + Longest clock path from clock \"Push_button1\" to destination register is 4.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Push_button1 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Push_button1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Push_button1 } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { 648 176 360 664 "Push_button1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.537 ns) 4.103 ns Input_Register:inst12\|inst3 2 REG LCFF_X27_Y4_N1 1 " "Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 1; REG Node = 'Input_Register:inst12\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { Push_button1 Input_Register:inst12|inst3 } "NODE_NAME" } } { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 200 688 752 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 34.10 % ) " "Info: Total cell delay = 1.399 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 65.90 % ) " "Info: Total interconnect delay = 2.704 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { Push_button1 Input_Register:inst12|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { Push_button1 {} Push_button1~combout {} Input_Register:inst12|inst3 {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 200 688 752 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.510 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns In3 1 PIN PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; PIN Node = 'In3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { In3 } "NODE_NAME" } } { "Program.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Program.bdf" { { -368 56 224 -352 "In3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.366 ns) 2.510 ns Input_Register:inst12\|inst3 2 REG LCFF_X27_Y4_N1 1 " "Info: 2: + IC(1.145 ns) + CELL(0.366 ns) = 2.510 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 1; REG Node = 'Input_Register:inst12\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { In3 Input_Register:inst12|inst3 } "NODE_NAME" } } { "Input_Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Programer/Input_Register.bdf" { { 200 688 752 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 54.38 % ) " "Info: Total cell delay = 1.365 ns ( 54.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 45.62 % ) " "Info: Total interconnect delay = 1.145 ns ( 45.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { In3 Input_Register:inst12|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { In3 {} In3~combout {} Input_Register:inst12|inst3 {} } { 0.000ns 0.000ns 1.145ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { Push_button1 Input_Register:inst12|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.103 ns" { Push_button1 {} Push_button1~combout {} Input_Register:inst12|inst3 {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { In3 Input_Register:inst12|inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { In3 {} In3~combout {} Input_Register:inst12|inst3 {} } { 0.000ns 0.000ns 1.145ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 12:44:22 2020 " "Info: Processing ended: Sat Jan 04 12:44:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
