module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 reg result;
 assign LEDR[0] = result;
 always @ (SW[0], SW[1])
  result = SW[0] & SW[1]; // Behavioral AND gate
endmodule
