<h1 align="center">Pipelined RISC V Processor on Verilog</h1>

<h4 align="left">This repo contains our lab project for Computer Architecture CE/CS 321L/330L offered Fall 23 in which we are implementing the pipelining for RISC V Processor in Verilog on Vivado.</h4>

- ðŸ”­ Iâ€™m currently working on microcontrollers, signal processing basics and learning basics of microelectronics.

- ðŸŽ“ Studying Computer Engineering with a Mathematics Minor at **Habib University**

- ðŸ“« Reach out to me at hk08454@st.habib.edu.pk
