@E: CG342 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":88:50:88:61|Expecting target variable, found statecounter -- possible misspelling
@E: CS187 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":336:0:336:8|Expecting endmodule

