# 32-bit-ALU-ASIC-Design
Designed and implemented a 32-bit Arithmetic Logic Unit (ALU) using a bit-slice architecture, developing both structural (32Ã—1-bit slices) and behavioral 32-bit RTL implementations in Verilog.
