#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55efbefd1180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55efbefc0920 .scope module, "and_16_tb" "and_16_tb" 3 3;
 .timescale -9 -11;
P_0x55efbe9de9f0 .param/l "period" 1 3 6, +C4<00000000000000000000000000010100>;
v0x55efbee42f60_0 .var "expected_out", 15 0;
v0x55efbee45a10_0 .var "in_a", 15 0;
v0x55efbee489b0_0 .var "in_b", 15 0;
v0x55efbee4b460_0 .net "out", 15 0, L_0x55efbf164a10;  1 drivers
v0x55efbee4df80_0 .var "rand_in_a", 15 0;
v0x55efbee50290_0 .var "rand_in_b", 15 0;
S_0x55efbefabd20 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 11, 3 11 0, S_0x55efbefc0920;
 .timescale -9 -11;
v0x55efbef98200_0 .var/2s "i", 31 0;
S_0x55efbefad710 .scope module, "UUT" "and_16" 3 7, 4 1 0, S_0x55efbefc0920;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbeb718c0_0 .net "in_a", 15 0, v0x55efbee45a10_0;  1 drivers
v0x55efbee3d180_0 .net "in_b", 15 0, v0x55efbee489b0_0;  1 drivers
v0x55efbee40030_0 .net "out", 15 0, L_0x55efbf164a10;  alias, 1 drivers
L_0x55efbf160260 .part v0x55efbee45a10_0, 0, 1;
L_0x55efbf160370 .part v0x55efbee489b0_0, 0, 1;
L_0x55efbf160740 .part v0x55efbee45a10_0, 1, 1;
L_0x55efbf1607e0 .part v0x55efbee489b0_0, 1, 1;
L_0x55efbf160b40 .part v0x55efbee45a10_0, 2, 1;
L_0x55efbf160c70 .part v0x55efbee489b0_0, 2, 1;
L_0x55efbf161020 .part v0x55efbee45a10_0, 3, 1;
L_0x55efbf1610c0 .part v0x55efbee489b0_0, 3, 1;
L_0x55efbf161490 .part v0x55efbee45a10_0, 4, 1;
L_0x55efbf161530 .part v0x55efbee489b0_0, 4, 1;
L_0x55efbf161860 .part v0x55efbee45a10_0, 5, 1;
L_0x55efbf161900 .part v0x55efbee489b0_0, 5, 1;
L_0x55efbf161cf0 .part v0x55efbee45a10_0, 6, 1;
L_0x55efbf161ea0 .part v0x55efbee489b0_0, 6, 1;
L_0x55efbf1622b0 .part v0x55efbee45a10_0, 7, 1;
L_0x55efbf162350 .part v0x55efbee489b0_0, 7, 1;
L_0x55efbf162680 .part v0x55efbee45a10_0, 8, 1;
L_0x55efbf162720 .part v0x55efbee489b0_0, 8, 1;
L_0x55efbf162a60 .part v0x55efbee45a10_0, 9, 1;
L_0x55efbf162b00 .part v0x55efbee489b0_0, 9, 1;
L_0x55efbf1627c0 .part v0x55efbee45a10_0, 10, 1;
L_0x55efbf162ee0 .part v0x55efbee489b0_0, 10, 1;
L_0x55efbf1632d0 .part v0x55efbee45a10_0, 11, 1;
L_0x55efbf163370 .part v0x55efbee489b0_0, 11, 1;
L_0x55efbf163770 .part v0x55efbee45a10_0, 12, 1;
L_0x55efbf163810 .part v0x55efbee489b0_0, 12, 1;
L_0x55efbf163c20 .part v0x55efbee45a10_0, 13, 1;
L_0x55efbf163cc0 .part v0x55efbee489b0_0, 13, 1;
L_0x55efbf1640e0 .part v0x55efbee45a10_0, 14, 1;
L_0x55efbf164180 .part v0x55efbee489b0_0, 14, 1;
L_0x55efbf1647c0 .part v0x55efbee45a10_0, 15, 1;
L_0x55efbf164860 .part v0x55efbee489b0_0, 15, 1;
LS_0x55efbf164a10_0_0 .concat8 [ 1 1 1 1], L_0x55efbeefb930, L_0x55efbf160640, L_0x55efbf160a40, L_0x55efbf160f20;
LS_0x55efbf164a10_0_4 .concat8 [ 1 1 1 1], L_0x55efbf161390, L_0x55efbf161760, L_0x55efbf161bf0, L_0x55efbf1621b0;
LS_0x55efbf164a10_0_8 .concat8 [ 1 1 1 1], L_0x55efbf162580, L_0x55efbf162960, L_0x55efbf162de0, L_0x55efbf1631d0;
LS_0x55efbf164a10_0_12 .concat8 [ 1 1 1 1], L_0x55efbf163670, L_0x55efbf163b20, L_0x55efbf163fe0, L_0x55efbf1646c0;
L_0x55efbf164a10 .concat8 [ 4 4 4 4], LS_0x55efbf164a10_0_0, LS_0x55efbf164a10_0_4, LS_0x55efbf164a10_0_8, LS_0x55efbf164a10_0_12;
S_0x55efbefaf100 .scope generate, "genblk1[0]" "genblk1[0]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbefc58b0 .param/l "i" 0 4 6, +C4<00>;
S_0x55efbefa3b70 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbefaf100;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef7e830_0 .net "in_a", 0 0, L_0x55efbf160260;  1 drivers
v0x55efbe959600_0 .net "in_b", 0 0, L_0x55efbf160370;  1 drivers
v0x55efbee435b0_0 .net "nand_tmp", 0 0, L_0x55efbeef5170;  1 drivers
v0x55efbee49000_0 .net "out", 0 0, L_0x55efbeefb930;  1 drivers
S_0x55efbef97120 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbefa3b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbeef5170 .functor NAND 1, L_0x55efbf160260, L_0x55efbf160370, C4<1>, C4<1>;
v0x55efbefb1bd0_0 .net "in_a", 0 0, L_0x55efbf160260;  alias, 1 drivers
v0x55efbefe2530_0 .net "in_b", 0 0, L_0x55efbf160370;  alias, 1 drivers
v0x55efbefe7f80_0 .net "out", 0 0, L_0x55efbeef5170;  alias, 1 drivers
S_0x55efbef99fd0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbefa3b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbeefb930 .functor NAND 1, L_0x55efbeef5170, L_0x55efbeef5170, C4<1>, C4<1>;
v0x55efbefea500_0 .net "in_a", 0 0, L_0x55efbeef5170;  alias, 1 drivers
v0x55efbefed020_0 .net "in_b", 0 0, L_0x55efbeef5170;  alias, 1 drivers
v0x55efbefef6e0_0 .net "out", 0 0, L_0x55efbeefb930;  alias, 1 drivers
S_0x55efbef9b9c0 .scope generate, "genblk1[1]" "genblk1[1]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbefb65c0 .param/l "i" 0 4 6, +C4<01>;
S_0x55efbef9d3b0 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef9b9c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbe93bf90_0 .net "in_a", 0 0, L_0x55efbf160740;  1 drivers
v0x55efbe948230_0 .net "in_b", 0 0, L_0x55efbf1607e0;  1 drivers
v0x55efbe93f150_0 .net "nand_tmp", 0 0, L_0x55efbf160460;  1 drivers
v0x55efbe93f6d0_0 .net "out", 0 0, L_0x55efbf160640;  1 drivers
S_0x55efbef9eda0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef9d3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf160460 .functor NAND 1, L_0x55efbf160740, L_0x55efbf1607e0, C4<1>, C4<1>;
v0x55efbee4bad0_0 .net "in_a", 0 0, L_0x55efbf160740;  alias, 1 drivers
v0x55efbeee4700_0 .net "in_b", 0 0, L_0x55efbf1607e0;  alias, 1 drivers
v0x55efbeefdfb0_0 .net "out", 0 0, L_0x55efbf160460;  alias, 1 drivers
S_0x55efbefa0790 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef9d3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf160640 .functor NAND 1, L_0x55efbf160460, L_0x55efbf160460, C4<1>, C4<1>;
v0x55efbef32810_0 .net "in_a", 0 0, L_0x55efbf160460;  alias, 1 drivers
v0x55efbe95b680_0 .net "in_b", 0 0, L_0x55efbf160460;  alias, 1 drivers
v0x55efbe953c80_0 .net "out", 0 0, L_0x55efbf160640;  alias, 1 drivers
S_0x55efbefa2180 .scope generate, "genblk1[2]" "genblk1[2]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbefa4da0 .param/l "i" 0 4 6, +C4<010>;
S_0x55efbef95730 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbefa2180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbe9432a0_0 .net "in_a", 0 0, L_0x55efbf160b40;  1 drivers
v0x55efbe8fc920_0 .net "in_b", 0 0, L_0x55efbf160c70;  1 drivers
v0x55efbe956590_0 .net "nand_tmp", 0 0, L_0x55efbf160880;  1 drivers
v0x55efbe956290_0 .net "out", 0 0, L_0x55efbf160a40;  1 drivers
S_0x55efbef8a1a0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef95730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf160880 .functor NAND 1, L_0x55efbf160b40, L_0x55efbf160c70, C4<1>, C4<1>;
v0x55efbe95b100_0 .net "in_a", 0 0, L_0x55efbf160b40;  alias, 1 drivers
v0x55efbe95b800_0 .net "in_b", 0 0, L_0x55efbf160c70;  alias, 1 drivers
v0x55efbe8f0400_0 .net "out", 0 0, L_0x55efbf160880;  alias, 1 drivers
S_0x55efbef8bb90 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef95730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf160a40 .functor NAND 1, L_0x55efbf160880, L_0x55efbf160880, C4<1>, C4<1>;
v0x55efbe926290_0 .net "in_a", 0 0, L_0x55efbf160880;  alias, 1 drivers
v0x55efbe94cac0_0 .net "in_b", 0 0, L_0x55efbf160880;  alias, 1 drivers
v0x55efbe950b00_0 .net "out", 0 0, L_0x55efbf160a40;  alias, 1 drivers
S_0x55efbef8d580 .scope generate, "genblk1[3]" "genblk1[3]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbef93580 .param/l "i" 0 4 6, +C4<011>;
S_0x55efbef8ef70 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef8d580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee57d20_0 .net "in_a", 0 0, L_0x55efbf161020;  1 drivers
v0x55efbee37b80_0 .net "in_b", 0 0, L_0x55efbf1610c0;  1 drivers
v0x55efbee36ac0_0 .net "nand_tmp", 0 0, L_0x55efbf160de0;  1 drivers
v0x55efbee35a00_0 .net "out", 0 0, L_0x55efbf160f20;  1 drivers
S_0x55efbef90960 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef8ef70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf160de0 .functor NAND 1, L_0x55efbf161020, L_0x55efbf1610c0, C4<1>, C4<1>;
v0x55efbe952560_0 .net "in_a", 0 0, L_0x55efbf161020;  alias, 1 drivers
v0x55efbe90af10_0 .net "in_b", 0 0, L_0x55efbf1610c0;  alias, 1 drivers
v0x55efbefd91f0_0 .net "out", 0 0, L_0x55efbf160de0;  alias, 1 drivers
S_0x55efbef92350 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef8ef70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf160f20 .functor NAND 1, L_0x55efbf160de0, L_0x55efbf160de0, C4<1>, C4<1>;
v0x55efbefd3290_0 .net "in_a", 0 0, L_0x55efbf160de0;  alias, 1 drivers
v0x55efbefd1ca0_0 .net "in_b", 0 0, L_0x55efbf160de0;  alias, 1 drivers
v0x55efbee567f0_0 .net "out", 0 0, L_0x55efbf160f20;  alias, 1 drivers
S_0x55efbef93d40 .scope generate, "genblk1[4]" "genblk1[4]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbef84c10 .param/l "i" 0 4 6, +C4<0100>;
S_0x55efbef887b0 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef93d40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee28640_0 .net "in_a", 0 0, L_0x55efbf161490;  1 drivers
v0x55efbee27580_0 .net "in_b", 0 0, L_0x55efbf161530;  1 drivers
v0x55efbee264c0_0 .net "nand_tmp", 0 0, L_0x55efbf1611b0;  1 drivers
v0x55efbee253e0_0 .net "out", 0 0, L_0x55efbf161390;  1 drivers
S_0x55efbef7d730 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef887b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1611b0 .functor NAND 1, L_0x55efbf161490, L_0x55efbf161530, C4<1>, C4<1>;
v0x55efbee34940_0 .net "in_a", 0 0, L_0x55efbf161490;  alias, 1 drivers
v0x55efbee33880_0 .net "in_b", 0 0, L_0x55efbf161530;  alias, 1 drivers
v0x55efbee327c0_0 .net "out", 0 0, L_0x55efbf1611b0;  alias, 1 drivers
S_0x55efbef740a0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef887b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf161390 .functor NAND 1, L_0x55efbf1611b0, L_0x55efbf1611b0, C4<1>, C4<1>;
v0x55efbee31700_0 .net "in_a", 0 0, L_0x55efbf1611b0;  alias, 1 drivers
v0x55efbee30790_0 .net "in_b", 0 0, L_0x55efbf1611b0;  alias, 1 drivers
v0x55efbee3a270_0 .net "out", 0 0, L_0x55efbf161390;  alias, 1 drivers
S_0x55efbef80600 .scope generate, "genblk1[5]" "genblk1[5]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbef77130 .param/l "i" 0 4 6, +C4<0101>;
S_0x55efbef81ff0 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef80600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee15d10_0 .net "in_a", 0 0, L_0x55efbf161860;  1 drivers
v0x55efbee148a0_0 .net "in_b", 0 0, L_0x55efbf161900;  1 drivers
v0x55efbee13430_0 .net "nand_tmp", 0 0, L_0x55efbf1615d0;  1 drivers
v0x55efbee11fc0_0 .net "out", 0 0, L_0x55efbf161760;  1 drivers
S_0x55efbef839e0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef81ff0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1615d0 .functor NAND 1, L_0x55efbf161860, L_0x55efbf161900, C4<1>, C4<1>;
v0x55efbee2bd60_0 .net "in_a", 0 0, L_0x55efbf161860;  alias, 1 drivers
v0x55efbee2a770_0 .net "in_b", 0 0, L_0x55efbf161900;  alias, 1 drivers
v0x55efbee1aed0_0 .net "out", 0 0, L_0x55efbf1615d0;  alias, 1 drivers
S_0x55efbef853d0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef81ff0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf161760 .functor NAND 1, L_0x55efbf1615d0, L_0x55efbf1615d0, C4<1>, C4<1>;
v0x55efbee19a60_0 .net "in_a", 0 0, L_0x55efbf1615d0;  alias, 1 drivers
v0x55efbee185f0_0 .net "in_b", 0 0, L_0x55efbf1615d0;  alias, 1 drivers
v0x55efbee17180_0 .net "out", 0 0, L_0x55efbf161760;  alias, 1 drivers
S_0x55efbef86dc0 .scope generate, "genblk1[6]" "genblk1[6]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbef6a1b0 .param/l "i" 0 4 6, +C4<0110>;
S_0x55efbef7bd40 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef86dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee090b0_0 .net "in_a", 0 0, L_0x55efbf161cf0;  1 drivers
v0x55efbe922090_0 .net "in_b", 0 0, L_0x55efbf161ea0;  1 drivers
v0x55efbe93bc70_0 .net "nand_tmp", 0 0, L_0x55efbf161a10;  1 drivers
v0x55efbe937c00_0 .net "out", 0 0, L_0x55efbf161bf0;  1 drivers
S_0x55efbef707b0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef7bd40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf161a10 .functor NAND 1, L_0x55efbf161cf0, L_0x55efbf161ea0, C4<1>, C4<1>;
v0x55efbee10b50_0 .net "in_a", 0 0, L_0x55efbf161cf0;  alias, 1 drivers
v0x55efbee0f6e0_0 .net "in_b", 0 0, L_0x55efbf161ea0;  alias, 1 drivers
v0x55efbee0e270_0 .net "out", 0 0, L_0x55efbf161a10;  alias, 1 drivers
S_0x55efbef721a0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef7bd40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf161bf0 .functor NAND 1, L_0x55efbf161a10, L_0x55efbf161a10, C4<1>, C4<1>;
v0x55efbee0ce00_0 .net "in_a", 0 0, L_0x55efbf161a10;  alias, 1 drivers
v0x55efbee0b990_0 .net "in_b", 0 0, L_0x55efbf161a10;  alias, 1 drivers
v0x55efbee0a520_0 .net "out", 0 0, L_0x55efbf161bf0;  alias, 1 drivers
S_0x55efbef73b90 .scope generate, "genblk1[7]" "genblk1[7]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbef5c390 .param/l "i" 0 4 6, +C4<0111>;
S_0x55efbef75580 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef73b90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefdc6e0_0 .net "in_a", 0 0, L_0x55efbf1622b0;  1 drivers
v0x55efbee4e5b0_0 .net "in_b", 0 0, L_0x55efbf162350;  1 drivers
v0x55efbee46040_0 .net "nand_tmp", 0 0, L_0x55efbf1619a0;  1 drivers
v0x55efbee40640_0 .net "out", 0 0, L_0x55efbf1621b0;  1 drivers
S_0x55efbef76f70 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef75580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1619a0 .functor NAND 1, L_0x55efbf1622b0, L_0x55efbf162350, C4<1>, C4<1>;
v0x55efbe955f00_0 .net "in_a", 0 0, L_0x55efbf1622b0;  alias, 1 drivers
v0x55efbe932e80_0 .net "in_b", 0 0, L_0x55efbf162350;  alias, 1 drivers
v0x55efbe916b30_0 .net "out", 0 0, L_0x55efbf1619a0;  alias, 1 drivers
S_0x55efbef78960 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef75580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1621b0 .functor NAND 1, L_0x55efbf1619a0, L_0x55efbf1619a0, C4<1>, C4<1>;
v0x55efbefed530_0 .net "in_a", 0 0, L_0x55efbf1619a0;  alias, 1 drivers
v0x55efbefe4fc0_0 .net "in_b", 0 0, L_0x55efbf1619a0;  alias, 1 drivers
v0x55efbefdf5c0_0 .net "out", 0 0, L_0x55efbf1621b0;  alias, 1 drivers
S_0x55efbef7a350 .scope generate, "genblk1[8]" "genblk1[8]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbef51e70 .param/l "i" 0 4 6, +C4<01000>;
S_0x55efbef6edc0 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef7a350;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee0cfe0_0 .net "in_a", 0 0, L_0x55efbf162680;  1 drivers
v0x55efbee0e450_0 .net "in_b", 0 0, L_0x55efbf162720;  1 drivers
v0x55efbee0f8c0_0 .net "nand_tmp", 0 0, L_0x55efbf162480;  1 drivers
v0x55efbee10d30_0 .net "out", 0 0, L_0x55efbf162580;  1 drivers
S_0x55efbef62990 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef6edc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf162480 .functor NAND 1, L_0x55efbf162680, L_0x55efbf162720, C4<1>, C4<1>;
v0x55efbee3d760_0 .net "in_a", 0 0, L_0x55efbf162680;  alias, 1 drivers
v0x55efbee07cf0_0 .net "in_b", 0 0, L_0x55efbf162720;  alias, 1 drivers
v0x55efbe907470_0 .net "out", 0 0, L_0x55efbf162480;  alias, 1 drivers
S_0x55efbef64380 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef6edc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf162580 .functor NAND 1, L_0x55efbf162480, L_0x55efbf162480, C4<1>, C4<1>;
v0x55efbee09290_0 .net "in_a", 0 0, L_0x55efbf162480;  alias, 1 drivers
v0x55efbee0a700_0 .net "in_b", 0 0, L_0x55efbf162480;  alias, 1 drivers
v0x55efbee0bb70_0 .net "out", 0 0, L_0x55efbf162580;  alias, 1 drivers
S_0x55efbef66c10 .scope generate, "genblk1[9]" "genblk1[9]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbee0f990 .param/l "i" 0 4 6, +C4<01001>;
S_0x55efbef68600 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef66c10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee19c40_0 .net "in_a", 0 0, L_0x55efbf162a60;  1 drivers
v0x55efbee1b0b0_0 .net "in_b", 0 0, L_0x55efbf162b00;  1 drivers
v0x55efbee08a50_0 .net "nand_tmp", 0 0, L_0x55efbf162860;  1 drivers
v0x55efbee1e2f0_0 .net "out", 0 0, L_0x55efbf162960;  1 drivers
S_0x55efbef69ff0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef68600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf162860 .functor NAND 1, L_0x55efbf162a60, L_0x55efbf162b00, C4<1>, C4<1>;
v0x55efbee121a0_0 .net "in_a", 0 0, L_0x55efbf162a60;  alias, 1 drivers
v0x55efbee13610_0 .net "in_b", 0 0, L_0x55efbf162b00;  alias, 1 drivers
v0x55efbee14a80_0 .net "out", 0 0, L_0x55efbf162860;  alias, 1 drivers
S_0x55efbef6b9e0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef68600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf162960 .functor NAND 1, L_0x55efbf162860, L_0x55efbf162860, C4<1>, C4<1>;
v0x55efbee15ef0_0 .net "in_a", 0 0, L_0x55efbf162860;  alias, 1 drivers
v0x55efbee17360_0 .net "in_b", 0 0, L_0x55efbf162860;  alias, 1 drivers
v0x55efbee187d0_0 .net "out", 0 0, L_0x55efbf162960;  alias, 1 drivers
S_0x55efbef6d3d0 .scope generate, "genblk1[10]" "genblk1[10]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbee08b20 .param/l "i" 0 4 6, +C4<01010>;
S_0x55efbef60fa0 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef6d3d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeb601c0_0 .net "in_a", 0 0, L_0x55efbf1627c0;  1 drivers
v0x55efbeb65bc0_0 .net "in_b", 0 0, L_0x55efbf162ee0;  1 drivers
v0x55efbee2a950_0 .net "nand_tmp", 0 0, L_0x55efbf162c50;  1 drivers
v0x55efbeb66040_0 .net "out", 0 0, L_0x55efbf162de0;  1 drivers
S_0x55efbef55a10 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef60fa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf162c50 .functor NAND 1, L_0x55efbf1627c0, L_0x55efbf162ee0, C4<1>, C4<1>;
v0x55efbeb5e240_0 .net "in_a", 0 0, L_0x55efbf1627c0;  alias, 1 drivers
v0x55efbeb5eb40_0 .net "in_b", 0 0, L_0x55efbf162ee0;  alias, 1 drivers
v0x55efbee1f230_0 .net "out", 0 0, L_0x55efbf162c50;  alias, 1 drivers
S_0x55efbef57400 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef60fa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf162de0 .functor NAND 1, L_0x55efbf162c50, L_0x55efbf162c50, C4<1>, C4<1>;
v0x55efbeb5efc0_0 .net "in_a", 0 0, L_0x55efbf162c50;  alias, 1 drivers
v0x55efbeb5fd40_0 .net "in_b", 0 0, L_0x55efbf162c50;  alias, 1 drivers
v0x55efbee21710_0 .net "out", 0 0, L_0x55efbf162de0;  alias, 1 drivers
S_0x55efbef58df0 .scope generate, "genblk1[11]" "genblk1[11]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbee2aa20 .param/l "i" 0 4 6, +C4<01011>;
S_0x55efbef5a7e0 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef58df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeb68440_0 .net "in_a", 0 0, L_0x55efbf1632d0;  1 drivers
v0x55efbee2e180_0 .net "in_b", 0 0, L_0x55efbf163370;  1 drivers
v0x55efbeb688c0_0 .net "nand_tmp", 0 0, L_0x55efbf163040;  1 drivers
v0x55efbeb64c00_0 .net "out", 0 0, L_0x55efbf1631d0;  1 drivers
S_0x55efbef5c1d0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef5a7e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf163040 .functor NAND 1, L_0x55efbf1632d0, L_0x55efbf163370, C4<1>, C4<1>;
v0x55efbeb66940_0 .net "in_a", 0 0, L_0x55efbf1632d0;  alias, 1 drivers
v0x55efbee2bf40_0 .net "in_b", 0 0, L_0x55efbf163370;  alias, 1 drivers
v0x55efbeb66dc0_0 .net "out", 0 0, L_0x55efbf163040;  alias, 1 drivers
S_0x55efbef5dbc0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef5a7e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1631d0 .functor NAND 1, L_0x55efbf163040, L_0x55efbf163040, C4<1>, C4<1>;
v0x55efbeb676c0_0 .net "in_a", 0 0, L_0x55efbf163040;  alias, 1 drivers
v0x55efbee2d060_0 .net "in_b", 0 0, L_0x55efbf163040;  alias, 1 drivers
v0x55efbeb67b40_0 .net "out", 0 0, L_0x55efbf1631d0;  alias, 1 drivers
S_0x55efbef5f5b0 .scope generate, "genblk1[12]" "genblk1[12]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbeb68990 .param/l "i" 0 4 6, +C4<01100>;
S_0x55efbef54020 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef5f5b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeb61840_0 .net "in_a", 0 0, L_0x55efbf163770;  1 drivers
v0x55efbeb62140_0 .net "in_b", 0 0, L_0x55efbf163810;  1 drivers
v0x55efbee266a0_0 .net "nand_tmp", 0 0, L_0x55efbf1634e0;  1 drivers
v0x55efbeb625c0_0 .net "out", 0 0, L_0x55efbf163670;  1 drivers
S_0x55efbef47bf0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef54020;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1634e0 .functor NAND 1, L_0x55efbf163770, L_0x55efbf163810, C4<1>, C4<1>;
v0x55efbeb652c0_0 .net "in_a", 0 0, L_0x55efbf163770;  alias, 1 drivers
v0x55efbee2c850_0 .net "in_b", 0 0, L_0x55efbf163810;  alias, 1 drivers
v0x55efbee2d930_0 .net "out", 0 0, L_0x55efbf1634e0;  alias, 1 drivers
S_0x55efbef495e0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef54020;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf163670 .functor NAND 1, L_0x55efbf1634e0, L_0x55efbf1634e0, C4<1>, C4<1>;
v0x55efbee2b6c0_0 .net "in_a", 0 0, L_0x55efbf1634e0;  alias, 1 drivers
v0x55efbeb613c0_0 .net "in_b", 0 0, L_0x55efbf1634e0;  alias, 1 drivers
v0x55efbee255c0_0 .net "out", 0 0, L_0x55efbf163670;  alias, 1 drivers
S_0x55efbef4afd0 .scope generate, "genblk1[13]" "genblk1[13]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbee26770 .param/l "i" 0 4 6, +C4<01101>;
S_0x55efbef4d860 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef4afd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee25e60_0 .net "in_a", 0 0, L_0x55efbf163c20;  1 drivers
v0x55efbee3a450_0 .net "in_b", 0 0, L_0x55efbf163cc0;  1 drivers
v0x55efbee3b6a0_0 .net "nand_tmp", 0 0, L_0x55efbf163990;  1 drivers
v0x55efbee3d8a0_0 .net "out", 0 0, L_0x55efbf163b20;  1 drivers
S_0x55efbef4f250 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef4d860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf163990 .functor NAND 1, L_0x55efbf163c20, L_0x55efbf163cc0, C4<1>, C4<1>;
v0x55efbeb62ec0_0 .net "in_a", 0 0, L_0x55efbf163c20;  alias, 1 drivers
v0x55efbee27760_0 .net "in_b", 0 0, L_0x55efbf163cc0;  alias, 1 drivers
v0x55efbeb63340_0 .net "out", 0 0, L_0x55efbf163990;  alias, 1 drivers
S_0x55efbef50c40 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef4d860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf163b20 .functor NAND 1, L_0x55efbf163990, L_0x55efbf163990, C4<1>, C4<1>;
v0x55efbeb63c40_0 .net "in_a", 0 0, L_0x55efbf163990;  alias, 1 drivers
v0x55efbee28820_0 .net "in_b", 0 0, L_0x55efbf163990;  alias, 1 drivers
v0x55efbeb640c0_0 .net "out", 0 0, L_0x55efbf163b20;  alias, 1 drivers
S_0x55efbef52630 .scope generate, "genblk1[14]" "genblk1[14]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbee3b770 .param/l "i" 0 4 6, +C4<01110>;
S_0x55efbef46200 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef52630;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeb7f780_0 .net "in_a", 0 0, L_0x55efbf1640e0;  1 drivers
v0x55efbee47390_0 .net "in_b", 0 0, L_0x55efbf164180;  1 drivers
v0x55efbeb7fc00_0 .net "nand_tmp", 0 0, L_0x55efbf163e50;  1 drivers
v0x55efbeb80860_0 .net "out", 0 0, L_0x55efbf163fe0;  1 drivers
S_0x55efbef3ac60 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef46200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf163e50 .functor NAND 1, L_0x55efbf1640e0, L_0x55efbf164180, C4<1>, C4<1>;
v0x55efbee3ea10_0 .net "in_a", 0 0, L_0x55efbf1640e0;  alias, 1 drivers
v0x55efbee40780_0 .net "in_b", 0 0, L_0x55efbf164180;  alias, 1 drivers
v0x55efbee41940_0 .net "out", 0 0, L_0x55efbf163e50;  alias, 1 drivers
S_0x55efbef3c660 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef46200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf163fe0 .functor NAND 1, L_0x55efbf163e50, L_0x55efbf163e50, C4<1>, C4<1>;
v0x55efbee436b0_0 .net "in_a", 0 0, L_0x55efbf163e50;  alias, 1 drivers
v0x55efbee44870_0 .net "in_b", 0 0, L_0x55efbf163e50;  alias, 1 drivers
v0x55efbee461d0_0 .net "out", 0 0, L_0x55efbf163fe0;  alias, 1 drivers
S_0x55efbef3e050 .scope generate, "genblk1[15]" "genblk1[15]" 4 6, 4 6 0, S_0x55efbefad710;
 .timescale -9 -11;
P_0x55efbeb7fcd0 .param/l "i" 0 4 6, +C4<01111>;
S_0x55efbef3fa40 .scope module, "AND_I" "and_gate" 4 7, 5 1 0, S_0x55efbef3e050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee4e740_0 .net "in_a", 0 0, L_0x55efbf1647c0;  1 drivers
v0x55efbee4f900_0 .net "in_b", 0 0, L_0x55efbf164860;  1 drivers
v0x55efbeb70b40_0 .net "nand_tmp", 0 0, L_0x55efbf164530;  1 drivers
v0x55efbeb71200_0 .net "out", 0 0, L_0x55efbf1646c0;  1 drivers
S_0x55efbef41430 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef3fa40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf164530 .functor NAND 1, L_0x55efbf1647c0, L_0x55efbf164860, C4<1>, C4<1>;
v0x55efbee49100_0 .net "in_a", 0 0, L_0x55efbf1647c0;  alias, 1 drivers
v0x55efbeb80ce0_0 .net "in_b", 0 0, L_0x55efbf164860;  alias, 1 drivers
v0x55efbeb815e0_0 .net "out", 0 0, L_0x55efbf164530;  alias, 1 drivers
S_0x55efbef42e20 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef3fa40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1646c0 .functor NAND 1, L_0x55efbf164530, L_0x55efbf164530, C4<1>, C4<1>;
v0x55efbee4a2c0_0 .net "in_a", 0 0, L_0x55efbf164530;  alias, 1 drivers
v0x55efbee4bc20_0 .net "in_b", 0 0, L_0x55efbf164530;  alias, 1 drivers
v0x55efbee4cde0_0 .net "out", 0 0, L_0x55efbf1646c0;  alias, 1 drivers
S_0x55efbefc2310 .scope module, "and_3_way_tb" "and_3_way_tb" 7 3;
 .timescale -9 -11;
P_0x55efbefc5da0 .param/l "period" 1 7 6, +C4<00000000000000000000000000010100>;
v0x55efbee31140_0 .var "expected_out", 0 0;
v0x55efbee52780_0 .var "in", 2 0;
v0x55efbee52c20_0 .net "out", 0 0, L_0x55efbf1650c0;  1 drivers
S_0x55efbef44810 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 7 11, 7 11 0, S_0x55efbefc2310;
 .timescale -9 -11;
v0x55efbeb69be0_0 .var/2s "i", 31 0;
S_0x55efbef39270 .scope module, "UUT" "and_3_way" 7 7, 8 1 0, S_0x55efbefc2310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeb6fa60_0 .net "and_a_out", 0 0, L_0x55efbf164d20;  1 drivers
v0x55efbee37d60_0 .net "in", 2 0, v0x55efbee52780_0;  1 drivers
v0x55efbeb6fee0_0 .net "out", 0 0, L_0x55efbf1650c0;  alias, 1 drivers
L_0x55efbf164dd0 .part v0x55efbee52780_0, 2, 1;
L_0x55efbf164ee0 .part v0x55efbee52780_0, 1, 1;
L_0x55efbf165200 .part v0x55efbee52780_0, 0, 1;
S_0x55efbef2ce90 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbef39270;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee329a0_0 .net "in_a", 0 0, L_0x55efbf164dd0;  1 drivers
v0x55efbeb6bb60_0 .net "in_b", 0 0, L_0x55efbf164ee0;  1 drivers
v0x55efbeb6c460_0 .net "nand_tmp", 0 0, L_0x55efbf164b90;  1 drivers
v0x55efbee33a60_0 .net "out", 0 0, L_0x55efbf164d20;  alias, 1 drivers
S_0x55efbef2e880 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef2ce90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf164b90 .functor NAND 1, L_0x55efbf164dd0, L_0x55efbf164ee0, C4<1>, C4<1>;
v0x55efbee30970_0 .net "in_a", 0 0, L_0x55efbf164dd0;  alias, 1 drivers
v0x55efbeb6a060_0 .net "in_b", 0 0, L_0x55efbf164ee0;  alias, 1 drivers
v0x55efbeb6a960_0 .net "out", 0 0, L_0x55efbf164b90;  alias, 1 drivers
S_0x55efbef30270 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef2ce90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf164d20 .functor NAND 1, L_0x55efbf164b90, L_0x55efbf164b90, C4<1>, C4<1>;
v0x55efbee318e0_0 .net "in_a", 0 0, L_0x55efbf164b90;  alias, 1 drivers
v0x55efbeb6ade0_0 .net "in_b", 0 0, L_0x55efbf164b90;  alias, 1 drivers
v0x55efbeb6b6e0_0 .net "out", 0 0, L_0x55efbf164d20;  alias, 1 drivers
S_0x55efbef31c60 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbef39270;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeb6e3e0_0 .net "in_a", 0 0, L_0x55efbf164d20;  alias, 1 drivers
v0x55efbeb6ece0_0 .net "in_b", 0 0, L_0x55efbf165200;  1 drivers
v0x55efbee36ca0_0 .net "nand_tmp", 0 0, L_0x55efbf164f80;  1 drivers
v0x55efbeb6f160_0 .net "out", 0 0, L_0x55efbf1650c0;  alias, 1 drivers
S_0x55efbef344a0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef31c60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf164f80 .functor NAND 1, L_0x55efbf164d20, L_0x55efbf165200, C4<1>, C4<1>;
v0x55efbeb6c8e0_0 .net "in_a", 0 0, L_0x55efbf164d20;  alias, 1 drivers
v0x55efbeb6d1e0_0 .net "in_b", 0 0, L_0x55efbf165200;  alias, 1 drivers
v0x55efbee34b20_0 .net "out", 0 0, L_0x55efbf164f80;  alias, 1 drivers
S_0x55efbef35e90 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef31c60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1650c0 .functor NAND 1, L_0x55efbf164f80, L_0x55efbf164f80, C4<1>, C4<1>;
v0x55efbeb6d660_0 .net "in_a", 0 0, L_0x55efbf164f80;  alias, 1 drivers
v0x55efbeb6df60_0 .net "in_b", 0 0, L_0x55efbf164f80;  alias, 1 drivers
v0x55efbee35be0_0 .net "out", 0 0, L_0x55efbf1650c0;  alias, 1 drivers
S_0x55efbefc3d00 .scope module, "and_gate_tb" "and_gate_tb" 9 3;
 .timescale -9 -11;
P_0x55efbeea1100 .param/l "period" 1 9 5, +C4<00000000000000000000000000010100>;
v0x55efbee5b5c0_0 .var "in_a", 0 0;
v0x55efbee5bb00_0 .var "in_b", 0 0;
v0x55efbee5cad0_0 .net "out", 0 0, L_0x55efbf165470;  1 drivers
S_0x55efbef37880 .scope module, "UUT" "and_gate" 9 6, 5 1 0, S_0x55efbefc3d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee58be0_0 .net "in_a", 0 0, v0x55efbee5b5c0_0;  1 drivers
v0x55efbee57680_0 .net "in_b", 0 0, v0x55efbee5bb00_0;  1 drivers
v0x55efbee5ac00_0 .net "nand_tmp", 0 0, L_0x55efbf165330;  1 drivers
v0x55efbee5b0a0_0 .net "out", 0 0, L_0x55efbf165470;  alias, 1 drivers
S_0x55efbef2b4a0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef37880;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165330 .functor NAND 1, v0x55efbee5b5c0_0, v0x55efbee5bb00_0, C4<1>, C4<1>;
v0x55efbee530a0_0 .net "in_a", 0 0, v0x55efbee5b5c0_0;  alias, 1 drivers
v0x55efbee53510_0 .net "in_b", 0 0, v0x55efbee5bb00_0;  alias, 1 drivers
v0x55efbee57f00_0 .net "out", 0 0, L_0x55efbf165330;  alias, 1 drivers
S_0x55efbef1ff10 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef37880;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165470 .functor NAND 1, L_0x55efbf165330, L_0x55efbf165330, C4<1>, C4<1>;
v0x55efbee56090_0 .net "in_a", 0 0, L_0x55efbf165330;  alias, 1 drivers
v0x55efbee564b0_0 .net "in_b", 0 0, L_0x55efbf165330;  alias, 1 drivers
v0x55efbee56970_0 .net "out", 0 0, L_0x55efbf165470;  alias, 1 drivers
S_0x55efbefc56f0 .scope module, "dmux_4_way_tb" "dmux_4_way_tb" 10 3;
 .timescale -9 -11;
P_0x55efbe9e86b0 .param/l "period" 1 10 7, +C4<00000000000000000000000000010100>;
v0x55efbee918a0_0 .var "expected_out", 3 0;
v0x55efbee913f0_0 .var "in", 0 0;
v0x55efbee93210_0 .net "out", 3 0, L_0x55efbf166060;  1 drivers
v0x55efbeea5d00_0 .var "sel", 1 0;
S_0x55efbef21900 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 10 12, 10 12 0, S_0x55efbefc56f0;
 .timescale -9 -11;
v0x55efbee5c580_0 .var/2s "i", 31 0;
S_0x55efbef232f0 .scope module, "UUT" "dmux_4_way" 10 8, 11 1 0, S_0x55efbefc56f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 4 "out";
v0x55efbee5d730_0 .net "in", 0 0, v0x55efbee913f0_0;  1 drivers
v0x55efbee90170_0 .net "out", 3 0, L_0x55efbf166060;  alias, 1 drivers
v0x55efbee90610_0 .net "sel", 1 0, v0x55efbeea5d00_0;  1 drivers
v0x55efbee90ab0_0 .net "sel_out", 3 0, L_0x55efbf167040;  1 drivers
L_0x55efbf165710 .part L_0x55efbf167040, 0, 1;
L_0x55efbf1659c0 .part L_0x55efbf167040, 1, 1;
L_0x55efbf165ca0 .part L_0x55efbf167040, 2, 1;
L_0x55efbf165fc0 .part L_0x55efbf167040, 3, 1;
L_0x55efbf166060 .concat8 [ 1 1 1 1], L_0x55efbf165660, L_0x55efbf165910, L_0x55efbf165ba0, L_0x55efbf165f10;
S_0x55efbef24ce0 .scope module, "SELA" "sel_4_way" 11 5, 12 1 0, S_0x55efbef232f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /OUTPUT 4 "out";
v0x55efbee76910_0 .net "not_sel_0", 0 0, L_0x55efbf166150;  1 drivers
v0x55efbee763c0_0 .net "not_sel_1", 0 0, L_0x55efbf166330;  1 drivers
v0x55efbee77d50_0 .net "out", 3 0, L_0x55efbf167040;  alias, 1 drivers
v0x55efbee78290_0 .net "sel", 1 0, v0x55efbeea5d00_0;  alias, 1 drivers
L_0x55efbf166270 .part v0x55efbeea5d00_0, 0, 1;
L_0x55efbf166470 .part v0x55efbeea5d00_0, 1, 1;
L_0x55efbf166790 .part v0x55efbeea5d00_0, 1, 1;
L_0x55efbf166830 .part v0x55efbeea5d00_0, 0, 1;
L_0x55efbf166aa0 .part v0x55efbeea5d00_0, 1, 1;
L_0x55efbf166cf0 .part v0x55efbeea5d00_0, 0, 1;
L_0x55efbf167040 .concat8 [ 1 1 1 1], L_0x55efbf166f90, L_0x55efbf166bf0, L_0x55efbf1669f0, L_0x55efbf1666e0;
S_0x55efbef266d0 .scope module, "ANDA" "and_gate" 12 6, 5 1 0, S_0x55efbef24ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee5f9f0_0 .net "in_a", 0 0, L_0x55efbf166790;  1 drivers
v0x55efbeba0210_0 .net "in_b", 0 0, L_0x55efbf166830;  1 drivers
v0x55efbee61380_0 .net "nand_tmp", 0 0, L_0x55efbf1665a0;  1 drivers
v0x55efbeba0690_0 .net "out", 0 0, L_0x55efbf1666e0;  1 drivers
S_0x55efbef280c0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef266d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1665a0 .functor NAND 1, L_0x55efbf166790, L_0x55efbf166830, C4<1>, C4<1>;
v0x55efbee5d1f0_0 .net "in_a", 0 0, L_0x55efbf166790;  alias, 1 drivers
v0x55efbee5dfd0_0 .net "in_b", 0 0, L_0x55efbf166830;  alias, 1 drivers
v0x55efbee5e510_0 .net "out", 0 0, L_0x55efbf1665a0;  alias, 1 drivers
S_0x55efbef29ab0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef266d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1666e0 .functor NAND 1, L_0x55efbf1665a0, L_0x55efbf1665a0, C4<1>, C4<1>;
v0x55efbee5ea30_0 .net "in_a", 0 0, L_0x55efbf1665a0;  alias, 1 drivers
v0x55efbee5ef70_0 .net "in_b", 0 0, L_0x55efbf1665a0;  alias, 1 drivers
v0x55efbee5ff40_0 .net "out", 0 0, L_0x55efbf1666e0;  alias, 1 drivers
S_0x55efbef1e520 .scope module, "ANDB" "and_gate" 12 7, 5 1 0, S_0x55efbef24ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee64c70_0 .net "in_a", 0 0, L_0x55efbf166aa0;  1 drivers
v0x55efbee65190_0 .net "in_b", 0 0, L_0x55efbf166150;  alias, 1 drivers
v0x55efbee656d0_0 .net "nand_tmp", 0 0, L_0x55efbf1668d0;  1 drivers
v0x55efbee666a0_0 .net "out", 0 0, L_0x55efbf1669f0;  1 drivers
S_0x55efbef100e0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef1e520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1668d0 .functor NAND 1, L_0x55efbf166aa0, L_0x55efbf166150, C4<1>, C4<1>;
v0x55efbee618c0_0 .net "in_a", 0 0, L_0x55efbf166aa0;  alias, 1 drivers
v0x55efbee61de0_0 .net "in_b", 0 0, L_0x55efbf166150;  alias, 1 drivers
v0x55efbee62320_0 .net "out", 0 0, L_0x55efbf1668d0;  alias, 1 drivers
S_0x55efbef11ad0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef1e520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1669f0 .functor NAND 1, L_0x55efbf1668d0, L_0x55efbf1668d0, C4<1>, C4<1>;
v0x55efbee632f0_0 .net "in_a", 0 0, L_0x55efbf1668d0;  alias, 1 drivers
v0x55efbee62da0_0 .net "in_b", 0 0, L_0x55efbf1668d0;  alias, 1 drivers
v0x55efbee64730_0 .net "out", 0 0, L_0x55efbf1669f0;  alias, 1 drivers
S_0x55efbef134c0 .scope module, "ANDC" "and_gate" 12 8, 5 1 0, S_0x55efbef24ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee69500_0 .net "in_a", 0 0, L_0x55efbf166330;  alias, 1 drivers
v0x55efbee6ae90_0 .net "in_b", 0 0, L_0x55efbf166cf0;  1 drivers
v0x55efbee6b3d0_0 .net "nand_tmp", 0 0, L_0x55efbf166b40;  1 drivers
v0x55efbee6b8f0_0 .net "out", 0 0, L_0x55efbf166bf0;  1 drivers
S_0x55efbef14eb0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef134c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf166b40 .functor NAND 1, L_0x55efbf166330, L_0x55efbf166cf0, C4<1>, C4<1>;
v0x55efbee66150_0 .net "in_a", 0 0, L_0x55efbf166330;  alias, 1 drivers
v0x55efbee67ae0_0 .net "in_b", 0 0, L_0x55efbf166cf0;  alias, 1 drivers
v0x55efbee68020_0 .net "out", 0 0, L_0x55efbf166b40;  alias, 1 drivers
S_0x55efbef168a0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef134c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf166bf0 .functor NAND 1, L_0x55efbf166b40, L_0x55efbf166b40, C4<1>, C4<1>;
v0x55efbee68540_0 .net "in_a", 0 0, L_0x55efbf166b40;  alias, 1 drivers
v0x55efbee68a80_0 .net "in_b", 0 0, L_0x55efbf166b40;  alias, 1 drivers
v0x55efbee69a50_0 .net "out", 0 0, L_0x55efbf166bf0;  alias, 1 drivers
S_0x55efbef1b140 .scope module, "ANDD" "and_gate" 12 9, 5 1 0, S_0x55efbef24ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee6f1e0_0 .net "in_a", 0 0, L_0x55efbf166330;  alias, 1 drivers
v0x55efbee701b0_0 .net "in_b", 0 0, L_0x55efbf166150;  alias, 1 drivers
v0x55efbee6fc60_0 .net "nand_tmp", 0 0, L_0x55efbf166ee0;  1 drivers
v0x55efbee715f0_0 .net "out", 0 0, L_0x55efbf166f90;  1 drivers
S_0x55efbef1cb30 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef1b140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf166ee0 .functor NAND 1, L_0x55efbf166330, L_0x55efbf166150, C4<1>, C4<1>;
v0x55efbee6be30_0 .net "in_a", 0 0, L_0x55efbf166330;  alias, 1 drivers
v0x55efbee6ce00_0 .net "in_b", 0 0, L_0x55efbf166150;  alias, 1 drivers
v0x55efbee6c8b0_0 .net "out", 0 0, L_0x55efbf166ee0;  alias, 1 drivers
S_0x55efbef0e6f0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef1b140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf166f90 .functor NAND 1, L_0x55efbf166ee0, L_0x55efbf166ee0, C4<1>, C4<1>;
v0x55efbee6e240_0 .net "in_a", 0 0, L_0x55efbf166ee0;  alias, 1 drivers
v0x55efbee6e780_0 .net "in_b", 0 0, L_0x55efbf166ee0;  alias, 1 drivers
v0x55efbee6eca0_0 .net "out", 0 0, L_0x55efbf166f90;  alias, 1 drivers
S_0x55efbef03160 .scope module, "NOTA" "not_gate" 12 4, 13 1 0, S_0x55efbef24ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee72590_0 .net "in", 0 0, L_0x55efbf166270;  1 drivers
v0x55efbee73560_0 .net "out", 0 0, L_0x55efbf166150;  alias, 1 drivers
S_0x55efbef04b50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbef03160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf166150 .functor NAND 1, L_0x55efbf166270, L_0x55efbf166270, C4<1>, C4<1>;
v0x55efbee71b30_0 .net "in_a", 0 0, L_0x55efbf166270;  alias, 1 drivers
v0x55efbebc0f00_0 .net "in_b", 0 0, L_0x55efbf166270;  alias, 1 drivers
v0x55efbee72050_0 .net "out", 0 0, L_0x55efbf166150;  alias, 1 drivers
S_0x55efbef06540 .scope module, "NOTB" "not_gate" 12 5, 13 1 0, S_0x55efbef24ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee75400_0 .net "in", 0 0, L_0x55efbf166470;  1 drivers
v0x55efbee75940_0 .net "out", 0 0, L_0x55efbf166330;  alias, 1 drivers
S_0x55efbef07f30 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbef06540;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf166330 .functor NAND 1, L_0x55efbf166470, L_0x55efbf166470, C4<1>, C4<1>;
v0x55efbee73010_0 .net "in_a", 0 0, L_0x55efbf166470;  alias, 1 drivers
v0x55efbee749a0_0 .net "in_b", 0 0, L_0x55efbf166470;  alias, 1 drivers
v0x55efbee74ee0_0 .net "out", 0 0, L_0x55efbf166330;  alias, 1 drivers
S_0x55efbef09920 .scope generate, "genblk1[0]" "genblk1[0]" 11 9, 11 9 0, S_0x55efbef232f0;
 .timescale -9 -11;
P_0x55efbeefc6f0 .param/l "i" 0 11 9, +C4<00>;
S_0x55efbef0b310 .scope module, "AND_I" "and_gate" 11 10, 5 1 0, S_0x55efbef09920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee7bb60_0 .net "in_a", 0 0, L_0x55efbf165710;  1 drivers
v0x55efbee7c0a0_0 .net "in_b", 0 0, v0x55efbee913f0_0;  alias, 1 drivers
v0x55efbee7d070_0 .net "nand_tmp", 0 0, L_0x55efbf165520;  1 drivers
v0x55efbee7cb20_0 .net "out", 0 0, L_0x55efbf165660;  1 drivers
S_0x55efbef0cd00 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef0b310;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165520 .functor NAND 1, L_0x55efbf165710, v0x55efbee913f0_0, C4<1>, C4<1>;
v0x55efbee787b0_0 .net "in_a", 0 0, L_0x55efbf165710;  alias, 1 drivers
v0x55efbee78cf0_0 .net "in_b", 0 0, v0x55efbee913f0_0;  alias, 1 drivers
v0x55efbee79cc0_0 .net "out", 0 0, L_0x55efbf165520;  alias, 1 drivers
S_0x55efbef01770 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef0b310;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165660 .functor NAND 1, L_0x55efbf165520, L_0x55efbf165520, C4<1>, C4<1>;
v0x55efbee79770_0 .net "in_a", 0 0, L_0x55efbf165520;  alias, 1 drivers
v0x55efbee7b100_0 .net "in_b", 0 0, L_0x55efbf165520;  alias, 1 drivers
v0x55efbee7b640_0 .net "out", 0 0, L_0x55efbf165660;  alias, 1 drivers
S_0x55efbeef66f0 .scope generate, "genblk1[1]" "genblk1[1]" 11 9, 11 9 0, S_0x55efbef232f0;
 .timescale -9 -11;
P_0x55efbee7d140 .param/l "i" 0 11 9, +C4<01>;
S_0x55efbeef80e0 .scope module, "AND_I" "and_gate" 11 10, 5 1 0, S_0x55efbeef66f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee81860_0 .net "in_a", 0 0, L_0x55efbf1659c0;  1 drivers
v0x55efbee81da0_0 .net "in_b", 0 0, v0x55efbee913f0_0;  alias, 1 drivers
v0x55efbee822c0_0 .net "nand_tmp", 0 0, L_0x55efbf1657d0;  1 drivers
v0x55efbee82800_0 .net "out", 0 0, L_0x55efbf165910;  1 drivers
S_0x55efbeef9ad0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeef80e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1657d0 .functor NAND 1, L_0x55efbf1659c0, v0x55efbee913f0_0, C4<1>, C4<1>;
v0x55efbee7e4b0_0 .net "in_a", 0 0, L_0x55efbf1659c0;  alias, 1 drivers
v0x55efbee7e9f0_0 .net "in_b", 0 0, v0x55efbee913f0_0;  alias, 1 drivers
v0x55efbee7ef10_0 .net "out", 0 0, L_0x55efbf1657d0;  alias, 1 drivers
S_0x55efbeefb4c0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeef80e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165910 .functor NAND 1, L_0x55efbf1657d0, L_0x55efbf1657d0, C4<1>, C4<1>;
v0x55efbee7f450_0 .net "in_a", 0 0, L_0x55efbf1657d0;  alias, 1 drivers
v0x55efbee80420_0 .net "in_b", 0 0, L_0x55efbf1657d0;  alias, 1 drivers
v0x55efbee7fed0_0 .net "out", 0 0, L_0x55efbf165910;  alias, 1 drivers
S_0x55efbeefceb0 .scope generate, "genblk1[2]" "genblk1[2]" 11 9, 11 9 0, S_0x55efbef232f0;
 .timescale -9 -11;
P_0x55efbee82390 .param/l "i" 0 11 9, +C4<010>;
S_0x55efbeef3820 .scope module, "AND_I" "and_gate" 11 10, 5 1 0, S_0x55efbeefceb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee86b80_0 .net "in_a", 0 0, L_0x55efbf165ca0;  1 drivers
v0x55efbee86630_0 .net "in_b", 0 0, v0x55efbee913f0_0;  alias, 1 drivers
v0x55efbee87fc0_0 .net "nand_tmp", 0 0, L_0x55efbf165a60;  1 drivers
v0x55efbee88500_0 .net "out", 0 0, L_0x55efbf165ba0;  1 drivers
S_0x55efbeeffd80 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeef3820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165a60 .functor NAND 1, L_0x55efbf165ca0, v0x55efbee913f0_0, C4<1>, C4<1>;
v0x55efbee837d0_0 .net "in_a", 0 0, L_0x55efbf165ca0;  alias, 1 drivers
v0x55efbee83280_0 .net "in_b", 0 0, v0x55efbee913f0_0;  alias, 1 drivers
v0x55efbee84c10_0 .net "out", 0 0, L_0x55efbf165a60;  alias, 1 drivers
S_0x55efbeef4d00 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeef3820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165ba0 .functor NAND 1, L_0x55efbf165a60, L_0x55efbf165a60, C4<1>, C4<1>;
v0x55efbee85150_0 .net "in_a", 0 0, L_0x55efbf165a60;  alias, 1 drivers
v0x55efbee85670_0 .net "in_b", 0 0, L_0x55efbf165a60;  alias, 1 drivers
v0x55efbee85bb0_0 .net "out", 0 0, L_0x55efbf165ba0;  alias, 1 drivers
S_0x55efbeee9770 .scope generate, "genblk1[3]" "genblk1[3]" 11 9, 11 9 0, S_0x55efbef232f0;
 .timescale -9 -11;
P_0x55efbeee6550 .param/l "i" 0 11 9, +C4<011>;
S_0x55efbeeeb160 .scope module, "AND_I" "and_gate" 11 10, 5 1 0, S_0x55efbeee9770;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee8bdd0_0 .net "in_a", 0 0, L_0x55efbf165fc0;  1 drivers
v0x55efbee8c310_0 .net "in_b", 0 0, v0x55efbee913f0_0;  alias, 1 drivers
v0x55efbee8d2e0_0 .net "nand_tmp", 0 0, L_0x55efbf165dd0;  1 drivers
v0x55efbee8cd90_0 .net "out", 0 0, L_0x55efbf165f10;  1 drivers
S_0x55efbeeecb50 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeeeb160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165dd0 .functor NAND 1, L_0x55efbf165fc0, v0x55efbee913f0_0, C4<1>, C4<1>;
v0x55efbee88a20_0 .net "in_a", 0 0, L_0x55efbf165fc0;  alias, 1 drivers
v0x55efbee88f60_0 .net "in_b", 0 0, v0x55efbee913f0_0;  alias, 1 drivers
v0x55efbee89f30_0 .net "out", 0 0, L_0x55efbf165dd0;  alias, 1 drivers
S_0x55efbeeee540 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeeeb160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf165f10 .functor NAND 1, L_0x55efbf165dd0, L_0x55efbf165dd0, C4<1>, C4<1>;
v0x55efbee899e0_0 .net "in_a", 0 0, L_0x55efbf165dd0;  alias, 1 drivers
v0x55efbee8b370_0 .net "in_b", 0 0, L_0x55efbf165dd0;  alias, 1 drivers
v0x55efbee8b8b0_0 .net "out", 0 0, L_0x55efbf165f10;  alias, 1 drivers
S_0x55efbefc70e0 .scope module, "dmux_8_way_tb" "dmux_8_way_tb" 14 3;
 .timescale -9 -11;
P_0x55efbee2ca10 .param/l "period" 1 14 7, +C4<00000000000000000000000000010100>;
v0x55efbef964f0_0 .var "expected_out", 7 0;
v0x55efbef7f1c0_0 .var "in", 0 0;
v0x55efbef982d0_0 .net "out", 7 0, L_0x55efbf1688f0;  1 drivers
v0x55efbef998f0_0 .var "sel", 2 0;
S_0x55efbeeeff30 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 14 12, 14 12 0, S_0x55efbefc70e0;
 .timescale -9 -11;
v0x55efbeea54d0_0 .var/2s "i", 31 0;
S_0x55efbeef1920 .scope module, "UUT" "dmux_8_way" 14 8, 15 1 0, S_0x55efbefc70e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 3 "sel";
    .port_info 2 /OUTPUT 8 "out";
v0x55efbef93110_0 .net "in", 0 0, v0x55efbef7f1c0_0;  1 drivers
v0x55efbef95050_0 .net "out", 7 0, L_0x55efbf1688f0;  alias, 1 drivers
v0x55efbef94b00_0 .net "sel", 2 0, v0x55efbef998f0_0;  1 drivers
v0x55efbef96a40_0 .net "sel_out", 7 0, L_0x55efbf16d6f0;  1 drivers
L_0x55efbf167290 .part L_0x55efbf16d6f0, 0, 1;
L_0x55efbf1675e0 .part L_0x55efbf16d6f0, 1, 1;
L_0x55efbf1678c0 .part L_0x55efbf16d6f0, 2, 1;
L_0x55efbf167be0 .part L_0x55efbf16d6f0, 3, 1;
L_0x55efbf167ea0 .part L_0x55efbf16d6f0, 4, 1;
L_0x55efbf168180 .part L_0x55efbf16d6f0, 5, 1;
L_0x55efbf1684a0 .part L_0x55efbf16d6f0, 6, 1;
L_0x55efbf168800 .part L_0x55efbf16d6f0, 7, 1;
LS_0x55efbf1688f0_0_0 .concat8 [ 1 1 1 1], L_0x55efbf167190, L_0x55efbf1674e0, L_0x55efbf1677c0, L_0x55efbf167b30;
LS_0x55efbf1688f0_0_4 .concat8 [ 1 1 1 1], L_0x55efbf167da0, L_0x55efbf168080, L_0x55efbf1683a0, L_0x55efbf168700;
L_0x55efbf1688f0 .concat8 [ 4 4 0 0], LS_0x55efbf1688f0_0_0, LS_0x55efbf1688f0_0_4;
S_0x55efbeef3310 .scope module, "SELA" "sel_8_way" 15 5, 16 1 0, S_0x55efbeef1920;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /OUTPUT 8 "out";
v0x55efbef45b20_0 .net *"_ivl_11", 0 0, L_0x55efbf169780;  1 drivers
v0x55efbef455d0_0 .net *"_ivl_17", 0 0, L_0x55efbf169fb0;  1 drivers
v0x55efbef47510_0 .net *"_ivl_19", 0 0, L_0x55efbf16a0a0;  1 drivers
v0x55efbef46fc0_0 .net *"_ivl_25", 0 0, L_0x55efbf16a8d0;  1 drivers
v0x55efbef48f00_0 .net *"_ivl_27", 0 0, L_0x55efbf16a970;  1 drivers
v0x55efbef489b0_0 .net *"_ivl_33", 0 0, L_0x55efbf16b260;  1 drivers
v0x55efbef4a8f0_0 .net *"_ivl_39", 0 0, L_0x55efbf16ba80;  1 drivers
v0x55efbef4a3a0_0 .net *"_ivl_41", 0 0, L_0x55efbf16bbb0;  1 drivers
v0x55efbef33100_0 .net *"_ivl_47", 0 0, L_0x55efbf16c440;  1 drivers
v0x55efbef4bc80_0 .net *"_ivl_53", 0 0, L_0x55efbf16ce70;  1 drivers
v0x55efbef4d180_0 .net *"_ivl_7", 0 0, L_0x55efbf169640;  1 drivers
v0x55efbef4cc30_0 .net *"_ivl_9", 0 0, L_0x55efbf1696e0;  1 drivers
v0x55efbef4eb70_0 .net "not_sel_0", 0 0, L_0x55efbf168a30;  1 drivers
v0x55efbef4e620_0 .net "not_sel_1", 0 0, L_0x55efbf168c30;  1 drivers
v0x55efbef50560_0 .net "not_sel_2", 0 0, L_0x55efbf168ea0;  1 drivers
v0x55efbef50010_0 .net "out", 7 0, L_0x55efbf16d6f0;  alias, 1 drivers
v0x55efbef51f50_0 .net "sel", 2 0, v0x55efbef998f0_0;  alias, 1 drivers
L_0x55efbf168b70 .part v0x55efbef998f0_0, 0, 1;
L_0x55efbf168d70 .part v0x55efbef998f0_0, 1, 1;
L_0x55efbf168fe0 .part v0x55efbef998f0_0, 2, 1;
L_0x55efbf169640 .part v0x55efbef998f0_0, 2, 1;
L_0x55efbf1696e0 .part v0x55efbef998f0_0, 1, 1;
L_0x55efbf169780 .part v0x55efbef998f0_0, 0, 1;
L_0x55efbf169930 .concat [ 1 1 1 0], L_0x55efbf169780, L_0x55efbf1696e0, L_0x55efbf169640;
L_0x55efbf169fb0 .part v0x55efbef998f0_0, 2, 1;
L_0x55efbf16a0a0 .part v0x55efbef998f0_0, 1, 1;
L_0x55efbf16a140 .concat [ 1 1 1 0], L_0x55efbf168a30, L_0x55efbf16a0a0, L_0x55efbf169fb0;
L_0x55efbf16a8d0 .part v0x55efbef998f0_0, 2, 1;
L_0x55efbf16a970 .part v0x55efbef998f0_0, 0, 1;
L_0x55efbf16aa80 .concat [ 1 1 1 0], L_0x55efbf16a970, L_0x55efbf168c30, L_0x55efbf16a8d0;
L_0x55efbf16b260 .part v0x55efbef998f0_0, 2, 1;
L_0x55efbf16b380 .concat [ 1 1 1 0], L_0x55efbf168a30, L_0x55efbf168c30, L_0x55efbf16b260;
L_0x55efbf16ba80 .part v0x55efbef998f0_0, 1, 1;
L_0x55efbf16bbb0 .part v0x55efbef998f0_0, 0, 1;
L_0x55efbf16bc50 .concat [ 1 1 1 0], L_0x55efbf16bbb0, L_0x55efbf16ba80, L_0x55efbf168ea0;
L_0x55efbf16c440 .part v0x55efbef998f0_0, 1, 1;
L_0x55efbf16c6f0 .concat [ 1 1 1 0], L_0x55efbf168a30, L_0x55efbf16c440, L_0x55efbf168ea0;
L_0x55efbf16ce70 .part v0x55efbef998f0_0, 0, 1;
L_0x55efbf16cf10 .concat [ 1 1 1 0], L_0x55efbf16ce70, L_0x55efbf168c30, L_0x55efbf168ea0;
L_0x55efbf16d5c0 .concat [ 1 1 1 0], L_0x55efbf168a30, L_0x55efbf168c30, L_0x55efbf168ea0;
LS_0x55efbf16d6f0_0_0 .concat8 [ 1 1 1 1], L_0x55efbf16d4b0, L_0x55efbf16cd20, L_0x55efbf16c2f0, L_0x55efbf16b930;
LS_0x55efbf16d6f0_0_4 .concat8 [ 1 1 1 1], L_0x55efbf16b110, L_0x55efbf16a780, L_0x55efbf169e60, L_0x55efbf1694f0;
L_0x55efbf16d6f0 .concat8 [ 4 4 0 0], LS_0x55efbf16d6f0_0_0, LS_0x55efbf16d6f0_0_4;
S_0x55efbeee7d80 .scope module, "ANDA" "and_3_way" 16 7, 8 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeb5920_0 .net "and_a_out", 0 0, L_0x55efbf1691c0;  1 drivers
v0x55efbeeb7860_0 .net "in", 2 0, L_0x55efbf169930;  1 drivers
v0x55efbeeb7310_0 .net "out", 0 0, L_0x55efbf1694f0;  1 drivers
L_0x55efbf169270 .part L_0x55efbf169930, 2, 1;
L_0x55efbf169310 .part L_0x55efbf169930, 1, 1;
L_0x55efbf1695a0 .part L_0x55efbf169930, 0, 1;
S_0x55efbeedb9a0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbeee7d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeeaa390_0 .net "in_a", 0 0, L_0x55efbf169270;  1 drivers
v0x55efbeeac2d0_0 .net "in_b", 0 0, L_0x55efbf169310;  1 drivers
v0x55efbeeabd80_0 .net "nand_tmp", 0 0, L_0x55efbf169080;  1 drivers
v0x55efbeeadcc0_0 .net "out", 0 0, L_0x55efbf1691c0;  alias, 1 drivers
S_0x55efbeedd390 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeedb9a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf169080 .functor NAND 1, L_0x55efbf169270, L_0x55efbf169310, C4<1>, C4<1>;
v0x55efbeea5850_0 .net "in_a", 0 0, L_0x55efbf169270;  alias, 1 drivers
v0x55efbeea7500_0 .net "in_b", 0 0, L_0x55efbf169310;  alias, 1 drivers
v0x55efbeea6fb0_0 .net "out", 0 0, L_0x55efbf169080;  alias, 1 drivers
S_0x55efbeeded80 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeedb9a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1691c0 .functor NAND 1, L_0x55efbf169080, L_0x55efbf169080, C4<1>, C4<1>;
v0x55efbeea8ef0_0 .net "in_a", 0 0, L_0x55efbf169080;  alias, 1 drivers
v0x55efbeea89a0_0 .net "in_b", 0 0, L_0x55efbf169080;  alias, 1 drivers
v0x55efbeeaa8e0_0 .net "out", 0 0, L_0x55efbf1691c0;  alias, 1 drivers
S_0x55efbeee0770 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbeee7d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeeb2540_0 .net "in_a", 0 0, L_0x55efbf1691c0;  alias, 1 drivers
v0x55efbeeb4480_0 .net "in_b", 0 0, L_0x55efbf1695a0;  1 drivers
v0x55efbeeb3f30_0 .net "nand_tmp", 0 0, L_0x55efbf1693b0;  1 drivers
v0x55efbeeb5e70_0 .net "out", 0 0, L_0x55efbf1694f0;  alias, 1 drivers
S_0x55efbeee2160 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeee0770;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1693b0 .functor NAND 1, L_0x55efbf1691c0, L_0x55efbf1695a0, C4<1>, C4<1>;
v0x55efbeead770_0 .net "in_a", 0 0, L_0x55efbf1691c0;  alias, 1 drivers
v0x55efbeeaf6b0_0 .net "in_b", 0 0, L_0x55efbf1695a0;  alias, 1 drivers
v0x55efbeeaf160_0 .net "out", 0 0, L_0x55efbf1693b0;  alias, 1 drivers
S_0x55efbeee3b50 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeee0770;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1694f0 .functor NAND 1, L_0x55efbf1693b0, L_0x55efbf1693b0, C4<1>, C4<1>;
v0x55efbeeb10a0_0 .net "in_a", 0 0, L_0x55efbf1693b0;  alias, 1 drivers
v0x55efbeeb0b50_0 .net "in_b", 0 0, L_0x55efbf1693b0;  alias, 1 drivers
v0x55efbeeb2a90_0 .net "out", 0 0, L_0x55efbf1694f0;  alias, 1 drivers
S_0x55efbeee6390 .scope module, "ANDB" "and_3_way" 16 8, 8 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeec60c0_0 .net "and_a_out", 0 0, L_0x55efbf169b20;  1 drivers
v0x55efbeec7d80_0 .net "in", 2 0, L_0x55efbf16a140;  1 drivers
v0x55efbeec7830_0 .net "out", 0 0, L_0x55efbf169e60;  1 drivers
L_0x55efbf169b90 .part L_0x55efbf16a140, 2, 1;
L_0x55efbf169c30 .part L_0x55efbf16a140, 1, 1;
L_0x55efbf169f10 .part L_0x55efbf16a140, 0, 1;
S_0x55efbeed9fb0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbeee6390;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeebe020_0 .net "in_a", 0 0, L_0x55efbf169b90;  1 drivers
v0x55efbeebdad0_0 .net "in_b", 0 0, L_0x55efbf169c30;  1 drivers
v0x55efbeea67a0_0 .net "nand_tmp", 0 0, L_0x55efbf1699d0;  1 drivers
v0x55efbeec0b70_0 .net "out", 0 0, L_0x55efbf169b20;  alias, 1 drivers
S_0x55efbeecea20 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeed9fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1699d0 .functor NAND 1, L_0x55efbf169b90, L_0x55efbf169c30, C4<1>, C4<1>;
v0x55efbeeb9250_0 .net "in_a", 0 0, L_0x55efbf169b90;  alias, 1 drivers
v0x55efbeeb8d00_0 .net "in_b", 0 0, L_0x55efbf169c30;  alias, 1 drivers
v0x55efbeebac40_0 .net "out", 0 0, L_0x55efbf1699d0;  alias, 1 drivers
S_0x55efbeed0410 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeed9fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf169b20 .functor NAND 1, L_0x55efbf1699d0, L_0x55efbf1699d0, C4<1>, C4<1>;
v0x55efbeeba6f0_0 .net "in_a", 0 0, L_0x55efbf1699d0;  alias, 1 drivers
v0x55efbeebc630_0 .net "in_b", 0 0, L_0x55efbf1699d0;  alias, 1 drivers
v0x55efbeebc0e0_0 .net "out", 0 0, L_0x55efbf169b20;  alias, 1 drivers
S_0x55efbeed1e00 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbeee6390;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeec3240_0 .net "in_a", 0 0, L_0x55efbf169b20;  alias, 1 drivers
v0x55efbeec4ea0_0 .net "in_b", 0 0, L_0x55efbf169f10;  1 drivers
v0x55efbeec4950_0 .net "nand_tmp", 0 0, L_0x55efbf169d20;  1 drivers
v0x55efbeec6610_0 .net "out", 0 0, L_0x55efbf169e60;  alias, 1 drivers
S_0x55efbeed37f0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeed1e00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf169d20 .functor NAND 1, L_0x55efbf169b20, L_0x55efbf169f10, C4<1>, C4<1>;
v0x55efbeec06c0_0 .net "in_a", 0 0, L_0x55efbf169b20;  alias, 1 drivers
v0x55efbeec1970_0 .net "in_b", 0 0, L_0x55efbf169f10;  alias, 1 drivers
v0x55efbeec14c0_0 .net "out", 0 0, L_0x55efbf169d20;  alias, 1 drivers
S_0x55efbeed51e0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeed1e00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf169e60 .functor NAND 1, L_0x55efbf169d20, L_0x55efbf169d20, C4<1>, C4<1>;
v0x55efbeec27e0_0 .net "in_a", 0 0, L_0x55efbf169d20;  alias, 1 drivers
v0x55efbeec2290_0 .net "in_b", 0 0, L_0x55efbf169d20;  alias, 1 drivers
v0x55efbeec3790_0 .net "out", 0 0, L_0x55efbf169e60;  alias, 1 drivers
S_0x55efbeed6bd0 .scope module, "ANDC" "and_3_way" 16 9, 8 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeedb2c0_0 .net "and_a_out", 0 0, L_0x55efbf16a400;  1 drivers
v0x55efbeedad70_0 .net "in", 2 0, L_0x55efbf16aa80;  1 drivers
v0x55efbeedccb0_0 .net "out", 0 0, L_0x55efbf16a780;  1 drivers
L_0x55efbf16a4b0 .part L_0x55efbf16aa80, 2, 1;
L_0x55efbf16a550 .part L_0x55efbf16aa80, 1, 1;
L_0x55efbf16a830 .part L_0x55efbf16aa80, 0, 1;
S_0x55efbeed85c0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbeed6bd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeecfd30_0 .net "in_a", 0 0, L_0x55efbf16a4b0;  1 drivers
v0x55efbeecf7e0_0 .net "in_b", 0 0, L_0x55efbf16a550;  1 drivers
v0x55efbeed1720_0 .net "nand_tmp", 0 0, L_0x55efbf16a300;  1 drivers
v0x55efbeed11d0_0 .net "out", 0 0, L_0x55efbf16a400;  alias, 1 drivers
S_0x55efbeecd030 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeed85c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16a300 .functor NAND 1, L_0x55efbf16a4b0, L_0x55efbf16a550, C4<1>, C4<1>;
v0x55efbeecaed0_0 .net "in_a", 0 0, L_0x55efbf16a4b0;  alias, 1 drivers
v0x55efbeeca980_0 .net "in_b", 0 0, L_0x55efbf16a550;  alias, 1 drivers
v0x55efbeecc950_0 .net "out", 0 0, L_0x55efbf16a300;  alias, 1 drivers
S_0x55efbeeb4b60 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeed85c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16a400 .functor NAND 1, L_0x55efbf16a300, L_0x55efbf16a300, C4<1>, C4<1>;
v0x55efbeecc400_0 .net "in_a", 0 0, L_0x55efbf16a300;  alias, 1 drivers
v0x55efbeece340_0 .net "in_b", 0 0, L_0x55efbf16a300;  alias, 1 drivers
v0x55efbeecddf0_0 .net "out", 0 0, L_0x55efbf16a400;  alias, 1 drivers
S_0x55efbeeb6550 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbeed6bd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeed7ee0_0 .net "in_a", 0 0, L_0x55efbf16a400;  alias, 1 drivers
v0x55efbeed7990_0 .net "in_b", 0 0, L_0x55efbf16a830;  1 drivers
v0x55efbeed98d0_0 .net "nand_tmp", 0 0, L_0x55efbf16a640;  1 drivers
v0x55efbeed9380_0 .net "out", 0 0, L_0x55efbf16a780;  alias, 1 drivers
S_0x55efbeeb7f40 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeeb6550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16a640 .functor NAND 1, L_0x55efbf16a400, L_0x55efbf16a830, C4<1>, C4<1>;
v0x55efbeed3110_0 .net "in_a", 0 0, L_0x55efbf16a400;  alias, 1 drivers
v0x55efbeed2bc0_0 .net "in_b", 0 0, L_0x55efbf16a830;  alias, 1 drivers
v0x55efbeed4b00_0 .net "out", 0 0, L_0x55efbf16a640;  alias, 1 drivers
S_0x55efbeeb9930 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeeb6550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16a780 .functor NAND 1, L_0x55efbf16a640, L_0x55efbf16a640, C4<1>, C4<1>;
v0x55efbeed45b0_0 .net "in_a", 0 0, L_0x55efbf16a640;  alias, 1 drivers
v0x55efbeed64f0_0 .net "in_b", 0 0, L_0x55efbf16a640;  alias, 1 drivers
v0x55efbeed5fa0_0 .net "out", 0 0, L_0x55efbf16a780;  alias, 1 drivers
S_0x55efbeebb320 .scope module, "ANDD" "and_3_way" 16 10, 8 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeebf20_0 .net "and_a_out", 0 0, L_0x55efbf16ad90;  1 drivers
v0x55efbeeede60_0 .net "in", 2 0, L_0x55efbf16b380;  1 drivers
v0x55efbeeed910_0 .net "out", 0 0, L_0x55efbf16b110;  1 drivers
L_0x55efbf16ae40 .part L_0x55efbf16b380, 2, 1;
L_0x55efbf16aee0 .part L_0x55efbf16b380, 1, 1;
L_0x55efbf16b1c0 .part L_0x55efbf16b380, 0, 1;
S_0x55efbeebcd10 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbeebb320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeee1530_0 .net "in_a", 0 0, L_0x55efbf16ae40;  1 drivers
v0x55efbeee3470_0 .net "in_b", 0 0, L_0x55efbf16aee0;  1 drivers
v0x55efbeee2f20_0 .net "nand_tmp", 0 0, L_0x55efbf16ac40;  1 drivers
v0x55efbeecbb50_0 .net "out", 0 0, L_0x55efbf16ad90;  alias, 1 drivers
S_0x55efbeebe700 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeebcd10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ac40 .functor NAND 1, L_0x55efbf16ae40, L_0x55efbf16aee0, C4<1>, C4<1>;
v0x55efbeedc760_0 .net "in_a", 0 0, L_0x55efbf16ae40;  alias, 1 drivers
v0x55efbeede6a0_0 .net "in_b", 0 0, L_0x55efbf16aee0;  alias, 1 drivers
v0x55efbeede150_0 .net "out", 0 0, L_0x55efbf16ac40;  alias, 1 drivers
S_0x55efbeeb3170 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeebcd10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ad90 .functor NAND 1, L_0x55efbf16ac40, L_0x55efbf16ac40, C4<1>, C4<1>;
v0x55efbeee0090_0 .net "in_a", 0 0, L_0x55efbf16ac40;  alias, 1 drivers
v0x55efbeedfb40_0 .net "in_b", 0 0, L_0x55efbf16ac40;  alias, 1 drivers
v0x55efbeee1a80_0 .net "out", 0 0, L_0x55efbf16ad90;  alias, 1 drivers
S_0x55efbeea7be0 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbeebb320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeee8b40_0 .net "in_a", 0 0, L_0x55efbf16ad90;  alias, 1 drivers
v0x55efbeeeaa80_0 .net "in_b", 0 0, L_0x55efbf16b1c0;  1 drivers
v0x55efbeeea530_0 .net "nand_tmp", 0 0, L_0x55efbf16afd0;  1 drivers
v0x55efbeeec470_0 .net "out", 0 0, L_0x55efbf16b110;  alias, 1 drivers
S_0x55efbeea95d0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeea7be0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16afd0 .functor NAND 1, L_0x55efbf16ad90, L_0x55efbf16b1c0, C4<1>, C4<1>;
v0x55efbeee47d0_0 .net "in_a", 0 0, L_0x55efbf16ad90;  alias, 1 drivers
v0x55efbeee5cb0_0 .net "in_b", 0 0, L_0x55efbf16b1c0;  alias, 1 drivers
v0x55efbeee5760_0 .net "out", 0 0, L_0x55efbf16afd0;  alias, 1 drivers
S_0x55efbeeaafc0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeea7be0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16b110 .functor NAND 1, L_0x55efbf16afd0, L_0x55efbf16afd0, C4<1>, C4<1>;
v0x55efbeee76a0_0 .net "in_a", 0 0, L_0x55efbf16afd0;  alias, 1 drivers
v0x55efbeee7150_0 .net "in_b", 0 0, L_0x55efbf16afd0;  alias, 1 drivers
v0x55efbeee9090_0 .net "out", 0 0, L_0x55efbf16b110;  alias, 1 drivers
S_0x55efbeeac9b0 .scope module, "ANDE" "and_3_way" 16 11, 8 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeff6a0_0 .net "and_a_out", 0 0, L_0x55efbf16b5b0;  1 drivers
v0x55efbeeff150_0 .net "in", 2 0, L_0x55efbf16bc50;  1 drivers
v0x55efbef01090_0 .net "out", 0 0, L_0x55efbf16b930;  1 drivers
L_0x55efbf16b660 .part L_0x55efbf16bc50, 2, 1;
L_0x55efbf16b700 .part L_0x55efbf16bc50, 1, 1;
L_0x55efbf16b9e0 .part L_0x55efbf16bc50, 0, 1;
S_0x55efbeeae3a0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbeeac9b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeef4620_0 .net "in_a", 0 0, L_0x55efbf16b660;  1 drivers
v0x55efbeef40d0_0 .net "in_b", 0 0, L_0x55efbf16b700;  1 drivers
v0x55efbeef6010_0 .net "nand_tmp", 0 0, L_0x55efbf16aa10;  1 drivers
v0x55efbeef5ac0_0 .net "out", 0 0, L_0x55efbf16b5b0;  alias, 1 drivers
S_0x55efbeeafd90 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeeae3a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16aa10 .functor NAND 1, L_0x55efbf16b660, L_0x55efbf16b700, C4<1>, C4<1>;
v0x55efbeeef850_0 .net "in_a", 0 0, L_0x55efbf16b660;  alias, 1 drivers
v0x55efbeeef300_0 .net "in_b", 0 0, L_0x55efbf16b700;  alias, 1 drivers
v0x55efbeef1240_0 .net "out", 0 0, L_0x55efbf16aa10;  alias, 1 drivers
S_0x55efbeeb1780 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeeae3a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16b5b0 .functor NAND 1, L_0x55efbf16aa10, L_0x55efbf16aa10, C4<1>, C4<1>;
v0x55efbeef0cf0_0 .net "in_a", 0 0, L_0x55efbf16aa10;  alias, 1 drivers
v0x55efbeef2c30_0 .net "in_b", 0 0, L_0x55efbf16aa10;  alias, 1 drivers
v0x55efbeef26e0_0 .net "out", 0 0, L_0x55efbf16b5b0;  alias, 1 drivers
S_0x55efbee97370 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbeeac9b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeefc7d0_0 .net "in_a", 0 0, L_0x55efbf16b5b0;  alias, 1 drivers
v0x55efbeefc280_0 .net "in_b", 0 0, L_0x55efbf16b9e0;  1 drivers
v0x55efbeee4ff0_0 .net "nand_tmp", 0 0, L_0x55efbf16b7f0;  1 drivers
v0x55efbeefe080_0 .net "out", 0 0, L_0x55efbf16b930;  alias, 1 drivers
S_0x55efbee16610 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbee97370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16b7f0 .functor NAND 1, L_0x55efbf16b5b0, L_0x55efbf16b9e0, C4<1>, C4<1>;
v0x55efbeef7a00_0 .net "in_a", 0 0, L_0x55efbf16b5b0;  alias, 1 drivers
v0x55efbeef74b0_0 .net "in_b", 0 0, L_0x55efbf16b9e0;  alias, 1 drivers
v0x55efbeef93f0_0 .net "out", 0 0, L_0x55efbf16b7f0;  alias, 1 drivers
S_0x55efbee17a80 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbee97370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16b930 .functor NAND 1, L_0x55efbf16b7f0, L_0x55efbf16b7f0, C4<1>, C4<1>;
v0x55efbeef8ea0_0 .net "in_a", 0 0, L_0x55efbf16b7f0;  alias, 1 drivers
v0x55efbeefade0_0 .net "in_b", 0 0, L_0x55efbf16b7f0;  alias, 1 drivers
v0x55efbeefa890_0 .net "out", 0 0, L_0x55efbf16b930;  alias, 1 drivers
S_0x55efbee18ef0 .scope module, "ANDF" "and_3_way" 16 12, 8 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef10ea0_0 .net "and_a_out", 0 0, L_0x55efbf16bf70;  1 drivers
v0x55efbef12de0_0 .net "in", 2 0, L_0x55efbf16c6f0;  1 drivers
v0x55efbef12890_0 .net "out", 0 0, L_0x55efbf16c2f0;  1 drivers
L_0x55efbf16c020 .part L_0x55efbf16c6f0, 2, 1;
L_0x55efbf16c0c0 .part L_0x55efbf16c6f0, 1, 1;
L_0x55efbf16c3a0 .part L_0x55efbf16c6f0, 0, 1;
S_0x55efbee1a360 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbee18ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef05910_0 .net "in_a", 0 0, L_0x55efbf16c020;  1 drivers
v0x55efbef07850_0 .net "in_b", 0 0, L_0x55efbf16c0c0;  1 drivers
v0x55efbef07300_0 .net "nand_tmp", 0 0, L_0x55efbf16bf00;  1 drivers
v0x55efbef09240_0 .net "out", 0 0, L_0x55efbf16bf70;  alias, 1 drivers
S_0x55efbee1b7d0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbee1a360;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16bf00 .functor NAND 1, L_0x55efbf16c020, L_0x55efbf16c0c0, C4<1>, C4<1>;
v0x55efbef00b40_0 .net "in_a", 0 0, L_0x55efbf16c020;  alias, 1 drivers
v0x55efbef02a80_0 .net "in_b", 0 0, L_0x55efbf16c0c0;  alias, 1 drivers
v0x55efbef02530_0 .net "out", 0 0, L_0x55efbf16bf00;  alias, 1 drivers
S_0x55efbee30500 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbee1a360;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16bf70 .functor NAND 1, L_0x55efbf16bf00, L_0x55efbf16bf00, C4<1>, C4<1>;
v0x55efbef04470_0 .net "in_a", 0 0, L_0x55efbf16bf00;  alias, 1 drivers
v0x55efbef03f20_0 .net "in_b", 0 0, L_0x55efbf16bf00;  alias, 1 drivers
v0x55efbef05e60_0 .net "out", 0 0, L_0x55efbf16bf70;  alias, 1 drivers
S_0x55efbee52310 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbee18ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef0dac0_0 .net "in_a", 0 0, L_0x55efbf16bf70;  alias, 1 drivers
v0x55efbef0fa00_0 .net "in_b", 0 0, L_0x55efbf16c3a0;  1 drivers
v0x55efbef0f4b0_0 .net "nand_tmp", 0 0, L_0x55efbf16c1b0;  1 drivers
v0x55efbef113f0_0 .net "out", 0 0, L_0x55efbf16c2f0;  alias, 1 drivers
S_0x55efbee151a0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbee52310;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16c1b0 .functor NAND 1, L_0x55efbf16bf70, L_0x55efbf16c3a0, C4<1>, C4<1>;
v0x55efbef08cf0_0 .net "in_a", 0 0, L_0x55efbf16bf70;  alias, 1 drivers
v0x55efbef0ac30_0 .net "in_b", 0 0, L_0x55efbf16c3a0;  alias, 1 drivers
v0x55efbef0a6e0_0 .net "out", 0 0, L_0x55efbf16c1b0;  alias, 1 drivers
S_0x55efbee0c290 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbee52310;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16c2f0 .functor NAND 1, L_0x55efbf16c1b0, L_0x55efbf16c1b0, C4<1>, C4<1>;
v0x55efbef0c620_0 .net "in_a", 0 0, L_0x55efbf16c1b0;  alias, 1 drivers
v0x55efbef0c0d0_0 .net "in_b", 0 0, L_0x55efbf16c1b0;  alias, 1 drivers
v0x55efbef0e010_0 .net "out", 0 0, L_0x55efbf16c2f0;  alias, 1 drivers
S_0x55efbee0d700 .scope module, "ANDG" "and_3_way" 16 13, 8 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef240b0_0 .net "and_a_out", 0 0, L_0x55efbf16ca40;  1 drivers
v0x55efbef25ff0_0 .net "in", 2 0, L_0x55efbf16cf10;  1 drivers
v0x55efbef25aa0_0 .net "out", 0 0, L_0x55efbf16cd20;  1 drivers
L_0x55efbf16be60 .part L_0x55efbf16cf10, 2, 1;
L_0x55efbf16caf0 .part L_0x55efbf16cf10, 1, 1;
L_0x55efbf16cdd0 .part L_0x55efbf16cf10, 0, 1;
S_0x55efbee0eb70 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbee0d700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef18e50_0 .net "in_a", 0 0, L_0x55efbf16be60;  1 drivers
v0x55efbef1aa60_0 .net "in_b", 0 0, L_0x55efbf16caf0;  1 drivers
v0x55efbef1a510_0 .net "nand_tmp", 0 0, L_0x55efbf16c8d0;  1 drivers
v0x55efbef1c450_0 .net "out", 0 0, L_0x55efbf16ca40;  alias, 1 drivers
S_0x55efbee0ffe0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbee0eb70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16c8d0 .functor NAND 1, L_0x55efbf16be60, L_0x55efbf16caf0, C4<1>, C4<1>;
v0x55efbef147d0_0 .net "in_a", 0 0, L_0x55efbf16be60;  alias, 1 drivers
v0x55efbef14280_0 .net "in_b", 0 0, L_0x55efbf16caf0;  alias, 1 drivers
v0x55efbef161c0_0 .net "out", 0 0, L_0x55efbf16c8d0;  alias, 1 drivers
S_0x55efbee11450 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbee0eb70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ca40 .functor NAND 1, L_0x55efbf16c8d0, L_0x55efbf16c8d0, C4<1>, C4<1>;
v0x55efbef15c70_0 .net "in_a", 0 0, L_0x55efbf16c8d0;  alias, 1 drivers
v0x55efbeefe940_0 .net "in_b", 0 0, L_0x55efbf16c8d0;  alias, 1 drivers
v0x55efbef19300_0 .net "out", 0 0, L_0x55efbf16ca40;  alias, 1 drivers
S_0x55efbee128c0 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbee0d700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef20cd0_0 .net "in_a", 0 0, L_0x55efbf16ca40;  alias, 1 drivers
v0x55efbef22c10_0 .net "in_b", 0 0, L_0x55efbf16cdd0;  1 drivers
v0x55efbef226c0_0 .net "nand_tmp", 0 0, L_0x55efbf16cbe0;  1 drivers
v0x55efbef24600_0 .net "out", 0 0, L_0x55efbf16cd20;  alias, 1 drivers
S_0x55efbee13d30 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbee128c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16cbe0 .functor NAND 1, L_0x55efbf16ca40, L_0x55efbf16cdd0, C4<1>, C4<1>;
v0x55efbef1bf00_0 .net "in_a", 0 0, L_0x55efbf16ca40;  alias, 1 drivers
v0x55efbef1de40_0 .net "in_b", 0 0, L_0x55efbf16cdd0;  alias, 1 drivers
v0x55efbef1d8f0_0 .net "out", 0 0, L_0x55efbf16cbe0;  alias, 1 drivers
S_0x55efbee0ae20 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbee128c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16cd20 .functor NAND 1, L_0x55efbf16cbe0, L_0x55efbf16cbe0, C4<1>, C4<1>;
v0x55efbef1f830_0 .net "in_a", 0 0, L_0x55efbf16cbe0;  alias, 1 drivers
v0x55efbef1f2e0_0 .net "in_b", 0 0, L_0x55efbf16cbe0;  alias, 1 drivers
v0x55efbef21220_0 .net "out", 0 0, L_0x55efbf16cd20;  alias, 1 drivers
S_0x55efbebc7370 .scope module, "ANDH" "and_3_way" 16 14, 8 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef371a0_0 .net "and_a_out", 0 0, L_0x55efbf16d200;  1 drivers
v0x55efbef36c50_0 .net "in", 2 0, L_0x55efbf16d5c0;  1 drivers
v0x55efbef38b90_0 .net "out", 0 0, L_0x55efbf16d4b0;  1 drivers
L_0x55efbf16d270 .part L_0x55efbf16d5c0, 2, 1;
L_0x55efbf16d310 .part L_0x55efbf16d5c0, 1, 1;
L_0x55efbf16d520 .part L_0x55efbf16d5c0, 0, 1;
S_0x55efbebc7a70 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbebc7370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef2c7b0_0 .net "in_a", 0 0, L_0x55efbf16d270;  1 drivers
v0x55efbef2c260_0 .net "in_b", 0 0, L_0x55efbf16d310;  1 drivers
v0x55efbef2e1a0_0 .net "nand_tmp", 0 0, L_0x55efbf16d100;  1 drivers
v0x55efbef2dc50_0 .net "out", 0 0, L_0x55efbf16d200;  alias, 1 drivers
S_0x55efbeedf290 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbebc7a70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16d100 .functor NAND 1, L_0x55efbf16d270, L_0x55efbf16d310, C4<1>, C4<1>;
v0x55efbef279e0_0 .net "in_a", 0 0, L_0x55efbf16d270;  alias, 1 drivers
v0x55efbef27490_0 .net "in_b", 0 0, L_0x55efbf16d310;  alias, 1 drivers
v0x55efbef293d0_0 .net "out", 0 0, L_0x55efbf16d100;  alias, 1 drivers
S_0x55efbef2d3a0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbebc7a70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16d200 .functor NAND 1, L_0x55efbf16d100, L_0x55efbf16d100, C4<1>, C4<1>;
v0x55efbef28e80_0 .net "in_a", 0 0, L_0x55efbf16d100;  alias, 1 drivers
v0x55efbef2adc0_0 .net "in_b", 0 0, L_0x55efbf16d100;  alias, 1 drivers
v0x55efbef2a870_0 .net "out", 0 0, L_0x55efbf16d200;  alias, 1 drivers
S_0x55efbef46710 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbebc7370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef33dc0_0 .net "in_a", 0 0, L_0x55efbf16d200;  alias, 1 drivers
v0x55efbef33870_0 .net "in_b", 0 0, L_0x55efbf16d520;  1 drivers
v0x55efbef357b0_0 .net "nand_tmp", 0 0, L_0x55efbf16d3b0;  1 drivers
v0x55efbef35260_0 .net "out", 0 0, L_0x55efbf16d4b0;  alias, 1 drivers
S_0x55efbef5fac0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbef46710;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16d3b0 .functor NAND 1, L_0x55efbf16d200, L_0x55efbf16d520, C4<1>, C4<1>;
v0x55efbef2fb90_0 .net "in_a", 0 0, L_0x55efbf16d200;  alias, 1 drivers
v0x55efbef2f640_0 .net "in_b", 0 0, L_0x55efbf16d520;  alias, 1 drivers
v0x55efbef31580_0 .net "out", 0 0, L_0x55efbf16d3b0;  alias, 1 drivers
S_0x55efbee099b0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbef46710;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16d4b0 .functor NAND 1, L_0x55efbf16d3b0, L_0x55efbf16d3b0, C4<1>, C4<1>;
v0x55efbef31030_0 .net "in_a", 0 0, L_0x55efbf16d3b0;  alias, 1 drivers
v0x55efbef19da0_0 .net "in_b", 0 0, L_0x55efbf16d3b0;  alias, 1 drivers
v0x55efbef328e0_0 .net "out", 0 0, L_0x55efbf16d4b0;  alias, 1 drivers
S_0x55efbebc6570 .scope module, "NOTA" "not_gate" 16 4, 13 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef3bf70_0 .net "in", 0 0, L_0x55efbf168b70;  1 drivers
v0x55efbef3ba20_0 .net "out", 0 0, L_0x55efbf168a30;  alias, 1 drivers
S_0x55efbebc0100 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebc6570;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf168a30 .functor NAND 1, L_0x55efbf168b70, L_0x55efbf168b70, C4<1>, C4<1>;
v0x55efbef38640_0 .net "in_a", 0 0, L_0x55efbf168b70;  alias, 1 drivers
v0x55efbef3a580_0 .net "in_b", 0 0, L_0x55efbf168b70;  alias, 1 drivers
v0x55efbef3a030_0 .net "out", 0 0, L_0x55efbf168a30;  alias, 1 drivers
S_0x55efbebc14f0 .scope module, "NOTB" "not_gate" 16 5, 13 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef3ee10_0 .net "in", 0 0, L_0x55efbf168d70;  1 drivers
v0x55efbef40d50_0 .net "out", 0 0, L_0x55efbf168c30;  alias, 1 drivers
S_0x55efbebc1f70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebc14f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf168c30 .functor NAND 1, L_0x55efbf168d70, L_0x55efbf168d70, C4<1>, C4<1>;
v0x55efbef3d970_0 .net "in_a", 0 0, L_0x55efbf168d70;  alias, 1 drivers
v0x55efbef3d420_0 .net "in_b", 0 0, L_0x55efbf168d70;  alias, 1 drivers
v0x55efbef3f360_0 .net "out", 0 0, L_0x55efbf168c30;  alias, 1 drivers
S_0x55efbebc4430 .scope module, "NOTC" "not_gate" 16 6, 13 1 0, S_0x55efbeef3310;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef44130_0 .net "in", 0 0, L_0x55efbf168fe0;  1 drivers
v0x55efbef43be0_0 .net "out", 0 0, L_0x55efbf168ea0;  alias, 1 drivers
S_0x55efbebc32b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebc4430;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf168ea0 .functor NAND 1, L_0x55efbf168fe0, L_0x55efbf168fe0, C4<1>, C4<1>;
v0x55efbef40800_0 .net "in_a", 0 0, L_0x55efbf168fe0;  alias, 1 drivers
v0x55efbef42740_0 .net "in_b", 0 0, L_0x55efbf168fe0;  alias, 1 drivers
v0x55efbef421f0_0 .net "out", 0 0, L_0x55efbf168ea0;  alias, 1 drivers
S_0x55efbebc3d30 .scope generate, "genblk1[0]" "genblk1[0]" 15 9, 15 9 0, S_0x55efbeef1920;
 .timescale -9 -11;
P_0x55efbe94cfe0 .param/l "i" 0 15 9, +C4<00>;
S_0x55efbebc5e70 .scope module, "AND_I" "and_gate" 15 10, 5 1 0, S_0x55efbebc3d30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef58710_0 .net "in_a", 0 0, L_0x55efbf167290;  1 drivers
v0x55efbef581c0_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef5a100_0 .net "nand_tmp", 0 0, L_0x55efbf1670e0;  1 drivers
v0x55efbef59bb0_0 .net "out", 0 0, L_0x55efbf167190;  1 drivers
S_0x55efbebbfa00 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbebc5e70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1670e0 .functor NAND 1, L_0x55efbf167290, v0x55efbef7f1c0_0, C4<1>, C4<1>;
v0x55efbef53940_0 .net "in_a", 0 0, L_0x55efbf167290;  alias, 1 drivers
v0x55efbef533f0_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef55330_0 .net "out", 0 0, L_0x55efbf1670e0;  alias, 1 drivers
S_0x55efbebb9b80 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbebc5e70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf167190 .functor NAND 1, L_0x55efbf1670e0, L_0x55efbf1670e0, C4<1>, C4<1>;
v0x55efbef54de0_0 .net "in_a", 0 0, L_0x55efbf1670e0;  alias, 1 drivers
v0x55efbef56d20_0 .net "in_b", 0 0, L_0x55efbf1670e0;  alias, 1 drivers
v0x55efbef567d0_0 .net "out", 0 0, L_0x55efbf167190;  alias, 1 drivers
S_0x55efbebba980 .scope generate, "genblk1[1]" "genblk1[1]" 15 9, 15 9 0, S_0x55efbeef1920;
 .timescale -9 -11;
P_0x55efbef59c80 .param/l "i" 0 15 9, +C4<01>;
S_0x55efbebbb080 .scope module, "AND_I" "and_gate" 15 10, 5 1 0, S_0x55efbebba980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef608c0_0 .net "in_a", 0 0, L_0x55efbf1675e0;  1 drivers
v0x55efbef60370_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef622b0_0 .net "nand_tmp", 0 0, L_0x55efbf1673a0;  1 drivers
v0x55efbef61d60_0 .net "out", 0 0, L_0x55efbf1674e0;  1 drivers
S_0x55efbebbbb00 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbebbb080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1673a0 .functor NAND 1, L_0x55efbf1675e0, v0x55efbef7f1c0_0, C4<1>, C4<1>;
v0x55efbef5baf0_0 .net "in_a", 0 0, L_0x55efbf1675e0;  alias, 1 drivers
v0x55efbef5b5a0_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef5d4e0_0 .net "out", 0 0, L_0x55efbf1673a0;  alias, 1 drivers
S_0x55efbebbdfc0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbebbb080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1674e0 .functor NAND 1, L_0x55efbf1673a0, L_0x55efbf1673a0, C4<1>, C4<1>;
v0x55efbef5cf90_0 .net "in_a", 0 0, L_0x55efbf1673a0;  alias, 1 drivers
v0x55efbef5eed0_0 .net "in_b", 0 0, L_0x55efbf1673a0;  alias, 1 drivers
v0x55efbef5e980_0 .net "out", 0 0, L_0x55efbf1674e0;  alias, 1 drivers
S_0x55efbebbce40 .scope generate, "genblk1[2]" "genblk1[2]" 15 9, 15 9 0, S_0x55efbeef1920;
 .timescale -9 -11;
P_0x55efbef62380 .param/l "i" 0 15 9, +C4<010>;
S_0x55efbebbd8c0 .scope module, "AND_I" "and_gate" 15 10, 5 1 0, S_0x55efbebbce40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef67f20_0 .net "in_a", 0 0, L_0x55efbf1678c0;  1 drivers
v0x55efbef679d0_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef69910_0 .net "nand_tmp", 0 0, L_0x55efbf167680;  1 drivers
v0x55efbef693c0_0 .net "out", 0 0, L_0x55efbf1677c0;  1 drivers
S_0x55efbebb9480 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbebbd8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf167680 .functor NAND 1, L_0x55efbf1678c0, v0x55efbef7f1c0_0, C4<1>, C4<1>;
v0x55efbef63ca0_0 .net "in_a", 0 0, L_0x55efbf1678c0;  alias, 1 drivers
v0x55efbef63750_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef4c4c0_0 .net "out", 0 0, L_0x55efbf167680;  alias, 1 drivers
S_0x55efbebb3600 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbebbd8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1677c0 .functor NAND 1, L_0x55efbf167680, L_0x55efbf167680, C4<1>, C4<1>;
v0x55efbef65030_0 .net "in_a", 0 0, L_0x55efbf167680;  alias, 1 drivers
v0x55efbef66530_0 .net "in_b", 0 0, L_0x55efbf167680;  alias, 1 drivers
v0x55efbef65fe0_0 .net "out", 0 0, L_0x55efbf1677c0;  alias, 1 drivers
S_0x55efbebb4400 .scope generate, "genblk1[3]" "genblk1[3]" 15 9, 15 9 0, S_0x55efbeef1920;
 .timescale -9 -11;
P_0x55efbef69490 .param/l "i" 0 15 9, +C4<011>;
S_0x55efbebb4b00 .scope module, "AND_I" "and_gate" 15 10, 5 1 0, S_0x55efbebb4400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef700d0_0 .net "in_a", 0 0, L_0x55efbf167be0;  1 drivers
v0x55efbef6fb80_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef71ac0_0 .net "nand_tmp", 0 0, L_0x55efbf1679f0;  1 drivers
v0x55efbef71570_0 .net "out", 0 0, L_0x55efbf167b30;  1 drivers
S_0x55efbebb5580 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbebb4b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1679f0 .functor NAND 1, L_0x55efbf167be0, v0x55efbef7f1c0_0, C4<1>, C4<1>;
v0x55efbef6b300_0 .net "in_a", 0 0, L_0x55efbf167be0;  alias, 1 drivers
v0x55efbef6adb0_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef6ccf0_0 .net "out", 0 0, L_0x55efbf1679f0;  alias, 1 drivers
S_0x55efbebb7a40 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbebb4b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf167b30 .functor NAND 1, L_0x55efbf1679f0, L_0x55efbf1679f0, C4<1>, C4<1>;
v0x55efbef6c7a0_0 .net "in_a", 0 0, L_0x55efbf1679f0;  alias, 1 drivers
v0x55efbef6e6e0_0 .net "in_b", 0 0, L_0x55efbf1679f0;  alias, 1 drivers
v0x55efbef6e190_0 .net "out", 0 0, L_0x55efbf167b30;  alias, 1 drivers
S_0x55efbebb68c0 .scope generate, "genblk1[4]" "genblk1[4]" 15 9, 15 9 0, S_0x55efbeef1920;
 .timescale -9 -11;
P_0x55efbef71b90 .param/l "i" 0 15 9, +C4<0100>;
S_0x55efbebb7340 .scope module, "AND_I" "and_gate" 15 10, 5 1 0, S_0x55efbebb68c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef77d30_0 .net "in_a", 0 0, L_0x55efbf167ea0;  1 drivers
v0x55efbef79c70_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef79720_0 .net "nand_tmp", 0 0, L_0x55efbf167c80;  1 drivers
v0x55efbef7b660_0 .net "out", 0 0, L_0x55efbf167da0;  1 drivers
S_0x55efbebb2f00 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbebb7340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf167c80 .functor NAND 1, L_0x55efbf167ea0, v0x55efbef7f1c0_0, C4<1>, C4<1>;
v0x55efbef734b0_0 .net "in_a", 0 0, L_0x55efbf167ea0;  alias, 1 drivers
v0x55efbef72f60_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef74950_0 .net "out", 0 0, L_0x55efbf167c80;  alias, 1 drivers
S_0x55efbebad080 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbebb7340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf167da0 .functor NAND 1, L_0x55efbf167c80, L_0x55efbf167c80, C4<1>, C4<1>;
v0x55efbef76890_0 .net "in_a", 0 0, L_0x55efbf167c80;  alias, 1 drivers
v0x55efbef76340_0 .net "in_b", 0 0, L_0x55efbf167c80;  alias, 1 drivers
v0x55efbef78280_0 .net "out", 0 0, L_0x55efbf167da0;  alias, 1 drivers
S_0x55efbebade80 .scope generate, "genblk1[5]" "genblk1[5]" 15 9, 15 9 0, S_0x55efbeef1920;
 .timescale -9 -11;
P_0x55efbef797f0 .param/l "i" 0 15 9, +C4<0101>;
S_0x55efbebae580 .scope module, "AND_I" "and_gate" 15 10, 5 1 0, S_0x55efbebade80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef7f9d0_0 .net "in_a", 0 0, L_0x55efbf168180;  1 drivers
v0x55efbef81910_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef813c0_0 .net "nand_tmp", 0 0, L_0x55efbf167f40;  1 drivers
v0x55efbef83300_0 .net "out", 0 0, L_0x55efbf168080;  1 drivers
S_0x55efbebaf000 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbebae580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf167f40 .functor NAND 1, L_0x55efbf168180, v0x55efbef7f1c0_0, C4<1>, C4<1>;
v0x55efbef7b110_0 .net "in_a", 0 0, L_0x55efbf168180;  alias, 1 drivers
v0x55efbef7d050_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef7cb00_0 .net "out", 0 0, L_0x55efbf167f40;  alias, 1 drivers
S_0x55efbebb14c0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbebae580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf168080 .functor NAND 1, L_0x55efbf167f40, L_0x55efbf167f40, C4<1>, C4<1>;
v0x55efbef65870_0 .net "in_a", 0 0, L_0x55efbf167f40;  alias, 1 drivers
v0x55efbef7e900_0 .net "in_b", 0 0, L_0x55efbf167f40;  alias, 1 drivers
v0x55efbef7ff20_0 .net "out", 0 0, L_0x55efbf168080;  alias, 1 drivers
S_0x55efbebb0340 .scope generate, "genblk1[6]" "genblk1[6]" 15 9, 15 9 0, S_0x55efbeef1920;
 .timescale -9 -11;
P_0x55efbef81490 .param/l "i" 0 15 9, +C4<0110>;
S_0x55efbebb0dc0 .scope module, "AND_I" "and_gate" 15 10, 5 1 0, S_0x55efbebb0340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef87b80_0 .net "in_a", 0 0, L_0x55efbf1684a0;  1 drivers
v0x55efbef89ac0_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef89570_0 .net "nand_tmp", 0 0, L_0x55efbf168260;  1 drivers
v0x55efbef8b4b0_0 .net "out", 0 0, L_0x55efbf1683a0;  1 drivers
S_0x55efbebac980 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbebb0dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf168260 .functor NAND 1, L_0x55efbf1684a0, v0x55efbef7f1c0_0, C4<1>, C4<1>;
v0x55efbef82db0_0 .net "in_a", 0 0, L_0x55efbf1684a0;  alias, 1 drivers
v0x55efbef84cf0_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef847a0_0 .net "out", 0 0, L_0x55efbf168260;  alias, 1 drivers
S_0x55efbeba6b00 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbebb0dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1683a0 .functor NAND 1, L_0x55efbf168260, L_0x55efbf168260, C4<1>, C4<1>;
v0x55efbef866e0_0 .net "in_a", 0 0, L_0x55efbf168260;  alias, 1 drivers
v0x55efbef86190_0 .net "in_b", 0 0, L_0x55efbf168260;  alias, 1 drivers
v0x55efbef880d0_0 .net "out", 0 0, L_0x55efbf1683a0;  alias, 1 drivers
S_0x55efbeba7900 .scope generate, "genblk1[7]" "genblk1[7]" 15 9, 15 9 0, S_0x55efbeef1920;
 .timescale -9 -11;
P_0x55efbef699e0 .param/l "i" 0 15 9, +C4<0111>;
S_0x55efbeba8000 .scope module, "AND_I" "and_gate" 15 10, 5 1 0, S_0x55efbeba7900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef8fd30_0 .net "in_a", 0 0, L_0x55efbf168800;  1 drivers
v0x55efbef91c70_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef91720_0 .net "nand_tmp", 0 0, L_0x55efbf168650;  1 drivers
v0x55efbef93660_0 .net "out", 0 0, L_0x55efbf168700;  1 drivers
S_0x55efbeba8a80 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeba8000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf168650 .functor NAND 1, L_0x55efbf168800, v0x55efbef7f1c0_0, C4<1>, C4<1>;
v0x55efbef8af60_0 .net "in_a", 0 0, L_0x55efbf168800;  alias, 1 drivers
v0x55efbef8cea0_0 .net "in_b", 0 0, v0x55efbef7f1c0_0;  alias, 1 drivers
v0x55efbef8c950_0 .net "out", 0 0, L_0x55efbf168650;  alias, 1 drivers
S_0x55efbebaaf40 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeba8000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf168700 .functor NAND 1, L_0x55efbf168650, L_0x55efbf168650, C4<1>, C4<1>;
v0x55efbef8e890_0 .net "in_a", 0 0, L_0x55efbf168650;  alias, 1 drivers
v0x55efbef8e340_0 .net "in_b", 0 0, L_0x55efbf168650;  alias, 1 drivers
v0x55efbef90280_0 .net "out", 0 0, L_0x55efbf168700;  alias, 1 drivers
S_0x55efbefc8ad0 .scope module, "dmux_gate_tb" "dmux_gate_tb" 17 3;
 .timescale -9 -11;
P_0x55efbe9e5130 .param/l "period" 1 17 5, +C4<00000000000000000000000000010100>;
v0x55efbefb32c0_0 .var "in", 0 0;
v0x55efbefb2d70_0 .net "out_a", 0 0, L_0x55efbf16dde0;  1 drivers
v0x55efbefb4cb0_0 .net "out_b", 0 0, L_0x55efbf16dfe0;  1 drivers
v0x55efbefb4760_0 .var "sel", 0 0;
S_0x55efbeba9dc0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 17 10, 17 10 0, S_0x55efbefc8ad0;
 .timescale -9 -11;
v0x55efbef993a0_0 .var/2s "i", 31 0;
S_0x55efbebaa840 .scope module, "UUT" "dmux" 17 6, 18 1 0, S_0x55efbefc8ad0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "out_a";
    .port_info 3 /OUTPUT 1 "out_b";
v0x55efbefae4d0_0 .net "in", 0 0, v0x55efbefb32c0_0;  1 drivers
v0x55efbefb0410_0 .net "not_out", 0 0, L_0x55efbf16e0e0;  1 drivers
v0x55efbefafec0_0 .net "out_a", 0 0, L_0x55efbf16dde0;  alias, 1 drivers
v0x55efbef98b90_0 .net "out_b", 0 0, L_0x55efbf16dfe0;  alias, 1 drivers
v0x55efbefb1ca0_0 .net "sel", 0 0, v0x55efbefb4760_0;  1 drivers
S_0x55efbeba6400 .scope module, "ANDA" "and_gate" 18 6, 5 1 0, S_0x55efbebaa840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefa00b0_0 .net "in_a", 0 0, v0x55efbefb32c0_0;  alias, 1 drivers
v0x55efbef9fb60_0 .net "in_b", 0 0, L_0x55efbf16e0e0;  alias, 1 drivers
v0x55efbefa1aa0_0 .net "nand_tmp", 0 0, L_0x55efbf16dce0;  1 drivers
v0x55efbefa1550_0 .net "out", 0 0, L_0x55efbf16dde0;  alias, 1 drivers
S_0x55efbeb9e1d0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeba6400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16dce0 .functor NAND 1, v0x55efbefb32c0_0, L_0x55efbf16e0e0, C4<1>, C4<1>;
v0x55efbef9b2e0_0 .net "in_a", 0 0, v0x55efbefb32c0_0;  alias, 1 drivers
v0x55efbef9ad90_0 .net "in_b", 0 0, L_0x55efbf16e0e0;  alias, 1 drivers
v0x55efbef9ccd0_0 .net "out", 0 0, L_0x55efbf16dce0;  alias, 1 drivers
S_0x55efbeba1380 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeba6400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16dde0 .functor NAND 1, L_0x55efbf16dce0, L_0x55efbf16dce0, C4<1>, C4<1>;
v0x55efbef9c780_0 .net "in_a", 0 0, L_0x55efbf16dce0;  alias, 1 drivers
v0x55efbef9e6c0_0 .net "in_b", 0 0, L_0x55efbf16dce0;  alias, 1 drivers
v0x55efbef9e170_0 .net "out", 0 0, L_0x55efbf16dde0;  alias, 1 drivers
S_0x55efbeba1a80 .scope module, "ANDB" "and_gate" 18 7, 5 1 0, S_0x55efbebaa840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefa8260_0 .net "in_a", 0 0, v0x55efbefb32c0_0;  alias, 1 drivers
v0x55efbefa7d10_0 .net "in_b", 0 0, v0x55efbefb4760_0;  alias, 1 drivers
v0x55efbefa9c50_0 .net "nand_tmp", 0 0, L_0x55efbf16dee0;  1 drivers
v0x55efbefa9700_0 .net "out", 0 0, L_0x55efbf16dfe0;  alias, 1 drivers
S_0x55efbeba2500 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeba1a80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16dee0 .functor NAND 1, v0x55efbefb32c0_0, v0x55efbefb4760_0, C4<1>, C4<1>;
v0x55efbefa3490_0 .net "in_a", 0 0, v0x55efbefb32c0_0;  alias, 1 drivers
v0x55efbefa2f40_0 .net "in_b", 0 0, v0x55efbefb4760_0;  alias, 1 drivers
v0x55efbefa4e80_0 .net "out", 0 0, L_0x55efbf16dee0;  alias, 1 drivers
S_0x55efbeba49c0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeba1a80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16dfe0 .functor NAND 1, L_0x55efbf16dee0, L_0x55efbf16dee0, C4<1>, C4<1>;
v0x55efbefa4930_0 .net "in_a", 0 0, L_0x55efbf16dee0;  alias, 1 drivers
v0x55efbefa6870_0 .net "in_b", 0 0, L_0x55efbf16dee0;  alias, 1 drivers
v0x55efbefa6320_0 .net "out", 0 0, L_0x55efbf16dfe0;  alias, 1 drivers
S_0x55efbeba3840 .scope module, "NOTA" "not_gate" 18 8, 13 1 0, S_0x55efbebaa840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefacae0_0 .net "in", 0 0, v0x55efbefb4760_0;  alias, 1 drivers
v0x55efbefaea20_0 .net "out", 0 0, L_0x55efbf16e0e0;  alias, 1 drivers
S_0x55efbeba42c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeba3840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16e0e0 .functor NAND 1, v0x55efbefb4760_0, v0x55efbefb4760_0, C4<1>, C4<1>;
v0x55efbefab640_0 .net "in_a", 0 0, v0x55efbefb4760_0;  alias, 1 drivers
v0x55efbefab0f0_0 .net "in_b", 0 0, v0x55efbefb4760_0;  alias, 1 drivers
v0x55efbefad030_0 .net "out", 0 0, L_0x55efbf16e0e0;  alias, 1 drivers
S_0x55efbefca4c0 .scope module, "half_adder_tb" "half_adder_tb" 19 3;
 .timescale -9 -11;
P_0x55efbeabd1d0 .param/l "period" 1 19 6, +C4<00000000000000000000000000010100>;
v0x55efbefd4590_0 .var "a", 0 0;
v0x55efbefd56b0_0 .var "b", 0 0;
v0x55efbefd3d80_0 .var "expected_out", 1 0;
v0x55efbefd4e60_0 .var "in", 1 0;
v0x55efbefd2bf0_0 .net "out", 1 0, L_0x55efbf16e9d0;  1 drivers
S_0x55efbeb9d750 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 19 11, 19 11 0, S_0x55efbefca4c0;
 .timescale -9 -11;
v0x55efbefb66a0_0 .var/2s "i", 31 0;
S_0x55efbeb97c50 .scope module, "UUT" "half_adder" 19 7, 20 1 0, S_0x55efbefca4c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x55efbefd1e80_0 .net "in", 1 0, v0x55efbefd4e60_0;  1 drivers
v0x55efbefd3470_0 .net "out", 1 0, L_0x55efbf16e9d0;  alias, 1 drivers
L_0x55efbf16e550 .part v0x55efbefd4e60_0, 1, 1;
L_0x55efbf16e5f0 .part v0x55efbefd4e60_0, 0, 1;
L_0x55efbf16e800 .part v0x55efbefd4e60_0, 1, 1;
L_0x55efbf16e930 .part v0x55efbefd4e60_0, 0, 1;
L_0x55efbf16e9d0 .concat8 [ 1 1 0 0], L_0x55efbf16e3c0, L_0x55efbf16e790;
S_0x55efbeb99d90 .scope module, "ANDA" "and_gate" 20 4, 5 1 0, S_0x55efbeb97c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefbaf20_0 .net "in_a", 0 0, L_0x55efbf16e800;  1 drivers
v0x55efbefbce60_0 .net "in_b", 0 0, L_0x55efbf16e930;  1 drivers
v0x55efbefbc910_0 .net "nand_tmp", 0 0, L_0x55efbf16e690;  1 drivers
v0x55efbefbe850_0 .net "out", 0 0, L_0x55efbf16e790;  1 drivers
S_0x55efbeb9a490 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeb99d90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16e690 .functor NAND 1, L_0x55efbf16e800, L_0x55efbf16e930, C4<1>, C4<1>;
v0x55efbefb6150_0 .net "in_a", 0 0, L_0x55efbf16e800;  alias, 1 drivers
v0x55efbefb8090_0 .net "in_b", 0 0, L_0x55efbf16e930;  alias, 1 drivers
v0x55efbefb7b40_0 .net "out", 0 0, L_0x55efbf16e690;  alias, 1 drivers
S_0x55efbeb9b290 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeb99d90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16e790 .functor NAND 1, L_0x55efbf16e690, L_0x55efbf16e690, C4<1>, C4<1>;
v0x55efbefb9a80_0 .net "in_a", 0 0, L_0x55efbf16e690;  alias, 1 drivers
v0x55efbefb9530_0 .net "in_b", 0 0, L_0x55efbf16e690;  alias, 1 drivers
v0x55efbefbb470_0 .net "out", 0 0, L_0x55efbf16e790;  alias, 1 drivers
S_0x55efbeb9b990 .scope module, "XORA" "xor_gate" 20 3, 21 1 0, S_0x55efbeb97c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefc7ea0_0 .net "a_out", 0 0, L_0x55efbf16e150;  1 drivers
v0x55efbefc9de0_0 .net "b_out", 0 0, L_0x55efbf16e1c0;  1 drivers
v0x55efbefc9890_0 .net "c_out", 0 0, L_0x55efbf16e2c0;  1 drivers
v0x55efbefb2560_0 .net "in_a", 0 0, L_0x55efbf16e550;  1 drivers
v0x55efbefcd150_0 .net "in_b", 0 0, L_0x55efbf16e5f0;  1 drivers
v0x55efbefccca0_0 .net "out", 0 0, L_0x55efbf16e3c0;  1 drivers
S_0x55efbeb9c410 .scope module, "NANDA" "nand_gate" 21 5, 6 1 0, S_0x55efbeb9b990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16e150 .functor NAND 1, L_0x55efbf16e550, L_0x55efbf16e5f0, C4<1>, C4<1>;
v0x55efbefbe300_0 .net "in_a", 0 0, L_0x55efbf16e550;  alias, 1 drivers
v0x55efbefc0240_0 .net "in_b", 0 0, L_0x55efbf16e5f0;  alias, 1 drivers
v0x55efbefbfcf0_0 .net "out", 0 0, L_0x55efbf16e150;  alias, 1 drivers
S_0x55efbeb9e8d0 .scope module, "NANDB" "nand_gate" 21 6, 6 1 0, S_0x55efbeb9b990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16e1c0 .functor NAND 1, L_0x55efbf16e550, L_0x55efbf16e150, C4<1>, C4<1>;
v0x55efbefc1c30_0 .net "in_a", 0 0, L_0x55efbf16e550;  alias, 1 drivers
v0x55efbefc16e0_0 .net "in_b", 0 0, L_0x55efbf16e150;  alias, 1 drivers
v0x55efbefc3620_0 .net "out", 0 0, L_0x55efbf16e1c0;  alias, 1 drivers
S_0x55efbeb971d0 .scope module, "NANDC" "nand_gate" 21 7, 6 1 0, S_0x55efbeb9b990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16e2c0 .functor NAND 1, L_0x55efbf16e5f0, L_0x55efbf16e150, C4<1>, C4<1>;
v0x55efbefc30d0_0 .net "in_a", 0 0, L_0x55efbf16e5f0;  alias, 1 drivers
v0x55efbefc5010_0 .net "in_b", 0 0, L_0x55efbf16e150;  alias, 1 drivers
v0x55efbefc4ac0_0 .net "out", 0 0, L_0x55efbf16e2c0;  alias, 1 drivers
S_0x55efbeb8f3c0 .scope module, "NANDD" "nand_gate" 21 8, 6 1 0, S_0x55efbeb9b990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16e3c0 .functor NAND 1, L_0x55efbf16e1c0, L_0x55efbf16e2c0, C4<1>, C4<1>;
v0x55efbefc6a00_0 .net "in_a", 0 0, L_0x55efbf16e1c0;  alias, 1 drivers
v0x55efbefc64b0_0 .net "in_b", 0 0, L_0x55efbf16e2c0;  alias, 1 drivers
v0x55efbefc83f0_0 .net "out", 0 0, L_0x55efbf16e3c0;  alias, 1 drivers
S_0x55efbefbef30 .scope module, "mux_16_tb" "mux_16_tb" 22 3;
 .timescale -9 -11;
P_0x55efbea604d0 .param/l "period" 1 22 6, +C4<00000000000000000000000000010100>;
v0x55efbeef6f20_0 .var "expected_out", 15 0;
v0x55efbeef6a70_0 .var "in_a", 15 0;
v0x55efbeef6b30_0 .var "in_b", 15 0;
v0x55efbeef5530_0 .net "out", 15 0, L_0x55efbf179a00;  1 drivers
v0x55efbeef5080_0 .var "rand_in_a", 15 0;
v0x55efbeef3b40_0 .var "rand_in_b", 15 0;
v0x55efbeef3690_0 .var "rand_sel", 0 0;
v0x55efbeef3750_0 .var "sel", 0 0;
S_0x55efbeb93810 .scope begin, "$ivl_for_loop13" "$ivl_for_loop13" 22 11, 22 11 0, S_0x55efbefbef30;
 .timescale -9 -11;
v0x55efbefd93d0_0 .var/2s "i", 31 0;
S_0x55efbeb93f10 .scope module, "UUT" "mux_16" 22 7, 23 1 0, S_0x55efbefbef30;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x55efbeef9e50_0 .net "in_a", 15 0, v0x55efbeef6a70_0;  1 drivers
v0x55efbeef8910_0 .net "in_b", 15 0, v0x55efbeef6b30_0;  1 drivers
v0x55efbeef8460_0 .net "out", 15 0, L_0x55efbf179a00;  alias, 1 drivers
v0x55efbeef8520_0 .net "sel", 0 0, v0x55efbeef3750_0;  1 drivers
L_0x55efbefe8d80 .part v0x55efbeef6a70_0, 0, 1;
L_0x55efbf16f250 .part v0x55efbeef6b30_0, 0, 1;
L_0x55efbf16fad0 .part v0x55efbeef6a70_0, 1, 1;
L_0x55efbf16fb70 .part v0x55efbeef6b30_0, 1, 1;
L_0x55efbf1703f0 .part v0x55efbeef6a70_0, 2, 1;
L_0x55efbf170520 .part v0x55efbeef6b30_0, 2, 1;
L_0x55efbf170e30 .part v0x55efbeef6a70_0, 3, 1;
L_0x55efbf170ed0 .part v0x55efbeef6b30_0, 3, 1;
L_0x55efbf171750 .part v0x55efbeef6a70_0, 4, 1;
L_0x55efbf1717f0 .part v0x55efbeef6b30_0, 4, 1;
L_0x55efbf172270 .part v0x55efbeef6a70_0, 5, 1;
L_0x55efbf172310 .part v0x55efbeef6b30_0, 5, 1;
L_0x55efbf172e00 .part v0x55efbeef6a70_0, 6, 1;
L_0x55efbf172fb0 .part v0x55efbeef6b30_0, 6, 1;
L_0x55efbf173a30 .part v0x55efbeef6a70_0, 7, 1;
L_0x55efbf173ad0 .part v0x55efbeef6b30_0, 7, 1;
L_0x55efbf1745e0 .part v0x55efbeef6a70_0, 8, 1;
L_0x55efbf174680 .part v0x55efbeef6b30_0, 8, 1;
L_0x55efbf175110 .part v0x55efbeef6a70_0, 9, 1;
L_0x55efbf1751b0 .part v0x55efbeef6b30_0, 9, 1;
L_0x55efbf1747b0 .part v0x55efbeef6a70_0, 10, 1;
L_0x55efbeff58d0 .part v0x55efbeef6b30_0, 10, 1;
L_0x55efbf176d00 .part v0x55efbeef6a70_0, 11, 1;
L_0x55efbf176da0 .part v0x55efbeef6b30_0, 11, 1;
L_0x55efbf1776f0 .part v0x55efbeef6a70_0, 12, 1;
L_0x55efbf177790 .part v0x55efbeef6b30_0, 12, 1;
L_0x55efbf1780f0 .part v0x55efbeef6a70_0, 13, 1;
L_0x55efbf178190 .part v0x55efbeef6b30_0, 13, 1;
L_0x55efbf178b00 .part v0x55efbeef6a70_0, 14, 1;
L_0x55efbf178db0 .part v0x55efbeef6b30_0, 14, 1;
L_0x55efbf179720 .part v0x55efbeef6a70_0, 15, 1;
L_0x55efbf1797c0 .part v0x55efbeef6b30_0, 15, 1;
LS_0x55efbf179a00_0_0 .concat8 [ 1 1 1 1], L_0x55efbf16f150, L_0x55efbf16fa60, L_0x55efbf170380, L_0x55efbf170dc0;
LS_0x55efbf179a00_0_4 .concat8 [ 1 1 1 1], L_0x55efbf1716e0, L_0x55efbf1721c0, L_0x55efbf172d50, L_0x55efbf173980;
LS_0x55efbf179a00_0_8 .concat8 [ 1 1 1 1], L_0x55efbf174530, L_0x55efbf175060, L_0x55efbeff5820, L_0x55efbf176c90;
LS_0x55efbf179a00_0_12 .concat8 [ 1 1 1 1], L_0x55efbf177680, L_0x55efbf178080, L_0x55efbf178a90, L_0x55efbf1796b0;
L_0x55efbf179a00 .concat8 [ 4 4 4 4], LS_0x55efbf179a00_0_0, LS_0x55efbf179a00_0_4, LS_0x55efbf179a00_0_8, LS_0x55efbf179a00_0_12;
S_0x55efbeb94d10 .scope generate, "genblk1[0]" "genblk1[0]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef6b3c0 .param/l "i" 0 23 7, +C4<00>;
S_0x55efbeb95410 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbeb94d10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbefe3f80_0 .net "anda_out", 0 0, L_0x55efbf16eb70;  1 drivers
v0x55efbefe2cc0_0 .net "andb_out", 0 0, L_0x55efbf16ece0;  1 drivers
v0x55efbefe3290_0 .net "in_a", 0 0, L_0x55efbefe8d80;  1 drivers
v0x55efbefe0fb0_0 .net "in_b", 0 0, L_0x55efbf16f250;  1 drivers
v0x55efbefdfd90_0 .net "not_out", 0 0, L_0x55efbf16ed50;  1 drivers
v0x55efbefe0360_0 .net "out", 0 0, L_0x55efbf16f150;  1 drivers
v0x55efbefe0400_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbeb95e90 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbeb95410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefe37f0_0 .net "in_a", 0 0, L_0x55efbefe8d80;  alias, 1 drivers
v0x55efbefe5150_0 .net "in_b", 0 0, L_0x55efbf16ed50;  alias, 1 drivers
v0x55efbefe6310_0 .net "nand_tmp", 0 0, L_0x55efbf16ea70;  1 drivers
v0x55efbefe8080_0 .net "out", 0 0, L_0x55efbf16eb70;  alias, 1 drivers
S_0x55efbeb98350 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeb95e90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ea70 .functor NAND 1, L_0x55efbefe8d80, L_0x55efbf16ed50, C4<1>, C4<1>;
v0x55efbefda620_0 .net "in_a", 0 0, L_0x55efbefe8d80;  alias, 1 drivers
v0x55efbefdc820_0 .net "in_b", 0 0, L_0x55efbf16ed50;  alias, 1 drivers
v0x55efbefdd990_0 .net "out", 0 0, L_0x55efbf16ea70;  alias, 1 drivers
S_0x55efbeb8ecc0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeb95e90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16eb70 .functor NAND 1, L_0x55efbf16ea70, L_0x55efbf16ea70, C4<1>, C4<1>;
v0x55efbefdf700_0 .net "in_a", 0 0, L_0x55efbf16ea70;  alias, 1 drivers
v0x55efbefe08c0_0 .net "in_b", 0 0, L_0x55efbf16ea70;  alias, 1 drivers
v0x55efbefe2630_0 .net "out", 0 0, L_0x55efbf16eb70;  alias, 1 drivers
S_0x55efbeb8aee0 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbeb95410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefdefb0_0 .net "in_a", 0 0, L_0x55efbf16f250;  alias, 1 drivers
v0x55efbefe1ee0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefe4990_0 .net "nand_tmp", 0 0, L_0x55efbf16ebe0;  1 drivers
v0x55efbefe7930_0 .net "out", 0 0, L_0x55efbf16ece0;  alias, 1 drivers
S_0x55efbeb8b5e0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeb8aee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ebe0 .functor NAND 1, L_0x55efbf16f250, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefe9240_0 .net "in_a", 0 0, L_0x55efbf16f250;  alias, 1 drivers
v0x55efbefeaba0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefebd60_0 .net "out", 0 0, L_0x55efbf16ebe0;  alias, 1 drivers
S_0x55efbeb8c060 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeb8aee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ece0 .functor NAND 1, L_0x55efbf16ebe0, L_0x55efbf16ebe0, C4<1>, C4<1>;
v0x55efbefed6c0_0 .net "in_a", 0 0, L_0x55efbf16ebe0;  alias, 1 drivers
v0x55efbefee880_0 .net "in_b", 0 0, L_0x55efbf16ebe0;  alias, 1 drivers
v0x55efbefdc100_0 .net "out", 0 0, L_0x55efbf16ece0;  alias, 1 drivers
S_0x55efbeb901c0 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbeb95410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeff1030_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbeff1450_0 .net "out", 0 0, L_0x55efbf16ed50;  alias, 1 drivers
S_0x55efbeb908c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeb901c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ed50 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefea3e0_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefecf00_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefef210_0 .net "out", 0 0, L_0x55efbf16ed50;  alias, 1 drivers
S_0x55efbeb8dec0 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbeb95410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefe57e0_0 .net "in_a", 0 0, L_0x55efbf16eb70;  alias, 1 drivers
v0x55efbefe5880_0 .net "in_b", 0 0, L_0x55efbf16ece0;  alias, 1 drivers
v0x55efbefe5db0_0 .net "not_a", 0 0, L_0x55efbf16edc0;  1 drivers
v0x55efbefe5e50_0 .net "not_b", 0 0, L_0x55efbf16efd0;  1 drivers
v0x55efbefe3ee0_0 .net "out", 0 0, L_0x55efbf16f150;  alias, 1 drivers
S_0x55efbeb8e5c0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeb8dec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16f150 .functor NAND 1, L_0x55efbf16edc0, L_0x55efbf16efd0, C4<1>, C4<1>;
v0x55efbeff1870_0 .net "in_a", 0 0, L_0x55efbf16edc0;  alias, 1 drivers
v0x55efbef74ea0_0 .net "in_b", 0 0, L_0x55efbf16efd0;  alias, 1 drivers
v0x55efbefef5a0_0 .net "out", 0 0, L_0x55efbf16f150;  alias, 1 drivers
S_0x55efbeb8a0e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeb8dec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefeb230_0 .net "in", 0 0, L_0x55efbf16eb70;  alias, 1 drivers
v0x55efbefeb2d0_0 .net "out", 0 0, L_0x55efbf16edc0;  alias, 1 drivers
S_0x55efbeb844b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeb8a0e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16edc0 .functor NAND 1, L_0x55efbf16eb70, L_0x55efbf16eb70, C4<1>, C4<1>;
v0x55efbefedd50_0 .net "in_a", 0 0, L_0x55efbf16eb70;  alias, 1 drivers
v0x55efbefee320_0 .net "in_b", 0 0, L_0x55efbf16eb70;  alias, 1 drivers
v0x55efbefec450_0 .net "out", 0 0, L_0x55efbf16edc0;  alias, 1 drivers
S_0x55efbeb84bb0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeb8dec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefe8ce0_0 .net "in", 0 0, L_0x55efbf16ece0;  alias, 1 drivers
v0x55efbefe6a00_0 .net "out", 0 0, L_0x55efbf16efd0;  alias, 1 drivers
S_0x55efbeb85ef0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeb84bb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16efd0 .functor NAND 1, L_0x55efbf16ece0, L_0x55efbf16ece0, C4<1>, C4<1>;
v0x55efbefeb800_0 .net "in_a", 0 0, L_0x55efbf16ece0;  alias, 1 drivers
v0x55efbefe9930_0 .net "in_b", 0 0, L_0x55efbf16ece0;  alias, 1 drivers
v0x55efbefe8710_0 .net "out", 0 0, L_0x55efbf16efd0;  alias, 1 drivers
S_0x55efbeb865f0 .scope generate, "genblk1[1]" "genblk1[1]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbee58730 .param/l "i" 0 23 7, +C4<01>;
S_0x55efbeb873f0 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbeb865f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbee3f100_0 .net "anda_out", 0 0, L_0x55efbf16f480;  1 drivers
v0x55efbee3f1a0_0 .net "andb_out", 0 0, L_0x55efbf16f5f0;  1 drivers
v0x55efbee3dee0_0 .net "in_a", 0 0, L_0x55efbf16fad0;  1 drivers
v0x55efbee3e4b0_0 .net "in_b", 0 0, L_0x55efbf16fb70;  1 drivers
v0x55efbee3e550_0 .net "not_out", 0 0, L_0x55efbf16f660;  1 drivers
v0x55efbee3be20_0 .net "out", 0 0, L_0x55efbf16fa60;  1 drivers
v0x55efbee3ab70_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbeb87af0 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbeb873f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefd9b90_0 .net "in_a", 0 0, L_0x55efbf16fad0;  alias, 1 drivers
v0x55efbefda0c0_0 .net "in_b", 0 0, L_0x55efbf16f660;  alias, 1 drivers
v0x55efbefd25a0_0 .net "nand_tmp", 0 0, L_0x55efbf16f380;  1 drivers
v0x55efbefd4bf0_0 .net "out", 0 0, L_0x55efbf16f480;  alias, 1 drivers
S_0x55efbeb899e0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeb87af0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16f380 .functor NAND 1, L_0x55efbf16fad0, L_0x55efbf16f660, C4<1>, C4<1>;
v0x55efbefde080_0 .net "in_a", 0 0, L_0x55efbf16fad0;  alias, 1 drivers
v0x55efbefdce60_0 .net "in_b", 0 0, L_0x55efbf16f660;  alias, 1 drivers
v0x55efbefdd430_0 .net "out", 0 0, L_0x55efbf16f380;  alias, 1 drivers
S_0x55efbeb836b0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeb87af0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16f480 .functor NAND 1, L_0x55efbf16f380, L_0x55efbf16f380, C4<1>, C4<1>;
v0x55efbefdad10_0 .net "in_a", 0 0, L_0x55efbf16f380;  alias, 1 drivers
v0x55efbefdadb0_0 .net "in_b", 0 0, L_0x55efbf16f380;  alias, 1 drivers
v0x55efbefd9af0_0 .net "out", 0 0, L_0x55efbf16f480;  alias, 1 drivers
S_0x55efbeb7bea0 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbeb873f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee97530_0 .net "in_a", 0 0, L_0x55efbf16fb70;  alias, 1 drivers
v0x55efbee8fcf0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee8fd90_0 .net "nand_tmp", 0 0, L_0x55efbf16f4f0;  1 drivers
v0x55efbee58590_0 .net "out", 0 0, L_0x55efbf16f5f0;  alias, 1 drivers
S_0x55efbeb7cca0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeb7bea0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16f4f0 .functor NAND 1, L_0x55efbf16fb70, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefd3b00_0 .net "in_a", 0 0, L_0x55efbf16fb70;  alias, 1 drivers
v0x55efbefd3ba0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbeec6cf0_0 .net "out", 0 0, L_0x55efbf16f4f0;  alias, 1 drivers
S_0x55efbeb7d3a0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeb7bea0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16f5f0 .functor NAND 1, L_0x55efbf16f4f0, L_0x55efbf16f4f0, C4<1>, C4<1>;
v0x55efbeec5580_0 .net "in_a", 0 0, L_0x55efbf16f4f0;  alias, 1 drivers
v0x55efbeec8460_0 .net "in_b", 0 0, L_0x55efbf16f4f0;  alias, 1 drivers
v0x55efbeec3de0_0 .net "out", 0 0, L_0x55efbf16f5f0;  alias, 1 drivers
S_0x55efbeb7e6e0 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbeb873f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee4f3a0_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee4f440_0 .net "out", 0 0, L_0x55efbf16f660;  alias, 1 drivers
S_0x55efbeb7ede0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeb7e6e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16f660 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbee57000_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee570a0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee4edd0_0 .net "out", 0 0, L_0x55efbf16f660;  alias, 1 drivers
S_0x55efbeb81c70 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbeb873f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee42030_0 .net "in_a", 0 0, L_0x55efbf16f480;  alias, 1 drivers
v0x55efbee420d0_0 .net "in_b", 0 0, L_0x55efbf16f5f0;  alias, 1 drivers
v0x55efbee40e10_0 .net "not_a", 0 0, L_0x55efbf16f6d0;  1 drivers
v0x55efbee40eb0_0 .net "not_b", 0 0, L_0x55efbf16f8e0;  1 drivers
v0x55efbee413e0_0 .net "out", 0 0, L_0x55efbf16fa60;  alias, 1 drivers
S_0x55efbeb82fb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeb81c70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16fa60 .functor NAND 1, L_0x55efbf16f6d0, L_0x55efbf16f8e0, C4<1>, C4<1>;
v0x55efbee4d4d0_0 .net "in_a", 0 0, L_0x55efbf16f6d0;  alias, 1 drivers
v0x55efbee4d570_0 .net "in_b", 0 0, L_0x55efbf16f8e0;  alias, 1 drivers
v0x55efbee4c2b0_0 .net "out", 0 0, L_0x55efbf16fa60;  alias, 1 drivers
S_0x55efbeb7b7a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeb81c70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee49d60_0 .net "in", 0 0, L_0x55efbf16f480;  alias, 1 drivers
v0x55efbee47a80_0 .net "out", 0 0, L_0x55efbf16f6d0;  alias, 1 drivers
S_0x55efbeb76020 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeb7b7a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16f6d0 .functor NAND 1, L_0x55efbf16f480, L_0x55efbf16f480, C4<1>, C4<1>;
v0x55efbee4c880_0 .net "in_a", 0 0, L_0x55efbf16f480;  alias, 1 drivers
v0x55efbee4a9b0_0 .net "in_b", 0 0, L_0x55efbf16f480;  alias, 1 drivers
v0x55efbee49790_0 .net "out", 0 0, L_0x55efbf16f6d0;  alias, 1 drivers
S_0x55efbeb76e20 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeb81c70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee43d40_0 .net "in", 0 0, L_0x55efbf16f5f0;  alias, 1 drivers
v0x55efbee443a0_0 .net "out", 0 0, L_0x55efbf16f8e0;  alias, 1 drivers
S_0x55efbeb77520 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeb76e20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16f8e0 .functor NAND 1, L_0x55efbf16f5f0, L_0x55efbf16f5f0, C4<1>, C4<1>;
v0x55efbee46860_0 .net "in_a", 0 0, L_0x55efbf16f5f0;  alias, 1 drivers
v0x55efbee46e30_0 .net "in_b", 0 0, L_0x55efbf16f5f0;  alias, 1 drivers
v0x55efbee44f60_0 .net "out", 0 0, L_0x55efbf16f8e0;  alias, 1 drivers
S_0x55efbeb78860 .scope generate, "genblk1[2]" "genblk1[2]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbefdd7f0 .param/l "i" 0 23 7, +C4<010>;
S_0x55efbeb78f60 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbeb78860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbef8f480_0 .net "anda_out", 0 0, L_0x55efbf16fda0;  1 drivers
v0x55efbef8f520_0 .net "andb_out", 0 0, L_0x55efbf16ff10;  1 drivers
v0x55efbef8da90_0 .net "in_a", 0 0, L_0x55efbf1703f0;  1 drivers
v0x55efbef8c0a0_0 .net "in_b", 0 0, L_0x55efbf170520;  1 drivers
v0x55efbef88cc0_0 .net "not_out", 0 0, L_0x55efbf16ff80;  1 drivers
v0x55efbef872d0_0 .net "out", 0 0, L_0x55efbf170380;  1 drivers
v0x55efbef87370_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbeb79d60 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbeb78f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee1ed70_0 .net "in_a", 0 0, L_0x55efbf1703f0;  alias, 1 drivers
v0x55efbefd5b70_0 .net "in_b", 0 0, L_0x55efbf16ff80;  alias, 1 drivers
v0x55efbefd5c10_0 .net "nand_tmp", 0 0, L_0x55efbf16fca0;  1 drivers
v0x55efbefca9d0_0 .net "out", 0 0, L_0x55efbf16fda0;  alias, 1 drivers
S_0x55efbeb7a460 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeb79d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16fca0 .functor NAND 1, L_0x55efbf1703f0, L_0x55efbf16ff80, C4<1>, C4<1>;
v0x55efbee3b140_0 .net "in_a", 0 0, L_0x55efbf1703f0;  alias, 1 drivers
v0x55efbee2b070_0 .net "in_b", 0 0, L_0x55efbf16ff80;  alias, 1 drivers
v0x55efbee2d6c0_0 .net "out", 0 0, L_0x55efbf16fca0;  alias, 1 drivers
S_0x55efbeb75920 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeb79d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16fda0 .functor NAND 1, L_0x55efbf16fca0, L_0x55efbf16fca0, C4<1>, C4<1>;
v0x55efbee2c5d0_0 .net "in_a", 0 0, L_0x55efbf16fca0;  alias, 1 drivers
v0x55efbee1f7e0_0 .net "in_b", 0 0, L_0x55efbf16fca0;  alias, 1 drivers
v0x55efbee1e840_0 .net "out", 0 0, L_0x55efbf16fda0;  alias, 1 drivers
S_0x55efbeb729e0 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbeb78f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefc0e30_0 .net "in_a", 0 0, L_0x55efbf170520;  alias, 1 drivers
v0x55efbefc0ed0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefbf440_0 .net "nand_tmp", 0 0, L_0x55efbf16fe10;  1 drivers
v0x55efbefbf4e0_0 .net "out", 0 0, L_0x55efbf16ff10;  alias, 1 drivers
S_0x55efbeb730e0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeb729e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16fe10 .functor NAND 1, L_0x55efbf170520, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefb3eb0_0 .net "in_a", 0 0, L_0x55efbf170520;  alias, 1 drivers
v0x55efbefc8fe0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefc75f0_0 .net "out", 0 0, L_0x55efbf16fe10;  alias, 1 drivers
S_0x55efbeb73ee0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeb729e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ff10 .functor NAND 1, L_0x55efbf16fe10, L_0x55efbf16fe10, C4<1>, C4<1>;
v0x55efbefc5c00_0 .net "in_a", 0 0, L_0x55efbf16fe10;  alias, 1 drivers
v0x55efbefc5ca0_0 .net "in_b", 0 0, L_0x55efbf16fe10;  alias, 1 drivers
v0x55efbefc4210_0 .net "out", 0 0, L_0x55efbf16ff10;  alias, 1 drivers
S_0x55efbeb745e0 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbeb78f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefb8c80_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefb8d20_0 .net "out", 0 0, L_0x55efbf16ff80;  alias, 1 drivers
S_0x55efbefac230 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeb745e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16ff80 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefbda50_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefbc060_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefba670_0 .net "out", 0 0, L_0x55efbf16ff80;  alias, 1 drivers
S_0x55efbef92860 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbeb78f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef80b10_0 .net "in_a", 0 0, L_0x55efbf16fda0;  alias, 1 drivers
v0x55efbef80bb0_0 .net "in_b", 0 0, L_0x55efbf16ff10;  alias, 1 drivers
v0x55efbef95c40_0 .net "not_a", 0 0, L_0x55efbf16fff0;  1 drivers
v0x55efbef95ce0_0 .net "not_b", 0 0, L_0x55efbf170200;  1 drivers
v0x55efbef94250_0 .net "out", 0 0, L_0x55efbf170380;  alias, 1 drivers
S_0x55efbefecab0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbef92860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf170380 .functor NAND 1, L_0x55efbf16fff0, L_0x55efbf170200, C4<1>, C4<1>;
v0x55efbefb7290_0 .net "in_a", 0 0, L_0x55efbf16fff0;  alias, 1 drivers
v0x55efbefb58a0_0 .net "in_b", 0 0, L_0x55efbf170200;  alias, 1 drivers
v0x55efbef9a4e0_0 .net "out", 0 0, L_0x55efbf170380;  alias, 1 drivers
S_0x55efbefe7520 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbef92860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefa7460_0 .net "in", 0 0, L_0x55efbf16fda0;  alias, 1 drivers
v0x55efbefa5a70_0 .net "out", 0 0, L_0x55efbf16fff0;  alias, 1 drivers
S_0x55efbefe1ad0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbefe7520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf16fff0 .functor NAND 1, L_0x55efbf16fda0, L_0x55efbf16fda0, C4<1>, C4<1>;
v0x55efbefaf610_0 .net "in_a", 0 0, L_0x55efbf16fda0;  alias, 1 drivers
v0x55efbefadc20_0 .net "in_b", 0 0, L_0x55efbf16fda0;  alias, 1 drivers
v0x55efbefa8e50_0 .net "out", 0 0, L_0x55efbf16fff0;  alias, 1 drivers
S_0x55efbefdbcf0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbef92860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef9d8c0_0 .net "in", 0 0, L_0x55efbf16ff10;  alias, 1 drivers
v0x55efbef9bed0_0 .net "out", 0 0, L_0x55efbf170200;  alias, 1 drivers
S_0x55efbefee140 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbefdbcf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf170200 .functor NAND 1, L_0x55efbf16ff10, L_0x55efbf16ff10, C4<1>, C4<1>;
v0x55efbefa2690_0 .net "in_a", 0 0, L_0x55efbf16ff10;  alias, 1 drivers
v0x55efbefa0ca0_0 .net "in_b", 0 0, L_0x55efbf16ff10;  alias, 1 drivers
v0x55efbef9f2b0_0 .net "out", 0 0, L_0x55efbf170200;  alias, 1 drivers
S_0x55efbefeb620 .scope generate, "genblk1[3]" "genblk1[3]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef8c190 .param/l "i" 0 23 7, +C4<011>;
S_0x55efbefe8b00 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbefeb620;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbef3cb70_0 .net "anda_out", 0 0, L_0x55efbf1707e0;  1 drivers
v0x55efbef3cc10_0 .net "andb_out", 0 0, L_0x55efbf170950;  1 drivers
v0x55efbef3b170_0 .net "in_a", 0 0, L_0x55efbf170e30;  1 drivers
v0x55efbef39780_0 .net "in_b", 0 0, L_0x55efbf170ed0;  1 drivers
v0x55efbef37d90_0 .net "not_out", 0 0, L_0x55efbf1709c0;  1 drivers
v0x55efbef363a0_0 .net "out", 0 0, L_0x55efbf170dc0;  1 drivers
v0x55efbef36440_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbefe5bd0 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbefe8b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef7a860_0 .net "in_a", 0 0, L_0x55efbf170e30;  alias, 1 drivers
v0x55efbef7a900_0 .net "in_b", 0 0, L_0x55efbf1709c0;  alias, 1 drivers
v0x55efbef77480_0 .net "nand_tmp", 0 0, L_0x55efbf1706e0;  1 drivers
v0x55efbef77520_0 .net "out", 0 0, L_0x55efbf1707e0;  alias, 1 drivers
S_0x55efbefe30b0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbefe5bd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1706e0 .functor NAND 1, L_0x55efbf170e30, L_0x55efbf1709c0, C4<1>, C4<1>;
v0x55efbef858e0_0 .net "in_a", 0 0, L_0x55efbf170e30;  alias, 1 drivers
v0x55efbef83ef0_0 .net "in_b", 0 0, L_0x55efbf1709c0;  alias, 1 drivers
v0x55efbef82500_0 .net "out", 0 0, L_0x55efbf1706e0;  alias, 1 drivers
S_0x55efbefe0180 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbefe5bd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1707e0 .functor NAND 1, L_0x55efbf1706e0, L_0x55efbf1706e0, C4<1>, C4<1>;
v0x55efbef7dc40_0 .net "in_a", 0 0, L_0x55efbf1706e0;  alias, 1 drivers
v0x55efbef67120_0 .net "in_b", 0 0, L_0x55efbf1706e0;  alias, 1 drivers
v0x55efbef7c250_0 .net "out", 0 0, L_0x55efbf1707e0;  alias, 1 drivers
S_0x55efbefdd250 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbefe8b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef6a500_0 .net "in_a", 0 0, L_0x55efbf170ed0;  alias, 1 drivers
v0x55efbef6a5a0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef68b10_0 .net "nand_tmp", 0 0, L_0x55efbf170850;  1 drivers
v0x55efbef64890_0 .net "out", 0 0, L_0x55efbf170950;  alias, 1 drivers
S_0x55efbefd9ee0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbefdd250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf170850 .functor NAND 1, L_0x55efbf170ed0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef75a90_0 .net "in_a", 0 0, L_0x55efbf170ed0;  alias, 1 drivers
v0x55efbef726b0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef70cc0_0 .net "out", 0 0, L_0x55efbf170850;  alias, 1 drivers
S_0x55efbeec70b0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbefdd250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf170950 .functor NAND 1, L_0x55efbf170850, L_0x55efbf170850, C4<1>, C4<1>;
v0x55efbef6f2d0_0 .net "in_a", 0 0, L_0x55efbf170850;  alias, 1 drivers
v0x55efbef6d8e0_0 .net "in_b", 0 0, L_0x55efbf170850;  alias, 1 drivers
v0x55efbef6bef0_0 .net "out", 0 0, L_0x55efbf170950;  alias, 1 drivers
S_0x55efbee4db30 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbefe8b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef5c6e0_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef5c780_0 .net "out", 0 0, L_0x55efbf1709c0;  alias, 1 drivers
S_0x55efbee485a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee4db30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1709c0 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef4dd70_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef614b0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef5e0d0_0 .net "out", 0 0, L_0x55efbf1709c0;  alias, 1 drivers
S_0x55efbee42b50 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbefe8b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef41940_0 .net "in_a", 0 0, L_0x55efbf1707e0;  alias, 1 drivers
v0x55efbef419e0_0 .net "in_b", 0 0, L_0x55efbf170950;  alias, 1 drivers
v0x55efbef3ff50_0 .net "not_a", 0 0, L_0x55efbf170a30;  1 drivers
v0x55efbef3fff0_0 .net "not_b", 0 0, L_0x55efbf170c40;  1 drivers
v0x55efbef3e560_0 .net "out", 0 0, L_0x55efbf170dc0;  alias, 1 drivers
S_0x55efbee3cd70 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbee42b50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf170dc0 .functor NAND 1, L_0x55efbf170a30, L_0x55efbf170c40, C4<1>, C4<1>;
v0x55efbef5acf0_0 .net "in_a", 0 0, L_0x55efbf170a30;  alias, 1 drivers
v0x55efbef59300_0 .net "in_b", 0 0, L_0x55efbf170c40;  alias, 1 drivers
v0x55efbef57910_0 .net "out", 0 0, L_0x55efbf170dc0;  alias, 1 drivers
S_0x55efbee4f1c0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbee42b50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef51150_0 .net "in", 0 0, L_0x55efbf1707e0;  alias, 1 drivers
v0x55efbef4f760_0 .net "out", 0 0, L_0x55efbf170a30;  alias, 1 drivers
S_0x55efbee4c6a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee4f1c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf170a30 .functor NAND 1, L_0x55efbf1707e0, L_0x55efbf1707e0, C4<1>, C4<1>;
v0x55efbef55f20_0 .net "in_a", 0 0, L_0x55efbf1707e0;  alias, 1 drivers
v0x55efbef54530_0 .net "in_b", 0 0, L_0x55efbf1707e0;  alias, 1 drivers
v0x55efbef52b40_0 .net "out", 0 0, L_0x55efbf170a30;  alias, 1 drivers
S_0x55efbee49b80 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbee42b50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef44d20_0 .net "in", 0 0, L_0x55efbf170950;  alias, 1 drivers
v0x55efbef43330_0 .net "out", 0 0, L_0x55efbf170c40;  alias, 1 drivers
S_0x55efbee46c50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee49b80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf170c40 .functor NAND 1, L_0x55efbf170950, L_0x55efbf170950, C4<1>, C4<1>;
v0x55efbef4b4e0_0 .net "in_a", 0 0, L_0x55efbf170950;  alias, 1 drivers
v0x55efbef349b0_0 .net "in_b", 0 0, L_0x55efbf170950;  alias, 1 drivers
v0x55efbef48100_0 .net "out", 0 0, L_0x55efbf170c40;  alias, 1 drivers
S_0x55efbee44130 .scope generate, "genblk1[4]" "genblk1[4]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef3e640 .param/l "i" 0 23 7, +C4<0100>;
S_0x55efbee41200 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbee44130;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbeeeea50_0 .net "anda_out", 0 0, L_0x55efbf171100;  1 drivers
v0x55efbeeeeaf0_0 .net "andb_out", 0 0, L_0x55efbf171270;  1 drivers
v0x55efbeeed060_0 .net "in_a", 0 0, L_0x55efbf171750;  1 drivers
v0x55efbeeeb670_0 .net "in_b", 0 0, L_0x55efbf1717f0;  1 drivers
v0x55efbeee9c80_0 .net "not_out", 0 0, L_0x55efbf1712e0;  1 drivers
v0x55efbeee8290_0 .net "out", 0 0, L_0x55efbf1716e0;  1 drivers
v0x55efbeee8330_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbee3e2d0 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbee41200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef251f0_0 .net "in_a", 0 0, L_0x55efbf171750;  alias, 1 drivers
v0x55efbef23800_0 .net "in_b", 0 0, L_0x55efbf1712e0;  alias, 1 drivers
v0x55efbef238a0_0 .net "nand_tmp", 0 0, L_0x55efbf171000;  1 drivers
v0x55efbef21e10_0 .net "out", 0 0, L_0x55efbf171100;  alias, 1 drivers
S_0x55efbee3af60 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbee3e2d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171000 .functor NAND 1, L_0x55efbf171750, L_0x55efbf1712e0, C4<1>, C4<1>;
v0x55efbef32170_0 .net "in_a", 0 0, L_0x55efbf171750;  alias, 1 drivers
v0x55efbef1b650_0 .net "in_b", 0 0, L_0x55efbf1712e0;  alias, 1 drivers
v0x55efbef30780_0 .net "out", 0 0, L_0x55efbf171000;  alias, 1 drivers
S_0x55efbee1eb90 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbee3e2d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171100 .functor NAND 1, L_0x55efbf171000, L_0x55efbf171000, C4<1>, C4<1>;
v0x55efbef2ed90_0 .net "in_a", 0 0, L_0x55efbf171000;  alias, 1 drivers
v0x55efbef2b9b0_0 .net "in_b", 0 0, L_0x55efbf171000;  alias, 1 drivers
v0x55efbef26be0_0 .net "out", 0 0, L_0x55efbf171100;  alias, 1 drivers
S_0x55efbee07420 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbee41200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef153c0_0 .net "in_a", 0 0, L_0x55efbf1717f0;  alias, 1 drivers
v0x55efbef15460_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef139d0_0 .net "nand_tmp", 0 0, L_0x55efbf171170;  1 drivers
v0x55efbef13a70_0 .net "out", 0 0, L_0x55efbf171270;  alias, 1 drivers
S_0x55efbee06ca0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbee07420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171170 .functor NAND 1, L_0x55efbf1717f0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef21eb0_0 .net "in_a", 0 0, L_0x55efbf1717f0;  alias, 1 drivers
v0x55efbef20420_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef1ea30_0 .net "out", 0 0, L_0x55efbf171170;  alias, 1 drivers
S_0x55efbee06520 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbee07420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171270 .functor NAND 1, L_0x55efbf171170, L_0x55efbf171170, C4<1>, C4<1>;
v0x55efbef1d040_0 .net "in_a", 0 0, L_0x55efbf171170;  alias, 1 drivers
v0x55efbef16db0_0 .net "in_b", 0 0, L_0x55efbf171170;  alias, 1 drivers
v0x55efbef00290_0 .net "out", 0 0, L_0x55efbf171270;  alias, 1 drivers
S_0x55efbee05da0 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbee41200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef0b820_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef0b8c0_0 .net "out", 0 0, L_0x55efbf1712e0;  alias, 1 drivers
S_0x55efbedeacd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee05da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1712e0 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef11fe0_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef105f0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef0d210_0 .net "out", 0 0, L_0x55efbf1712e0;  alias, 1 drivers
S_0x55efbedea190 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbee41200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeef5210_0 .net "in_a", 0 0, L_0x55efbf171100;  alias, 1 drivers
v0x55efbeef52b0_0 .net "in_b", 0 0, L_0x55efbf171270;  alias, 1 drivers
v0x55efbeef1e30_0 .net "not_a", 0 0, L_0x55efbf171350;  1 drivers
v0x55efbeef1ed0_0 .net "not_b", 0 0, L_0x55efbf171560;  1 drivers
v0x55efbeef0440_0 .net "out", 0 0, L_0x55efbf1716e0;  alias, 1 drivers
S_0x55efbede9650 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbedea190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1716e0 .functor NAND 1, L_0x55efbf171350, L_0x55efbf171560, C4<1>, C4<1>;
v0x55efbef09e30_0 .net "in_a", 0 0, L_0x55efbf171350;  alias, 1 drivers
v0x55efbef08440_0 .net "in_b", 0 0, L_0x55efbf171560;  alias, 1 drivers
v0x55efbef06a50_0 .net "out", 0 0, L_0x55efbf1716e0;  alias, 1 drivers
S_0x55efbee043f0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbedea190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeefd3c0_0 .net "in", 0 0, L_0x55efbf171100;  alias, 1 drivers
v0x55efbeefd460_0 .net "out", 0 0, L_0x55efbf171350;  alias, 1 drivers
S_0x55efbee03c70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee043f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171350 .functor NAND 1, L_0x55efbf171100, L_0x55efbf171100, C4<1>, C4<1>;
v0x55efbef05060_0 .net "in_a", 0 0, L_0x55efbf171100;  alias, 1 drivers
v0x55efbef03670_0 .net "in_b", 0 0, L_0x55efbf171100;  alias, 1 drivers
v0x55efbef01c80_0 .net "out", 0 0, L_0x55efbf171350;  alias, 1 drivers
S_0x55efbee02d70 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbedea190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeef6c00_0 .net "in", 0 0, L_0x55efbf171270;  alias, 1 drivers
v0x55efbeef6ca0_0 .net "out", 0 0, L_0x55efbf171560;  alias, 1 drivers
S_0x55efbee025f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee02d70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171560 .functor NAND 1, L_0x55efbf171270, L_0x55efbf171270, C4<1>, C4<1>;
v0x55efbeee68a0_0 .net "in_a", 0 0, L_0x55efbf171270;  alias, 1 drivers
v0x55efbeefb9d0_0 .net "in_b", 0 0, L_0x55efbf171270;  alias, 1 drivers
v0x55efbeef9fe0_0 .net "out", 0 0, L_0x55efbf171560;  alias, 1 drivers
S_0x55efbee01110 .scope generate, "genblk1[5]" "genblk1[5]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbeeeb760 .param/l "i" 0 23 7, +C4<0101>;
S_0x55efbee00990 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbee01110;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbee872a0_0 .net "anda_out", 0 0, L_0x55efbf171a60;  1 drivers
v0x55efbee87340_0 .net "andb_out", 0 0, L_0x55efbf171c50;  1 drivers
v0x55efbee83ef0_0 .net "in_a", 0 0, L_0x55efbf172270;  1 drivers
v0x55efbee80b40_0 .net "in_b", 0 0, L_0x55efbf172310;  1 drivers
v0x55efbee7d790_0 .net "not_out", 0 0, L_0x55efbf171d00;  1 drivers
v0x55efbee7a3e0_0 .net "out", 0 0, L_0x55efbf1721c0;  1 drivers
v0x55efbee77030_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbedffa90 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbee00990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeed8ad0_0 .net "in_a", 0 0, L_0x55efbf172270;  alias, 1 drivers
v0x55efbeed8b70_0 .net "in_b", 0 0, L_0x55efbf171d00;  alias, 1 drivers
v0x55efbeed70e0_0 .net "nand_tmp", 0 0, L_0x55efbf171920;  1 drivers
v0x55efbeed7180_0 .net "out", 0 0, L_0x55efbf171a60;  alias, 1 drivers
S_0x55efbedff310 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedffa90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171920 .functor NAND 1, L_0x55efbf172270, L_0x55efbf171d00, C4<1>, C4<1>;
v0x55efbeee4060_0 .net "in_a", 0 0, L_0x55efbf172270;  alias, 1 drivers
v0x55efbeecd540_0 .net "in_b", 0 0, L_0x55efbf171d00;  alias, 1 drivers
v0x55efbeee2670_0 .net "out", 0 0, L_0x55efbf171920;  alias, 1 drivers
S_0x55efbedfde30 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedffa90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171a60 .functor NAND 1, L_0x55efbf171920, L_0x55efbf171920, C4<1>, C4<1>;
v0x55efbeee0c80_0 .net "in_a", 0 0, L_0x55efbf171920;  alias, 1 drivers
v0x55efbeee0d20_0 .net "in_b", 0 0, L_0x55efbf171920;  alias, 1 drivers
v0x55efbeedd8a0_0 .net "out", 0 0, L_0x55efbf171a60;  alias, 1 drivers
S_0x55efbedfd6b0 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbee00990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeebec10_0 .net "in_a", 0 0, L_0x55efbf172310;  alias, 1 drivers
v0x55efbeebecb0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbeea80f0_0 .net "nand_tmp", 0 0, L_0x55efbf171b10;  1 drivers
v0x55efbeea8190_0 .net "out", 0 0, L_0x55efbf171c50;  alias, 1 drivers
S_0x55efbedfc7b0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedfd6b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171b10 .functor NAND 1, L_0x55efbf172310, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbeed56f0_0 .net "in_a", 0 0, L_0x55efbf172310;  alias, 1 drivers
v0x55efbeed3d00_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbeed2310_0 .net "out", 0 0, L_0x55efbf171b10;  alias, 1 drivers
S_0x55efbedfc030 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedfd6b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171c50 .functor NAND 1, L_0x55efbf171b10, L_0x55efbf171b10, C4<1>, C4<1>;
v0x55efbeed0920_0 .net "in_a", 0 0, L_0x55efbf171b10;  alias, 1 drivers
v0x55efbeed09c0_0 .net "in_b", 0 0, L_0x55efbf171b10;  alias, 1 drivers
v0x55efbeecef30_0 .net "out", 0 0, L_0x55efbf171c50;  alias, 1 drivers
S_0x55efbedfab50 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbee00990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeebb830_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbeebb8d0_0 .net "out", 0 0, L_0x55efbf171d00;  alias, 1 drivers
S_0x55efbedfa3d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedfab50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171d00 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbeebd220_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbeebd2c0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbe90a600_0 .net "out", 0 0, L_0x55efbf171d00;  alias, 1 drivers
S_0x55efbedf94d0 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbee00990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeea9ae0_0 .net "in_a", 0 0, L_0x55efbf171a60;  alias, 1 drivers
v0x55efbeea9b80_0 .net "in_b", 0 0, L_0x55efbf171c50;  alias, 1 drivers
v0x55efbee8da00_0 .net "not_a", 0 0, L_0x55efbf171db0;  1 drivers
v0x55efbee8daa0_0 .net "not_b", 0 0, L_0x55efbf172000;  1 drivers
v0x55efbee8a650_0 .net "out", 0 0, L_0x55efbf1721c0;  alias, 1 drivers
S_0x55efbedf8d50 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbedf94d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1721c0 .functor NAND 1, L_0x55efbf171db0, L_0x55efbf172000, C4<1>, C4<1>;
v0x55efbeeb9e40_0 .net "in_a", 0 0, L_0x55efbf171db0;  alias, 1 drivers
v0x55efbeeb8450_0 .net "in_b", 0 0, L_0x55efbf172000;  alias, 1 drivers
v0x55efbeeb6a60_0 .net "out", 0 0, L_0x55efbf1721c0;  alias, 1 drivers
S_0x55efbedf7870 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbedf94d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeb02a0_0 .net "in", 0 0, L_0x55efbf171a60;  alias, 1 drivers
v0x55efbeeb0340_0 .net "out", 0 0, L_0x55efbf171db0;  alias, 1 drivers
S_0x55efbedf70f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedf7870;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf171db0 .functor NAND 1, L_0x55efbf171a60, L_0x55efbf171a60, C4<1>, C4<1>;
v0x55efbeeb5070_0 .net "in_a", 0 0, L_0x55efbf171a60;  alias, 1 drivers
v0x55efbeeb3680_0 .net "in_b", 0 0, L_0x55efbf171a60;  alias, 1 drivers
v0x55efbeeb1c90_0 .net "out", 0 0, L_0x55efbf171db0;  alias, 1 drivers
S_0x55efbedf61f0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbedf94d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeab4d0_0 .net "in", 0 0, L_0x55efbf171c50;  alias, 1 drivers
v0x55efbeeab570_0 .net "out", 0 0, L_0x55efbf172000;  alias, 1 drivers
S_0x55efbedf5a70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedf61f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf172000 .functor NAND 1, L_0x55efbf171c50, L_0x55efbf171c50, C4<1>, C4<1>;
v0x55efbeeae8b0_0 .net "in_a", 0 0, L_0x55efbf171c50;  alias, 1 drivers
v0x55efbeeacec0_0 .net "in_b", 0 0, L_0x55efbf171c50;  alias, 1 drivers
v0x55efbeeacf60_0 .net "out", 0 0, L_0x55efbf172000;  alias, 1 drivers
S_0x55efbedf4590 .scope generate, "genblk1[6]" "genblk1[6]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbee83fe0 .param/l "i" 0 23 7, +C4<0110>;
S_0x55efbedf3e10 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbedf4590;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbefed1e0_0 .net "anda_out", 0 0, L_0x55efbf1725f0;  1 drivers
v0x55efbefed280_0 .net "andb_out", 0 0, L_0x55efbf1727e0;  1 drivers
v0x55efbefea6c0_0 .net "in_a", 0 0, L_0x55efbf172e00;  1 drivers
v0x55efbefe7bf0_0 .net "in_b", 0 0, L_0x55efbf172fb0;  1 drivers
v0x55efbefe4c70_0 .net "not_out", 0 0, L_0x55efbf172890;  1 drivers
v0x55efbefe21a0_0 .net "out", 0 0, L_0x55efbf172d50;  1 drivers
v0x55efbefe2240_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbedf2f10 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbedf3e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee63a10_0 .net "in_a", 0 0, L_0x55efbf172e00;  alias, 1 drivers
v0x55efbee63ab0_0 .net "in_b", 0 0, L_0x55efbf172890;  alias, 1 drivers
v0x55efbee60660_0 .net "nand_tmp", 0 0, L_0x55efbf1724b0;  1 drivers
v0x55efbee60700_0 .net "out", 0 0, L_0x55efbf1725f0;  alias, 1 drivers
S_0x55efbedf2790 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedf2f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1724b0 .functor NAND 1, L_0x55efbf172e00, L_0x55efbf172890, C4<1>, C4<1>;
v0x55efbee73c80_0 .net "in_a", 0 0, L_0x55efbf172e00;  alias, 1 drivers
v0x55efbee708d0_0 .net "in_b", 0 0, L_0x55efbf172890;  alias, 1 drivers
v0x55efbee6d520_0 .net "out", 0 0, L_0x55efbf1724b0;  alias, 1 drivers
S_0x55efbedf12b0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedf2f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1725f0 .functor NAND 1, L_0x55efbf1724b0, L_0x55efbf1724b0, C4<1>, C4<1>;
v0x55efbee6a170_0 .net "in_a", 0 0, L_0x55efbf1724b0;  alias, 1 drivers
v0x55efbee6a210_0 .net "in_b", 0 0, L_0x55efbf1724b0;  alias, 1 drivers
v0x55efbee66dc0_0 .net "out", 0 0, L_0x55efbf1725f0;  alias, 1 drivers
S_0x55efbedf0b30 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbedf3e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee17f90_0 .net "in_a", 0 0, L_0x55efbf172fb0;  alias, 1 drivers
v0x55efbee18030_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee16b20_0 .net "nand_tmp", 0 0, L_0x55efbf1726a0;  1 drivers
v0x55efbee16bc0_0 .net "out", 0 0, L_0x55efbf1727e0;  alias, 1 drivers
S_0x55efbedefc30 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedf0b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1726a0 .functor NAND 1, L_0x55efbf172fb0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbee2e640_0 .net "in_a", 0 0, L_0x55efbf172fb0;  alias, 1 drivers
v0x55efbee1bce0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee09ec0_0 .net "out", 0 0, L_0x55efbf1726a0;  alias, 1 drivers
S_0x55efbedef4b0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedf0b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1727e0 .functor NAND 1, L_0x55efbf1726a0, L_0x55efbf1726a0, C4<1>, C4<1>;
v0x55efbee1a870_0 .net "in_a", 0 0, L_0x55efbf1726a0;  alias, 1 drivers
v0x55efbee1a910_0 .net "in_b", 0 0, L_0x55efbf1726a0;  alias, 1 drivers
v0x55efbee19400_0 .net "out", 0 0, L_0x55efbf1727e0;  alias, 1 drivers
S_0x55efbededfd0 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbedf3e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee12dd0_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee12e70_0 .net "out", 0 0, L_0x55efbf172890;  alias, 1 drivers
S_0x55efbeded850 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbededfd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf172890 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbee156b0_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee15750_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbee14240_0 .net "out", 0 0, L_0x55efbf172890;  alias, 1 drivers
S_0x55efbedec950 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbedf3e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefd84f0_0 .net "in_a", 0 0, L_0x55efbf1725f0;  alias, 1 drivers
v0x55efbefd8590_0 .net "in_b", 0 0, L_0x55efbf1727e0;  alias, 1 drivers
v0x55efbefd7cd0_0 .net "not_a", 0 0, L_0x55efbf172940;  1 drivers
v0x55efbefd7d70_0 .net "not_b", 0 0, L_0x55efbf172b90;  1 drivers
v0x55efbefd7540_0 .net "out", 0 0, L_0x55efbf172d50;  alias, 1 drivers
S_0x55efbedec1d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbedec950;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf172d50 .functor NAND 1, L_0x55efbf172940, L_0x55efbf172b90, C4<1>, C4<1>;
v0x55efbee11960_0 .net "in_a", 0 0, L_0x55efbf172940;  alias, 1 drivers
v0x55efbee104f0_0 .net "in_b", 0 0, L_0x55efbf172b90;  alias, 1 drivers
v0x55efbee0f080_0 .net "out", 0 0, L_0x55efbf172d50;  alias, 1 drivers
S_0x55efbede1f70 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbedec950;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeff0b50_0 .net "in", 0 0, L_0x55efbf1725f0;  alias, 1 drivers
v0x55efbeff0bf0_0 .net "out", 0 0, L_0x55efbf172940;  alias, 1 drivers
S_0x55efbede1430 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbede1f70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf172940 .functor NAND 1, L_0x55efbf1725f0, L_0x55efbf1725f0, C4<1>, C4<1>;
v0x55efbee0dc10_0 .net "in_a", 0 0, L_0x55efbf1725f0;  alias, 1 drivers
v0x55efbee0c7a0_0 .net "in_b", 0 0, L_0x55efbf1725f0;  alias, 1 drivers
v0x55efbee0b330_0 .net "out", 0 0, L_0x55efbf172940;  alias, 1 drivers
S_0x55efbede7970 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbedec950;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefdebe0_0 .net "in", 0 0, L_0x55efbf1727e0;  alias, 1 drivers
v0x55efbefdec80_0 .net "out", 0 0, L_0x55efbf172b90;  alias, 1 drivers
S_0x55efbede71f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbede7970;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf172b90 .functor NAND 1, L_0x55efbf1727e0, L_0x55efbf1727e0, C4<1>, C4<1>;
v0x55efbefea010_0 .net "in_a", 0 0, L_0x55efbf1727e0;  alias, 1 drivers
v0x55efbefe45c0_0 .net "in_b", 0 0, L_0x55efbf1727e0;  alias, 1 drivers
v0x55efbefe4680_0 .net "out", 0 0, L_0x55efbf172b90;  alias, 1 drivers
S_0x55efbede62f0 .scope generate, "genblk1[7]" "genblk1[7]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbefd7630 .param/l "i" 0 23 7, +C4<0111>;
S_0x55efbede5b70 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbede62f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbefbd8c0_0 .net "anda_out", 0 0, L_0x55efbf173220;  1 drivers
v0x55efbefbd960_0 .net "andb_out", 0 0, L_0x55efbf173410;  1 drivers
v0x55efbefbc380_0 .net "in_a", 0 0, L_0x55efbf173a30;  1 drivers
v0x55efbefbbed0_0 .net "in_b", 0 0, L_0x55efbf173ad0;  1 drivers
v0x55efbefba990_0 .net "not_out", 0 0, L_0x55efbf1734c0;  1 drivers
v0x55efbefba4e0_0 .net "out", 0 0, L_0x55efbf173980;  1 drivers
v0x55efbefba580_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbede4c70 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbede5b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefd0490_0 .net "in_a", 0 0, L_0x55efbf173a30;  alias, 1 drivers
v0x55efbefd0530_0 .net "in_b", 0 0, L_0x55efbf1734c0;  alias, 1 drivers
v0x55efbefd5160_0 .net "nand_tmp", 0 0, L_0x55efbf172440;  1 drivers
v0x55efbefd5200_0 .net "out", 0 0, L_0x55efbf173220;  alias, 1 drivers
S_0x55efbede44f0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbede4c70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf172440 .functor NAND 1, L_0x55efbf173a30, L_0x55efbf1734c0, C4<1>, C4<1>;
v0x55efbefdf270_0 .net "in_a", 0 0, L_0x55efbf173a30;  alias, 1 drivers
v0x55efbefdf310_0 .net "in_b", 0 0, L_0x55efbf1734c0;  alias, 1 drivers
v0x55efbefdc390_0 .net "out", 0 0, L_0x55efbf172440;  alias, 1 drivers
S_0x55efbede35f0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbede4c70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf173220 .functor NAND 1, L_0x55efbf172440, L_0x55efbf172440, C4<1>, C4<1>;
v0x55efbefd8e80_0 .net "in_a", 0 0, L_0x55efbf172440;  alias, 1 drivers
v0x55efbefd8f20_0 .net "in_b", 0 0, L_0x55efbf172440;  alias, 1 drivers
v0x55efbefd2960_0 .net "out", 0 0, L_0x55efbf173220;  alias, 1 drivers
S_0x55efbede2e70 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbede5b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefca840_0 .net "in_a", 0 0, L_0x55efbf173ad0;  alias, 1 drivers
v0x55efbefca8e0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefc9300_0 .net "nand_tmp", 0 0, L_0x55efbf1732d0;  1 drivers
v0x55efbefc93a0_0 .net "out", 0 0, L_0x55efbf173410;  alias, 1 drivers
S_0x55efbeddf3a0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbede2e70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1732d0 .functor NAND 1, L_0x55efbf173ad0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefd4040_0 .net "in_a", 0 0, L_0x55efbf173ad0;  alias, 1 drivers
v0x55efbefd40e0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefd2f20_0 .net "out", 0 0, L_0x55efbf1732d0;  alias, 1 drivers
S_0x55efbedde860 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbede2e70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf173410 .functor NAND 1, L_0x55efbf1732d0, L_0x55efbf1732d0, C4<1>, C4<1>;
v0x55efbefd1930_0 .net "in_a", 0 0, L_0x55efbf1732d0;  alias, 1 drivers
v0x55efbefd19d0_0 .net "in_b", 0 0, L_0x55efbf1732d0;  alias, 1 drivers
v0x55efbefcc7b0_0 .net "out", 0 0, L_0x55efbf173410;  alias, 1 drivers
S_0x55efbeddfb00 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbede5b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefc7460_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefc7500_0 .net "out", 0 0, L_0x55efbf1734c0;  alias, 1 drivers
S_0x55efbeddc550 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeddfb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1734c0 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefc8e50_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefc8ef0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefc7910_0 .net "out", 0 0, L_0x55efbf1734c0;  alias, 1 drivers
S_0x55efbeddba10 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbede5b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefbf760_0 .net "in_a", 0 0, L_0x55efbf173220;  alias, 1 drivers
v0x55efbefbf800_0 .net "in_b", 0 0, L_0x55efbf173410;  alias, 1 drivers
v0x55efbefbf2b0_0 .net "not_a", 0 0, L_0x55efbf173570;  1 drivers
v0x55efbefbf350_0 .net "not_b", 0 0, L_0x55efbf1737c0;  1 drivers
v0x55efbefbdd70_0 .net "out", 0 0, L_0x55efbf173980;  alias, 1 drivers
S_0x55efbeddccb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeddba10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf173980 .functor NAND 1, L_0x55efbf173570, L_0x55efbf1737c0, C4<1>, C4<1>;
v0x55efbefc5f20_0 .net "in_a", 0 0, L_0x55efbf173570;  alias, 1 drivers
v0x55efbefc5a70_0 .net "in_b", 0 0, L_0x55efbf1737c0;  alias, 1 drivers
v0x55efbefc5b30_0 .net "out", 0 0, L_0x55efbf173980;  alias, 1 drivers
S_0x55efbedd9df0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeddba10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefc2b40_0 .net "in", 0 0, L_0x55efbf173220;  alias, 1 drivers
v0x55efbefc2be0_0 .net "out", 0 0, L_0x55efbf173570;  alias, 1 drivers
S_0x55efbedd92b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedd9df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf173570 .functor NAND 1, L_0x55efbf173220, L_0x55efbf173220, C4<1>, C4<1>;
v0x55efbefc4530_0 .net "in_a", 0 0, L_0x55efbf173220;  alias, 1 drivers
v0x55efbefc4080_0 .net "in_b", 0 0, L_0x55efbf173220;  alias, 1 drivers
v0x55efbefc4140_0 .net "out", 0 0, L_0x55efbf173570;  alias, 1 drivers
S_0x55efbedda550 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeddba10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefc0ca0_0 .net "in", 0 0, L_0x55efbf173410;  alias, 1 drivers
v0x55efbefc0d40_0 .net "out", 0 0, L_0x55efbf1737c0;  alias, 1 drivers
S_0x55efbedd7690 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedda550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1737c0 .functor NAND 1, L_0x55efbf173410, L_0x55efbf173410, C4<1>, C4<1>;
v0x55efbefc2690_0 .net "in_a", 0 0, L_0x55efbf173410;  alias, 1 drivers
v0x55efbefc1150_0 .net "in_b", 0 0, L_0x55efbf173410;  alias, 1 drivers
v0x55efbefc1210_0 .net "out", 0 0, L_0x55efbf1737c0;  alias, 1 drivers
S_0x55efbedd6b50 .scope generate, "genblk1[8]" "genblk1[8]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbefbde60 .param/l "i" 0 23 7, +C4<01000>;
S_0x55efbedd7df0 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbedd6b50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbefa58e0_0 .net "anda_out", 0 0, L_0x55efbf173dd0;  1 drivers
v0x55efbefa5980_0 .net "andb_out", 0 0, L_0x55efbf173fc0;  1 drivers
v0x55efbefa43a0_0 .net "in_a", 0 0, L_0x55efbf1745e0;  1 drivers
v0x55efbefa3ef0_0 .net "in_b", 0 0, L_0x55efbf174680;  1 drivers
v0x55efbefa29b0_0 .net "not_out", 0 0, L_0x55efbf174070;  1 drivers
v0x55efbefa2500_0 .net "out", 0 0, L_0x55efbf174530;  1 drivers
v0x55efbefa25a0_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbedd4f30 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbedd7df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefb5bc0_0 .net "in_a", 0 0, L_0x55efbf1745e0;  alias, 1 drivers
v0x55efbefb5c60_0 .net "in_b", 0 0, L_0x55efbf174070;  alias, 1 drivers
v0x55efbefb5710_0 .net "nand_tmp", 0 0, L_0x55efbf173c90;  1 drivers
v0x55efbefb57b0_0 .net "out", 0 0, L_0x55efbf173dd0;  alias, 1 drivers
S_0x55efbedd43f0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedd4f30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf173c90 .functor NAND 1, L_0x55efbf1745e0, L_0x55efbf174070, C4<1>, C4<1>;
v0x55efbefb8fa0_0 .net "in_a", 0 0, L_0x55efbf1745e0;  alias, 1 drivers
v0x55efbefb9060_0 .net "in_b", 0 0, L_0x55efbf174070;  alias, 1 drivers
v0x55efbefb8af0_0 .net "out", 0 0, L_0x55efbf173c90;  alias, 1 drivers
S_0x55efbedd5690 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedd4f30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf173dd0 .functor NAND 1, L_0x55efbf173c90, L_0x55efbf173c90, C4<1>, C4<1>;
v0x55efbefb75b0_0 .net "in_a", 0 0, L_0x55efbf173c90;  alias, 1 drivers
v0x55efbefb7650_0 .net "in_b", 0 0, L_0x55efbf173c90;  alias, 1 drivers
v0x55efbefb7100_0 .net "out", 0 0, L_0x55efbf173dd0;  alias, 1 drivers
S_0x55efbedd27d0 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbedd7df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefb2060_0 .net "in_a", 0 0, L_0x55efbf174680;  alias, 1 drivers
v0x55efbefb2100_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefb18d0_0 .net "nand_tmp", 0 0, L_0x55efbf173e80;  1 drivers
v0x55efbefb1970_0 .net "out", 0 0, L_0x55efbf173fc0;  alias, 1 drivers
S_0x55efbedd1c90 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedd27d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf173e80 .functor NAND 1, L_0x55efbf174680, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefb41d0_0 .net "in_a", 0 0, L_0x55efbf174680;  alias, 1 drivers
v0x55efbefb4270_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefb3d20_0 .net "out", 0 0, L_0x55efbf173e80;  alias, 1 drivers
S_0x55efbedd2f30 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedd27d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf173fc0 .functor NAND 1, L_0x55efbf173e80, L_0x55efbf173e80, C4<1>, C4<1>;
v0x55efbefb27e0_0 .net "in_a", 0 0, L_0x55efbf173e80;  alias, 1 drivers
v0x55efbefb2880_0 .net "in_b", 0 0, L_0x55efbf173e80;  alias, 1 drivers
v0x55efbefb2370_0 .net "out", 0 0, L_0x55efbf173fc0;  alias, 1 drivers
S_0x55efbedd0070 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbedd7df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefaf480_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefaf520_0 .net "out", 0 0, L_0x55efbf174070;  alias, 1 drivers
S_0x55efbedcf530 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedd0070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174070 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbefb0e70_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefb0f10_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbefaf930_0 .net "out", 0 0, L_0x55efbf174070;  alias, 1 drivers
S_0x55efbedd07d0 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbedd7df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefa7780_0 .net "in_a", 0 0, L_0x55efbf173dd0;  alias, 1 drivers
v0x55efbefa7820_0 .net "in_b", 0 0, L_0x55efbf173fc0;  alias, 1 drivers
v0x55efbefa72d0_0 .net "not_a", 0 0, L_0x55efbf174120;  1 drivers
v0x55efbefa7370_0 .net "not_b", 0 0, L_0x55efbf174370;  1 drivers
v0x55efbefa5d90_0 .net "out", 0 0, L_0x55efbf174530;  alias, 1 drivers
S_0x55efbedcd910 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbedd07d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174530 .functor NAND 1, L_0x55efbf174120, L_0x55efbf174370, C4<1>, C4<1>;
v0x55efbefadf40_0 .net "in_a", 0 0, L_0x55efbf174120;  alias, 1 drivers
v0x55efbefada90_0 .net "in_b", 0 0, L_0x55efbf174370;  alias, 1 drivers
v0x55efbefadb50_0 .net "out", 0 0, L_0x55efbf174530;  alias, 1 drivers
S_0x55efbedccdd0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbedd07d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefaab60_0 .net "in", 0 0, L_0x55efbf173dd0;  alias, 1 drivers
v0x55efbefaac00_0 .net "out", 0 0, L_0x55efbf174120;  alias, 1 drivers
S_0x55efbedce070 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedccdd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174120 .functor NAND 1, L_0x55efbf173dd0, L_0x55efbf173dd0, C4<1>, C4<1>;
v0x55efbefac550_0 .net "in_a", 0 0, L_0x55efbf173dd0;  alias, 1 drivers
v0x55efbefac0a0_0 .net "in_b", 0 0, L_0x55efbf173dd0;  alias, 1 drivers
v0x55efbefac160_0 .net "out", 0 0, L_0x55efbf174120;  alias, 1 drivers
S_0x55efbedcb1b0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbedd07d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefa8cc0_0 .net "in", 0 0, L_0x55efbf173fc0;  alias, 1 drivers
v0x55efbefa8d60_0 .net "out", 0 0, L_0x55efbf174370;  alias, 1 drivers
S_0x55efbedca670 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedcb1b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174370 .functor NAND 1, L_0x55efbf173fc0, L_0x55efbf173fc0, C4<1>, C4<1>;
v0x55efbefaa6b0_0 .net "in_a", 0 0, L_0x55efbf173fc0;  alias, 1 drivers
v0x55efbefa9170_0 .net "in_b", 0 0, L_0x55efbf173fc0;  alias, 1 drivers
v0x55efbefa9230_0 .net "out", 0 0, L_0x55efbf174370;  alias, 1 drivers
S_0x55efbedcb910 .scope generate, "genblk1[9]" "genblk1[9]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbefa4490 .param/l "i" 0 23 7, +C4<01001>;
S_0x55efbedc8a50 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbedcb910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbef8d900_0 .net "anda_out", 0 0, L_0x55efbf174900;  1 drivers
v0x55efbef8d9a0_0 .net "andb_out", 0 0, L_0x55efbf174af0;  1 drivers
v0x55efbef8c3c0_0 .net "in_a", 0 0, L_0x55efbf175110;  1 drivers
v0x55efbef8bf10_0 .net "in_b", 0 0, L_0x55efbf1751b0;  1 drivers
v0x55efbef8a9d0_0 .net "not_out", 0 0, L_0x55efbf174ba0;  1 drivers
v0x55efbef8a520_0 .net "out", 0 0, L_0x55efbf175060;  1 drivers
v0x55efbef8a5c0_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbedc7f10 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbedc8a50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef9dbe0_0 .net "in_a", 0 0, L_0x55efbf175110;  alias, 1 drivers
v0x55efbef9dc80_0 .net "in_b", 0 0, L_0x55efbf174ba0;  alias, 1 drivers
v0x55efbef9d730_0 .net "nand_tmp", 0 0, L_0x55efbf174850;  1 drivers
v0x55efbef9d7d0_0 .net "out", 0 0, L_0x55efbf174900;  alias, 1 drivers
S_0x55efbedc91b0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedc7f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174850 .functor NAND 1, L_0x55efbf175110, L_0x55efbf174ba0, C4<1>, C4<1>;
v0x55efbefa0fc0_0 .net "in_a", 0 0, L_0x55efbf175110;  alias, 1 drivers
v0x55efbefa0b10_0 .net "in_b", 0 0, L_0x55efbf174ba0;  alias, 1 drivers
v0x55efbefa0bd0_0 .net "out", 0 0, L_0x55efbf174850;  alias, 1 drivers
S_0x55efbedc62f0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedc7f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174900 .functor NAND 1, L_0x55efbf174850, L_0x55efbf174850, C4<1>, C4<1>;
v0x55efbef9f5d0_0 .net "in_a", 0 0, L_0x55efbf174850;  alias, 1 drivers
v0x55efbef9f670_0 .net "in_b", 0 0, L_0x55efbf174850;  alias, 1 drivers
v0x55efbef9f120_0 .net "out", 0 0, L_0x55efbf174900;  alias, 1 drivers
S_0x55efbedc57b0 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbedc8a50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef98e10_0 .net "in_a", 0 0, L_0x55efbf1751b0;  alias, 1 drivers
v0x55efbef98eb0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef989a0_0 .net "nand_tmp", 0 0, L_0x55efbf1749b0;  1 drivers
v0x55efbef98a40_0 .net "out", 0 0, L_0x55efbf174af0;  alias, 1 drivers
S_0x55efbedc6a50 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedc57b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1749b0 .functor NAND 1, L_0x55efbf1751b0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef9c1f0_0 .net "in_a", 0 0, L_0x55efbf1751b0;  alias, 1 drivers
v0x55efbef9c290_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef9bd40_0 .net "out", 0 0, L_0x55efbf1749b0;  alias, 1 drivers
S_0x55efbedc3b90 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedc57b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174af0 .functor NAND 1, L_0x55efbf1749b0, L_0x55efbf1749b0, C4<1>, C4<1>;
v0x55efbef9a800_0 .net "in_a", 0 0, L_0x55efbf1749b0;  alias, 1 drivers
v0x55efbef9a8a0_0 .net "in_b", 0 0, L_0x55efbf1749b0;  alias, 1 drivers
v0x55efbef9a350_0 .net "out", 0 0, L_0x55efbf174af0;  alias, 1 drivers
S_0x55efbedc3050 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbedc8a50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef974a0_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef97540_0 .net "out", 0 0, L_0x55efbf174ba0;  alias, 1 drivers
S_0x55efbedc42f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedc3050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174ba0 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef98690_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef98730_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef97f00_0 .net "out", 0 0, L_0x55efbf174ba0;  alias, 1 drivers
S_0x55efbedc1430 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbedc8a50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef8f7a0_0 .net "in_a", 0 0, L_0x55efbf174900;  alias, 1 drivers
v0x55efbef8f840_0 .net "in_b", 0 0, L_0x55efbf174af0;  alias, 1 drivers
v0x55efbef8f2f0_0 .net "not_a", 0 0, L_0x55efbf174c50;  1 drivers
v0x55efbef8f390_0 .net "not_b", 0 0, L_0x55efbf174ea0;  1 drivers
v0x55efbef8ddb0_0 .net "out", 0 0, L_0x55efbf175060;  alias, 1 drivers
S_0x55efbedc08f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbedc1430;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf175060 .functor NAND 1, L_0x55efbf174c50, L_0x55efbf174ea0, C4<1>, C4<1>;
v0x55efbef95f60_0 .net "in_a", 0 0, L_0x55efbf174c50;  alias, 1 drivers
v0x55efbef95ab0_0 .net "in_b", 0 0, L_0x55efbf174ea0;  alias, 1 drivers
v0x55efbef95b70_0 .net "out", 0 0, L_0x55efbf175060;  alias, 1 drivers
S_0x55efbedc1b90 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbedc1430;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef92b80_0 .net "in", 0 0, L_0x55efbf174900;  alias, 1 drivers
v0x55efbef92c20_0 .net "out", 0 0, L_0x55efbf174c50;  alias, 1 drivers
S_0x55efbedbecd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedc1b90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174c50 .functor NAND 1, L_0x55efbf174900, L_0x55efbf174900, C4<1>, C4<1>;
v0x55efbef94570_0 .net "in_a", 0 0, L_0x55efbf174900;  alias, 1 drivers
v0x55efbef940c0_0 .net "in_b", 0 0, L_0x55efbf174900;  alias, 1 drivers
v0x55efbef94180_0 .net "out", 0 0, L_0x55efbf174c50;  alias, 1 drivers
S_0x55efbedbe190 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbedc1430;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef90ce0_0 .net "in", 0 0, L_0x55efbf174af0;  alias, 1 drivers
v0x55efbef90d80_0 .net "out", 0 0, L_0x55efbf174ea0;  alias, 1 drivers
S_0x55efbedbf430 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedbe190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf174ea0 .functor NAND 1, L_0x55efbf174af0, L_0x55efbf174af0, C4<1>, C4<1>;
v0x55efbef926d0_0 .net "in_a", 0 0, L_0x55efbf174af0;  alias, 1 drivers
v0x55efbef91190_0 .net "in_b", 0 0, L_0x55efbf174af0;  alias, 1 drivers
v0x55efbef91250_0 .net "out", 0 0, L_0x55efbf174ea0;  alias, 1 drivers
S_0x55efbedbc570 .scope generate, "genblk1[10]" "genblk1[10]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef8dea0 .param/l "i" 0 23 7, +C4<01010>;
S_0x55efbedbba30 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbedbc570;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbef75900_0 .net "anda_out", 0 0, L_0x55efbf1754d0;  1 drivers
v0x55efbef759a0_0 .net "andb_out", 0 0, L_0x55efbefc6550;  1 drivers
v0x55efbef743c0_0 .net "in_a", 0 0, L_0x55efbf1747b0;  1 drivers
v0x55efbef73f10_0 .net "in_b", 0 0, L_0x55efbeff58d0;  1 drivers
v0x55efbef729d0_0 .net "not_out", 0 0, L_0x55efbee3df80;  1 drivers
v0x55efbef72520_0 .net "out", 0 0, L_0x55efbeff5820;  1 drivers
v0x55efbef725c0_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbedbccd0 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbedbba30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef85c00_0 .net "in_a", 0 0, L_0x55efbf1747b0;  alias, 1 drivers
v0x55efbef85ca0_0 .net "in_b", 0 0, L_0x55efbee3df80;  alias, 1 drivers
v0x55efbef85750_0 .net "nand_tmp", 0 0, L_0x55efbf175390;  1 drivers
v0x55efbef857f0_0 .net "out", 0 0, L_0x55efbf1754d0;  alias, 1 drivers
S_0x55efbedb9e10 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedbccd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf175390 .functor NAND 1, L_0x55efbf1747b0, L_0x55efbee3df80, C4<1>, C4<1>;
v0x55efbef88fe0_0 .net "in_a", 0 0, L_0x55efbf1747b0;  alias, 1 drivers
v0x55efbef890a0_0 .net "in_b", 0 0, L_0x55efbee3df80;  alias, 1 drivers
v0x55efbef88b30_0 .net "out", 0 0, L_0x55efbf175390;  alias, 1 drivers
S_0x55efbedb92d0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedbccd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1754d0 .functor NAND 1, L_0x55efbf175390, L_0x55efbf175390, C4<1>, C4<1>;
v0x55efbef875f0_0 .net "in_a", 0 0, L_0x55efbf175390;  alias, 1 drivers
v0x55efbef87690_0 .net "in_b", 0 0, L_0x55efbf175390;  alias, 1 drivers
v0x55efbef87140_0 .net "out", 0 0, L_0x55efbf1754d0;  alias, 1 drivers
S_0x55efbedba570 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbedbba30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef80e30_0 .net "in_a", 0 0, L_0x55efbeff58d0;  alias, 1 drivers
v0x55efbef80ed0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef80980_0 .net "nand_tmp", 0 0, L_0x55efbf175580;  1 drivers
v0x55efbef80a20_0 .net "out", 0 0, L_0x55efbefc6550;  alias, 1 drivers
S_0x55efbedb76b0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedba570;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf175580 .functor NAND 1, L_0x55efbeff58d0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef84210_0 .net "in_a", 0 0, L_0x55efbeff58d0;  alias, 1 drivers
v0x55efbef842b0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef83d60_0 .net "out", 0 0, L_0x55efbf175580;  alias, 1 drivers
S_0x55efbedb6b70 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedba570;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbefc6550 .functor NAND 1, L_0x55efbf175580, L_0x55efbf175580, C4<1>, C4<1>;
v0x55efbef82820_0 .net "in_a", 0 0, L_0x55efbf175580;  alias, 1 drivers
v0x55efbef828c0_0 .net "in_b", 0 0, L_0x55efbf175580;  alias, 1 drivers
v0x55efbef82370_0 .net "out", 0 0, L_0x55efbefc6550;  alias, 1 drivers
S_0x55efbedb7e10 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbedbba30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef7ecc0_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef7ed60_0 .net "out", 0 0, L_0x55efbee3df80;  alias, 1 drivers
S_0x55efbedb48f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedb7e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbee3df80 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef7f440_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef7f4e0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef7efd0_0 .net "out", 0 0, L_0x55efbee3df80;  alias, 1 drivers
S_0x55efbedb3db0 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbedbba30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef777a0_0 .net "in_a", 0 0, L_0x55efbf1754d0;  alias, 1 drivers
v0x55efbef77840_0 .net "in_b", 0 0, L_0x55efbefc6550;  alias, 1 drivers
v0x55efbef772f0_0 .net "not_a", 0 0, L_0x55efbeff5410;  1 drivers
v0x55efbef77390_0 .net "not_b", 0 0, L_0x55efbeff5660;  1 drivers
v0x55efbef75db0_0 .net "out", 0 0, L_0x55efbeff5820;  alias, 1 drivers
S_0x55efbedb5050 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbedb3db0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbeff5820 .functor NAND 1, L_0x55efbeff5410, L_0x55efbeff5660, C4<1>, C4<1>;
v0x55efbef7e530_0 .net "in_a", 0 0, L_0x55efbeff5410;  alias, 1 drivers
v0x55efbef7dab0_0 .net "in_b", 0 0, L_0x55efbeff5660;  alias, 1 drivers
v0x55efbef7db70_0 .net "out", 0 0, L_0x55efbeff5820;  alias, 1 drivers
S_0x55efbedb2190 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbedb3db0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef7ab80_0 .net "in", 0 0, L_0x55efbf1754d0;  alias, 1 drivers
v0x55efbef7ac20_0 .net "out", 0 0, L_0x55efbeff5410;  alias, 1 drivers
S_0x55efbedb1650 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedb2190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbeff5410 .functor NAND 1, L_0x55efbf1754d0, L_0x55efbf1754d0, C4<1>, C4<1>;
v0x55efbef7c570_0 .net "in_a", 0 0, L_0x55efbf1754d0;  alias, 1 drivers
v0x55efbef7c0c0_0 .net "in_b", 0 0, L_0x55efbf1754d0;  alias, 1 drivers
v0x55efbef7c180_0 .net "out", 0 0, L_0x55efbeff5410;  alias, 1 drivers
S_0x55efbedb28f0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbedb3db0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef78ce0_0 .net "in", 0 0, L_0x55efbefc6550;  alias, 1 drivers
v0x55efbef78d80_0 .net "out", 0 0, L_0x55efbeff5660;  alias, 1 drivers
S_0x55efbedafa30 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbedb28f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbeff5660 .functor NAND 1, L_0x55efbefc6550, L_0x55efbefc6550, C4<1>, C4<1>;
v0x55efbef7a6d0_0 .net "in_a", 0 0, L_0x55efbefc6550;  alias, 1 drivers
v0x55efbef79190_0 .net "in_b", 0 0, L_0x55efbefc6550;  alias, 1 drivers
v0x55efbef79250_0 .net "out", 0 0, L_0x55efbeff5660;  alias, 1 drivers
S_0x55efbedaeef0 .scope generate, "genblk1[11]" "genblk1[11]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef744b0 .param/l "i" 0 23 7, +C4<01011>;
S_0x55efbedb0190 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbedaeef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbef5ca00_0 .net "anda_out", 0 0, L_0x55efbf1766b0;  1 drivers
v0x55efbef5caa0_0 .net "andb_out", 0 0, L_0x55efbf176820;  1 drivers
v0x55efbef5c550_0 .net "in_a", 0 0, L_0x55efbf176d00;  1 drivers
v0x55efbef5b010_0 .net "in_b", 0 0, L_0x55efbf176da0;  1 drivers
v0x55efbef5ab60_0 .net "not_out", 0 0, L_0x55efbf176890;  1 drivers
v0x55efbef59620_0 .net "out", 0 0, L_0x55efbf176c90;  1 drivers
v0x55efbef596c0_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbedad2d0 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbedb0190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef6dc00_0 .net "in_a", 0 0, L_0x55efbf176d00;  alias, 1 drivers
v0x55efbef6dca0_0 .net "in_b", 0 0, L_0x55efbf176890;  alias, 1 drivers
v0x55efbef6d750_0 .net "nand_tmp", 0 0, L_0x55efbeff5ac0;  1 drivers
v0x55efbef6d7f0_0 .net "out", 0 0, L_0x55efbf1766b0;  alias, 1 drivers
S_0x55efbedac790 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedad2d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbeff5ac0 .functor NAND 1, L_0x55efbf176d00, L_0x55efbf176890, C4<1>, C4<1>;
v0x55efbef70fe0_0 .net "in_a", 0 0, L_0x55efbf176d00;  alias, 1 drivers
v0x55efbef70b30_0 .net "in_b", 0 0, L_0x55efbf176890;  alias, 1 drivers
v0x55efbef70bf0_0 .net "out", 0 0, L_0x55efbeff5ac0;  alias, 1 drivers
S_0x55efbedada30 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedad2d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1766b0 .functor NAND 1, L_0x55efbeff5ac0, L_0x55efbeff5ac0, C4<1>, C4<1>;
v0x55efbef6f5f0_0 .net "in_a", 0 0, L_0x55efbeff5ac0;  alias, 1 drivers
v0x55efbef6f690_0 .net "in_b", 0 0, L_0x55efbeff5ac0;  alias, 1 drivers
v0x55efbef6f140_0 .net "out", 0 0, L_0x55efbf1766b0;  alias, 1 drivers
S_0x55efbedaab70 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbedb0190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef68e30_0 .net "in_a", 0 0, L_0x55efbf176da0;  alias, 1 drivers
v0x55efbef68ed0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef68980_0 .net "nand_tmp", 0 0, L_0x55efbf176720;  1 drivers
v0x55efbef68a20_0 .net "out", 0 0, L_0x55efbf176820;  alias, 1 drivers
S_0x55efbedaa030 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbedaab70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf176720 .functor NAND 1, L_0x55efbf176da0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef6c210_0 .net "in_a", 0 0, L_0x55efbf176da0;  alias, 1 drivers
v0x55efbef6c2b0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef6bd60_0 .net "out", 0 0, L_0x55efbf176720;  alias, 1 drivers
S_0x55efbedab2d0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbedaab70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf176820 .functor NAND 1, L_0x55efbf176720, L_0x55efbf176720, C4<1>, C4<1>;
v0x55efbef6a820_0 .net "in_a", 0 0, L_0x55efbf176720;  alias, 1 drivers
v0x55efbef6a8c0_0 .net "in_b", 0 0, L_0x55efbf176720;  alias, 1 drivers
v0x55efbef6a370_0 .net "out", 0 0, L_0x55efbf176820;  alias, 1 drivers
S_0x55efbeda8410 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbedb0190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef65af0_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef65b90_0 .net "out", 0 0, L_0x55efbf176890;  alias, 1 drivers
S_0x55efbeda78d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeda8410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf176890 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef67440_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef674e0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef66f90_0 .net "out", 0 0, L_0x55efbf176890;  alias, 1 drivers
S_0x55efbeda8b70 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbedb0190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef5f930_0 .net "in_a", 0 0, L_0x55efbf1766b0;  alias, 1 drivers
v0x55efbef5f9d0_0 .net "in_b", 0 0, L_0x55efbf176820;  alias, 1 drivers
v0x55efbef5e3f0_0 .net "not_a", 0 0, L_0x55efbf176900;  1 drivers
v0x55efbef5e490_0 .net "not_b", 0 0, L_0x55efbf176b10;  1 drivers
v0x55efbef5df40_0 .net "out", 0 0, L_0x55efbf176c90;  alias, 1 drivers
S_0x55efbeda5cb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeda8b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf176c90 .functor NAND 1, L_0x55efbf176900, L_0x55efbf176b10, C4<1>, C4<1>;
v0x55efbef65680_0 .net "in_a", 0 0, L_0x55efbf176900;  alias, 1 drivers
v0x55efbef65410_0 .net "in_b", 0 0, L_0x55efbf176b10;  alias, 1 drivers
v0x55efbef654d0_0 .net "out", 0 0, L_0x55efbf176c90;  alias, 1 drivers
S_0x55efbeda5170 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeda8b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef62d10_0 .net "in", 0 0, L_0x55efbf1766b0;  alias, 1 drivers
v0x55efbef62db0_0 .net "out", 0 0, L_0x55efbf176900;  alias, 1 drivers
S_0x55efbeda6410 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeda5170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf176900 .functor NAND 1, L_0x55efbf1766b0, L_0x55efbf1766b0, C4<1>, C4<1>;
v0x55efbef64700_0 .net "in_a", 0 0, L_0x55efbf1766b0;  alias, 1 drivers
v0x55efbef631c0_0 .net "in_b", 0 0, L_0x55efbf1766b0;  alias, 1 drivers
v0x55efbef63280_0 .net "out", 0 0, L_0x55efbf176900;  alias, 1 drivers
S_0x55efbeda3550 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeda8b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef5fde0_0 .net "in", 0 0, L_0x55efbf176820;  alias, 1 drivers
v0x55efbef5fe80_0 .net "out", 0 0, L_0x55efbf176b10;  alias, 1 drivers
S_0x55efbeda2a10 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeda3550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf176b10 .functor NAND 1, L_0x55efbf176820, L_0x55efbf176820, C4<1>, C4<1>;
v0x55efbef617d0_0 .net "in_a", 0 0, L_0x55efbf176820;  alias, 1 drivers
v0x55efbef61320_0 .net "in_b", 0 0, L_0x55efbf176820;  alias, 1 drivers
v0x55efbef613c0_0 .net "out", 0 0, L_0x55efbf176b10;  alias, 1 drivers
S_0x55efbeda3cb0 .scope generate, "genblk1[12]" "genblk1[12]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef5e030 .param/l "i" 0 23 7, +C4<01100>;
S_0x55efbeda0df0 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbeda3cb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbef450e0_0 .net "anda_out", 0 0, L_0x55efbf1770a0;  1 drivers
v0x55efbef44b90_0 .net "andb_out", 0 0, L_0x55efbf177210;  1 drivers
v0x55efbef44c30_0 .net "in_a", 0 0, L_0x55efbf1776f0;  1 drivers
v0x55efbef43650_0 .net "in_b", 0 0, L_0x55efbf177790;  1 drivers
v0x55efbef431a0_0 .net "not_out", 0 0, L_0x55efbf177280;  1 drivers
v0x55efbef41c60_0 .net "out", 0 0, L_0x55efbf177680;  1 drivers
v0x55efbef41d00_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbeda02b0 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbeda0df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef55d90_0 .net "in_a", 0 0, L_0x55efbf1776f0;  alias, 1 drivers
v0x55efbef55e30_0 .net "in_b", 0 0, L_0x55efbf177280;  alias, 1 drivers
v0x55efbef54850_0 .net "nand_tmp", 0 0, L_0x55efbf176fa0;  1 drivers
v0x55efbef548f0_0 .net "out", 0 0, L_0x55efbf1770a0;  alias, 1 drivers
S_0x55efbeda1550 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbeda02b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf176fa0 .functor NAND 1, L_0x55efbf1776f0, L_0x55efbf177280, C4<1>, C4<1>;
v0x55efbef59170_0 .net "in_a", 0 0, L_0x55efbf1776f0;  alias, 1 drivers
v0x55efbef59210_0 .net "in_b", 0 0, L_0x55efbf177280;  alias, 1 drivers
v0x55efbef57c30_0 .net "out", 0 0, L_0x55efbf176fa0;  alias, 1 drivers
S_0x55efbed9e690 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbeda02b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1770a0 .functor NAND 1, L_0x55efbf176fa0, L_0x55efbf176fa0, C4<1>, C4<1>;
v0x55efbef57780_0 .net "in_a", 0 0, L_0x55efbf176fa0;  alias, 1 drivers
v0x55efbef57820_0 .net "in_b", 0 0, L_0x55efbf176fa0;  alias, 1 drivers
v0x55efbef56240_0 .net "out", 0 0, L_0x55efbf1770a0;  alias, 1 drivers
S_0x55efbed9db50 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbeda0df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef50fc0_0 .net "in_a", 0 0, L_0x55efbf177790;  alias, 1 drivers
v0x55efbef51060_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef4fa80_0 .net "nand_tmp", 0 0, L_0x55efbf177110;  1 drivers
v0x55efbef4fb20_0 .net "out", 0 0, L_0x55efbf177210;  alias, 1 drivers
S_0x55efbed9edf0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed9db50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177110 .functor NAND 1, L_0x55efbf177790, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef543a0_0 .net "in_a", 0 0, L_0x55efbf177790;  alias, 1 drivers
v0x55efbef54440_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef52e60_0 .net "out", 0 0, L_0x55efbf177110;  alias, 1 drivers
S_0x55efbed9bf30 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed9db50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177210 .functor NAND 1, L_0x55efbf177110, L_0x55efbf177110, C4<1>, C4<1>;
v0x55efbef529b0_0 .net "in_a", 0 0, L_0x55efbf177110;  alias, 1 drivers
v0x55efbef52a50_0 .net "in_b", 0 0, L_0x55efbf177110;  alias, 1 drivers
v0x55efbef51470_0 .net "out", 0 0, L_0x55efbf177210;  alias, 1 drivers
S_0x55efbed9b3f0 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbeda0df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef4dbe0_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef4dc80_0 .net "out", 0 0, L_0x55efbf177280;  alias, 1 drivers
S_0x55efbed9c690 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed9b3f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177280 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef4f5d0_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef4f670_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef4e090_0 .net "out", 0 0, L_0x55efbf177280;  alias, 1 drivers
S_0x55efbed997d0 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbeda0df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef46a30_0 .net "in_a", 0 0, L_0x55efbf1770a0;  alias, 1 drivers
v0x55efbef46ad0_0 .net "in_b", 0 0, L_0x55efbf177210;  alias, 1 drivers
v0x55efbef46580_0 .net "not_a", 0 0, L_0x55efbf1772f0;  1 drivers
v0x55efbef46620_0 .net "not_b", 0 0, L_0x55efbf177500;  1 drivers
v0x55efbef45040_0 .net "out", 0 0, L_0x55efbf177680;  alias, 1 drivers
S_0x55efbed98c90 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed997d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177680 .functor NAND 1, L_0x55efbf1772f0, L_0x55efbf177500, C4<1>, C4<1>;
v0x55efbef4c740_0 .net "in_a", 0 0, L_0x55efbf1772f0;  alias, 1 drivers
v0x55efbef4c2d0_0 .net "in_b", 0 0, L_0x55efbf177500;  alias, 1 drivers
v0x55efbef4c390_0 .net "out", 0 0, L_0x55efbf177680;  alias, 1 drivers
S_0x55efbed99f30 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed997d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef49e10_0 .net "in", 0 0, L_0x55efbf1770a0;  alias, 1 drivers
v0x55efbef49eb0_0 .net "out", 0 0, L_0x55efbf1772f0;  alias, 1 drivers
S_0x55efbed97070 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed99f30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1772f0 .functor NAND 1, L_0x55efbf1770a0, L_0x55efbf1770a0, C4<1>, C4<1>;
v0x55efbef4c060_0 .net "in_a", 0 0, L_0x55efbf1770a0;  alias, 1 drivers
v0x55efbef4b350_0 .net "in_b", 0 0, L_0x55efbf1770a0;  alias, 1 drivers
v0x55efbef4b410_0 .net "out", 0 0, L_0x55efbf1772f0;  alias, 1 drivers
S_0x55efbed96530 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed997d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef47f70_0 .net "in", 0 0, L_0x55efbf177210;  alias, 1 drivers
v0x55efbef48010_0 .net "out", 0 0, L_0x55efbf177500;  alias, 1 drivers
S_0x55efbed977d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed96530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177500 .functor NAND 1, L_0x55efbf177210, L_0x55efbf177210, C4<1>, C4<1>;
v0x55efbef49960_0 .net "in_a", 0 0, L_0x55efbf177210;  alias, 1 drivers
v0x55efbef48420_0 .net "in_b", 0 0, L_0x55efbf177210;  alias, 1 drivers
v0x55efbef484e0_0 .net "out", 0 0, L_0x55efbf177500;  alias, 1 drivers
S_0x55efbed94910 .scope generate, "genblk1[13]" "genblk1[13]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef43290 .param/l "i" 0 23 7, +C4<01101>;
S_0x55efbed93dd0 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbed94910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbef2d760_0 .net "anda_out", 0 0, L_0x55efbf177aa0;  1 drivers
v0x55efbef2d210_0 .net "andb_out", 0 0, L_0x55efbf177c10;  1 drivers
v0x55efbef2d2b0_0 .net "in_a", 0 0, L_0x55efbf1780f0;  1 drivers
v0x55efbef2bcd0_0 .net "in_b", 0 0, L_0x55efbf178190;  1 drivers
v0x55efbef2b820_0 .net "not_out", 0 0, L_0x55efbf177c80;  1 drivers
v0x55efbef2a2e0_0 .net "out", 0 0, L_0x55efbf178080;  1 drivers
v0x55efbef2a380_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbed95070 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbed93dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef3e3d0_0 .net "in_a", 0 0, L_0x55efbf1780f0;  alias, 1 drivers
v0x55efbef3e470_0 .net "in_b", 0 0, L_0x55efbf177c80;  alias, 1 drivers
v0x55efbef3ce90_0 .net "nand_tmp", 0 0, L_0x55efbf1779a0;  1 drivers
v0x55efbef3cf30_0 .net "out", 0 0, L_0x55efbf177aa0;  alias, 1 drivers
S_0x55efbed921b0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed95070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1779a0 .functor NAND 1, L_0x55efbf1780f0, L_0x55efbf177c80, C4<1>, C4<1>;
v0x55efbef417b0_0 .net "in_a", 0 0, L_0x55efbf1780f0;  alias, 1 drivers
v0x55efbef40270_0 .net "in_b", 0 0, L_0x55efbf177c80;  alias, 1 drivers
v0x55efbef40330_0 .net "out", 0 0, L_0x55efbf1779a0;  alias, 1 drivers
S_0x55efbed91670 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed95070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177aa0 .functor NAND 1, L_0x55efbf1779a0, L_0x55efbf1779a0, C4<1>, C4<1>;
v0x55efbef3fdc0_0 .net "in_a", 0 0, L_0x55efbf1779a0;  alias, 1 drivers
v0x55efbef3fe80_0 .net "in_b", 0 0, L_0x55efbf1779a0;  alias, 1 drivers
v0x55efbef3e880_0 .net "out", 0 0, L_0x55efbf177aa0;  alias, 1 drivers
S_0x55efbed92910 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbed93dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef395f0_0 .net "in_a", 0 0, L_0x55efbf178190;  alias, 1 drivers
v0x55efbef39690_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef380b0_0 .net "nand_tmp", 0 0, L_0x55efbf177b10;  1 drivers
v0x55efbef38150_0 .net "out", 0 0, L_0x55efbf177c10;  alias, 1 drivers
S_0x55efbed8fa50 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed92910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177b10 .functor NAND 1, L_0x55efbf178190, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef3c9e0_0 .net "in_a", 0 0, L_0x55efbf178190;  alias, 1 drivers
v0x55efbef3ca80_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef3b490_0 .net "out", 0 0, L_0x55efbf177b10;  alias, 1 drivers
S_0x55efbed8ef10 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed92910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177c10 .functor NAND 1, L_0x55efbf177b10, L_0x55efbf177b10, C4<1>, C4<1>;
v0x55efbef3afe0_0 .net "in_a", 0 0, L_0x55efbf177b10;  alias, 1 drivers
v0x55efbef3b080_0 .net "in_b", 0 0, L_0x55efbf177b10;  alias, 1 drivers
v0x55efbef39aa0_0 .net "out", 0 0, L_0x55efbf177c10;  alias, 1 drivers
S_0x55efbed901b0 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbed93dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef36210_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef362b0_0 .net "out", 0 0, L_0x55efbf177c80;  alias, 1 drivers
S_0x55efbed8cc90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed901b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177c80 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef37c00_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef37ca0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef366c0_0 .net "out", 0 0, L_0x55efbf177c80;  alias, 1 drivers
S_0x55efbed8c150 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbed93dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef2f0b0_0 .net "in_a", 0 0, L_0x55efbf177aa0;  alias, 1 drivers
v0x55efbef2f150_0 .net "in_b", 0 0, L_0x55efbf177c10;  alias, 1 drivers
v0x55efbef2ec00_0 .net "not_a", 0 0, L_0x55efbf177cf0;  1 drivers
v0x55efbef2eca0_0 .net "not_b", 0 0, L_0x55efbf177f00;  1 drivers
v0x55efbef2d6c0_0 .net "out", 0 0, L_0x55efbf178080;  alias, 1 drivers
S_0x55efbed8d3f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed8c150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf178080 .functor NAND 1, L_0x55efbf177cf0, L_0x55efbf177f00, C4<1>, C4<1>;
v0x55efbef34cd0_0 .net "in_a", 0 0, L_0x55efbf177cf0;  alias, 1 drivers
v0x55efbef34820_0 .net "in_b", 0 0, L_0x55efbf177f00;  alias, 1 drivers
v0x55efbef348e0_0 .net "out", 0 0, L_0x55efbf178080;  alias, 1 drivers
S_0x55efbed8a530 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed8c150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef32ca0_0 .net "in", 0 0, L_0x55efbf177aa0;  alias, 1 drivers
v0x55efbef32d40_0 .net "out", 0 0, L_0x55efbf177cf0;  alias, 1 drivers
S_0x55efbed899f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed8a530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177cf0 .functor NAND 1, L_0x55efbf177aa0, L_0x55efbf177aa0, C4<1>, C4<1>;
v0x55efbef33380_0 .net "in_a", 0 0, L_0x55efbf177aa0;  alias, 1 drivers
v0x55efbef32f10_0 .net "in_b", 0 0, L_0x55efbf177aa0;  alias, 1 drivers
v0x55efbef32fd0_0 .net "out", 0 0, L_0x55efbf177cf0;  alias, 1 drivers
S_0x55efbed8ac90 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed8c150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef305f0_0 .net "in", 0 0, L_0x55efbf177c10;  alias, 1 drivers
v0x55efbef30690_0 .net "out", 0 0, L_0x55efbf177f00;  alias, 1 drivers
S_0x55efbed87dd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed8ac90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf177f00 .functor NAND 1, L_0x55efbf177c10, L_0x55efbf177c10, C4<1>, C4<1>;
v0x55efbef31fe0_0 .net "in_a", 0 0, L_0x55efbf177c10;  alias, 1 drivers
v0x55efbef30aa0_0 .net "in_b", 0 0, L_0x55efbf177c10;  alias, 1 drivers
v0x55efbef30b60_0 .net "out", 0 0, L_0x55efbf177f00;  alias, 1 drivers
S_0x55efbed87290 .scope generate, "genblk1[14]" "genblk1[14]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef2b910 .param/l "i" 0 23 7, +C4<01110>;
S_0x55efbed88530 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbed87290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbef152d0_0 .net "anda_out", 0 0, L_0x55efbf1784b0;  1 drivers
v0x55efbef13cf0_0 .net "andb_out", 0 0, L_0x55efbf178620;  1 drivers
v0x55efbef13d90_0 .net "in_a", 0 0, L_0x55efbf178b00;  1 drivers
v0x55efbef13840_0 .net "in_b", 0 0, L_0x55efbf178db0;  1 drivers
v0x55efbef12300_0 .net "not_out", 0 0, L_0x55efbf178690;  1 drivers
v0x55efbef11e50_0 .net "out", 0 0, L_0x55efbf178a90;  1 drivers
v0x55efbef11ef0_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbed85670 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbed88530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef26a50_0 .net "in_a", 0 0, L_0x55efbf178b00;  alias, 1 drivers
v0x55efbef26af0_0 .net "in_b", 0 0, L_0x55efbf178690;  alias, 1 drivers
v0x55efbef25510_0 .net "nand_tmp", 0 0, L_0x55efbf1783b0;  1 drivers
v0x55efbef255b0_0 .net "out", 0 0, L_0x55efbf1784b0;  alias, 1 drivers
S_0x55efbed84b30 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed85670;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1783b0 .functor NAND 1, L_0x55efbf178b00, L_0x55efbf178690, C4<1>, C4<1>;
v0x55efbef29e30_0 .net "in_a", 0 0, L_0x55efbf178b00;  alias, 1 drivers
v0x55efbef288f0_0 .net "in_b", 0 0, L_0x55efbf178690;  alias, 1 drivers
v0x55efbef289b0_0 .net "out", 0 0, L_0x55efbf1783b0;  alias, 1 drivers
S_0x55efbed85dd0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed85670;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1784b0 .functor NAND 1, L_0x55efbf1783b0, L_0x55efbf1783b0, C4<1>, C4<1>;
v0x55efbef28440_0 .net "in_a", 0 0, L_0x55efbf1783b0;  alias, 1 drivers
v0x55efbef28500_0 .net "in_b", 0 0, L_0x55efbf1783b0;  alias, 1 drivers
v0x55efbef26f00_0 .net "out", 0 0, L_0x55efbf1784b0;  alias, 1 drivers
S_0x55efbed82f10 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbed88530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef21c80_0 .net "in_a", 0 0, L_0x55efbf178db0;  alias, 1 drivers
v0x55efbef21d20_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef20740_0 .net "nand_tmp", 0 0, L_0x55efbf178520;  1 drivers
v0x55efbef207e0_0 .net "out", 0 0, L_0x55efbf178620;  alias, 1 drivers
S_0x55efbed823d0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed82f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf178520 .functor NAND 1, L_0x55efbf178db0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef25060_0 .net "in_a", 0 0, L_0x55efbf178db0;  alias, 1 drivers
v0x55efbef25100_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef23b20_0 .net "out", 0 0, L_0x55efbf178520;  alias, 1 drivers
S_0x55efbed83670 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed82f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf178620 .functor NAND 1, L_0x55efbf178520, L_0x55efbf178520, C4<1>, C4<1>;
v0x55efbef23670_0 .net "in_a", 0 0, L_0x55efbf178520;  alias, 1 drivers
v0x55efbef23710_0 .net "in_b", 0 0, L_0x55efbf178520;  alias, 1 drivers
v0x55efbef22130_0 .net "out", 0 0, L_0x55efbf178620;  alias, 1 drivers
S_0x55efbed807b0 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbed88530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef1e8a0_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef1e940_0 .net "out", 0 0, L_0x55efbf178690;  alias, 1 drivers
S_0x55efbed7fc70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed807b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf178690 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef20290_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef20330_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef1ed50_0 .net "out", 0 0, L_0x55efbf178690;  alias, 1 drivers
S_0x55efbed80f10 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbed88530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef16c20_0 .net "in_a", 0 0, L_0x55efbf1784b0;  alias, 1 drivers
v0x55efbef16cc0_0 .net "in_b", 0 0, L_0x55efbf178620;  alias, 1 drivers
v0x55efbef156e0_0 .net "not_a", 0 0, L_0x55efbf178700;  1 drivers
v0x55efbef15780_0 .net "not_b", 0 0, L_0x55efbf178910;  1 drivers
v0x55efbef15230_0 .net "out", 0 0, L_0x55efbf178a90;  alias, 1 drivers
S_0x55efbed7e050 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed80f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf178a90 .functor NAND 1, L_0x55efbf178700, L_0x55efbf178910, C4<1>, C4<1>;
v0x55efbef1d360_0 .net "in_a", 0 0, L_0x55efbf178700;  alias, 1 drivers
v0x55efbef1ceb0_0 .net "in_b", 0 0, L_0x55efbf178910;  alias, 1 drivers
v0x55efbef1cf70_0 .net "out", 0 0, L_0x55efbf178a90;  alias, 1 drivers
S_0x55efbed7d510 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed80f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef1a020_0 .net "in", 0 0, L_0x55efbf1784b0;  alias, 1 drivers
v0x55efbef1a0c0_0 .net "out", 0 0, L_0x55efbf178700;  alias, 1 drivers
S_0x55efbed7e7b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed7d510;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf178700 .functor NAND 1, L_0x55efbf1784b0, L_0x55efbf1784b0, C4<1>, C4<1>;
v0x55efbef1b970_0 .net "in_a", 0 0, L_0x55efbf1784b0;  alias, 1 drivers
v0x55efbef1b4c0_0 .net "in_b", 0 0, L_0x55efbf1784b0;  alias, 1 drivers
v0x55efbef1b580_0 .net "out", 0 0, L_0x55efbf178700;  alias, 1 drivers
S_0x55efbed7b8f0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed80f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef18960_0 .net "in", 0 0, L_0x55efbf178620;  alias, 1 drivers
v0x55efbef18a00_0 .net "out", 0 0, L_0x55efbf178910;  alias, 1 drivers
S_0x55efbed7adb0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed7b8f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf178910 .functor NAND 1, L_0x55efbf178620, L_0x55efbf178620, C4<1>, C4<1>;
v0x55efbef19bb0_0 .net "in_a", 0 0, L_0x55efbf178620;  alias, 1 drivers
v0x55efbef198a0_0 .net "in_b", 0 0, L_0x55efbf178620;  alias, 1 drivers
v0x55efbef19960_0 .net "out", 0 0, L_0x55efbf178910;  alias, 1 drivers
S_0x55efbed7c050 .scope generate, "genblk1[15]" "genblk1[15]" 23 7, 23 7 0, S_0x55efbeb93f10;
 .timescale -9 -11;
P_0x55efbef123f0 .param/l "i" 0 23 7, +C4<01111>;
S_0x55efbed79190 .scope module, "MUX_I" "mux" 23 8, 24 1 0, S_0x55efbed7c050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbeefdd50_0 .net "anda_out", 0 0, L_0x55efbf1792f0;  1 drivers
v0x55efbeefd230_0 .net "andb_out", 0 0, L_0x55efbf179460;  1 drivers
v0x55efbeefd2d0_0 .net "in_a", 0 0, L_0x55efbf179720;  1 drivers
v0x55efbeefbcf0_0 .net "in_b", 0 0, L_0x55efbf1797c0;  1 drivers
v0x55efbeefb840_0 .net "not_out", 0 0, L_0x55efbf1794d0;  1 drivers
v0x55efbeefa300_0 .net "out", 0 0, L_0x55efbf1796b0;  1 drivers
v0x55efbeefa3a0_0 .net "sel", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
S_0x55efbed78650 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbed79190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef0d530_0 .net "in_a", 0 0, L_0x55efbf179720;  alias, 1 drivers
v0x55efbef0d5d0_0 .net "in_b", 0 0, L_0x55efbf1794d0;  alias, 1 drivers
v0x55efbef0d080_0 .net "nand_tmp", 0 0, L_0x55efbf1791f0;  1 drivers
v0x55efbef0d120_0 .net "out", 0 0, L_0x55efbf1792f0;  alias, 1 drivers
S_0x55efbed798f0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed78650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1791f0 .functor NAND 1, L_0x55efbf179720, L_0x55efbf1794d0, C4<1>, C4<1>;
v0x55efbef10910_0 .net "in_a", 0 0, L_0x55efbf179720;  alias, 1 drivers
v0x55efbef10460_0 .net "in_b", 0 0, L_0x55efbf1794d0;  alias, 1 drivers
v0x55efbef10520_0 .net "out", 0 0, L_0x55efbf1791f0;  alias, 1 drivers
S_0x55efbed76a30 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed78650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1792f0 .functor NAND 1, L_0x55efbf1791f0, L_0x55efbf1791f0, C4<1>, C4<1>;
v0x55efbef0ef20_0 .net "in_a", 0 0, L_0x55efbf1791f0;  alias, 1 drivers
v0x55efbef0efe0_0 .net "in_b", 0 0, L_0x55efbf1791f0;  alias, 1 drivers
v0x55efbef0ea70_0 .net "out", 0 0, L_0x55efbf1792f0;  alias, 1 drivers
S_0x55efbed75ef0 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbed79190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef08760_0 .net "in_a", 0 0, L_0x55efbf1797c0;  alias, 1 drivers
v0x55efbef08800_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef082b0_0 .net "nand_tmp", 0 0, L_0x55efbf179360;  1 drivers
v0x55efbef08350_0 .net "out", 0 0, L_0x55efbf179460;  alias, 1 drivers
S_0x55efbed77190 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed75ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf179360 .functor NAND 1, L_0x55efbf1797c0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef0bb40_0 .net "in_a", 0 0, L_0x55efbf1797c0;  alias, 1 drivers
v0x55efbef0bbe0_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef0b690_0 .net "out", 0 0, L_0x55efbf179360;  alias, 1 drivers
S_0x55efbed742d0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed75ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf179460 .functor NAND 1, L_0x55efbf179360, L_0x55efbf179360, C4<1>, C4<1>;
v0x55efbef0a150_0 .net "in_a", 0 0, L_0x55efbf179360;  alias, 1 drivers
v0x55efbef0a1f0_0 .net "in_b", 0 0, L_0x55efbf179360;  alias, 1 drivers
v0x55efbef09ca0_0 .net "out", 0 0, L_0x55efbf179460;  alias, 1 drivers
S_0x55efbed73790 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbed79190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef05380_0 .net "in", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef05420_0 .net "out", 0 0, L_0x55efbf1794d0;  alias, 1 drivers
S_0x55efbed74a30 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed73790;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1794d0 .functor NAND 1, v0x55efbeef3750_0, v0x55efbeef3750_0, C4<1>, C4<1>;
v0x55efbef06d70_0 .net "in_a", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef06e10_0 .net "in_b", 0 0, v0x55efbeef3750_0;  alias, 1 drivers
v0x55efbef068c0_0 .net "out", 0 0, L_0x55efbf1794d0;  alias, 1 drivers
S_0x55efbed71b70 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbed79190;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeefe750_0 .net "in_a", 0 0, L_0x55efbf1792f0;  alias, 1 drivers
v0x55efbeefe7f0_0 .net "in_b", 0 0, L_0x55efbf179460;  alias, 1 drivers
v0x55efbeefe440_0 .net "not_a", 0 0, L_0x55efbf179540;  1 drivers
v0x55efbeefe4e0_0 .net "not_b", 0 0, L_0x55efbf179640;  1 drivers
v0x55efbeefdcb0_0 .net "out", 0 0, L_0x55efbf1796b0;  alias, 1 drivers
S_0x55efbed71030 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed71b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1796b0 .functor NAND 1, L_0x55efbf179540, L_0x55efbf179640, C4<1>, C4<1>;
v0x55efbef04ed0_0 .net "in_a", 0 0, L_0x55efbf179540;  alias, 1 drivers
v0x55efbef03990_0 .net "in_b", 0 0, L_0x55efbf179640;  alias, 1 drivers
v0x55efbef03a50_0 .net "out", 0 0, L_0x55efbf1796b0;  alias, 1 drivers
S_0x55efbed722d0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed71b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef01af0_0 .net "in", 0 0, L_0x55efbf1792f0;  alias, 1 drivers
v0x55efbef01b90_0 .net "out", 0 0, L_0x55efbf179540;  alias, 1 drivers
S_0x55efbed6f410 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed722d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf179540 .functor NAND 1, L_0x55efbf1792f0, L_0x55efbf1792f0, C4<1>, C4<1>;
v0x55efbef034e0_0 .net "in_a", 0 0, L_0x55efbf1792f0;  alias, 1 drivers
v0x55efbef01fa0_0 .net "in_b", 0 0, L_0x55efbf1792f0;  alias, 1 drivers
v0x55efbef02060_0 .net "out", 0 0, L_0x55efbf179540;  alias, 1 drivers
S_0x55efbed6e8d0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed71b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeefebc0_0 .net "in", 0 0, L_0x55efbf179460;  alias, 1 drivers
v0x55efbeefec60_0 .net "out", 0 0, L_0x55efbf179640;  alias, 1 drivers
S_0x55efbed6fb70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed6e8d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf179640 .functor NAND 1, L_0x55efbf179460, L_0x55efbf179460, C4<1>, C4<1>;
v0x55efbef005b0_0 .net "in_a", 0 0, L_0x55efbf179460;  alias, 1 drivers
v0x55efbef00100_0 .net "in_b", 0 0, L_0x55efbf179460;  alias, 1 drivers
v0x55efbef001c0_0 .net "out", 0 0, L_0x55efbf179640;  alias, 1 drivers
S_0x55efbefb39a0 .scope module, "mux_gate_tb" "mux_gate_tb" 26 3;
 .timescale -9 -11;
P_0x55efbe8e6240 .param/l "period" 1 26 5, +C4<00000000000000000000000000010100>;
v0x55efbeed8df0_0 .var "in_a", 0 0;
v0x55efbeed8eb0_0 .var "in_b", 0 0;
v0x55efbeed8940_0 .net "out", 0 0, L_0x55efbf17acb0;  1 drivers
v0x55efbeed89e0_0 .var "sel", 0 0;
S_0x55efbed6ccb0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 26 10, 26 10 0, S_0x55efbefb39a0;
 .timescale -9 -11;
v0x55efbeef2150_0 .var/2s "i", 31 0;
S_0x55efbed6c170 .scope module, "UUT" "mux" 26 6, 24 1 0, S_0x55efbefb39a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55efbeedd710_0 .net "anda_out", 0 0, L_0x55efbf17a5c0;  1 drivers
v0x55efbeedd7b0_0 .net "andb_out", 0 0, L_0x55efbf17a7c0;  1 drivers
v0x55efbeedc1d0_0 .net "in_a", 0 0, v0x55efbeed8df0_0;  1 drivers
v0x55efbeedbd20_0 .net "in_b", 0 0, v0x55efbeed8eb0_0;  1 drivers
v0x55efbeeda7e0_0 .net "not_out", 0 0, L_0x55efbf17a830;  1 drivers
v0x55efbeeda330_0 .net "out", 0 0, L_0x55efbf17acb0;  alias, 1 drivers
v0x55efbeeda3d0_0 .net "sel", 0 0, v0x55efbeed89e0_0;  1 drivers
S_0x55efbed6d410 .scope module, "ANDA" "and_gate" 24 6, 5 1 0, S_0x55efbed6c170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeeee8c0_0 .net "in_a", 0 0, v0x55efbeed8df0_0;  alias, 1 drivers
v0x55efbeeee960_0 .net "in_b", 0 0, L_0x55efbf17a830;  alias, 1 drivers
v0x55efbeeed380_0 .net "nand_tmp", 0 0, L_0x55efbf17a430;  1 drivers
v0x55efbeeed420_0 .net "out", 0 0, L_0x55efbf17a5c0;  alias, 1 drivers
S_0x55efbed6a550 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed6d410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17a430 .functor NAND 1, v0x55efbeed8df0_0, L_0x55efbf17a830, C4<1>, C4<1>;
v0x55efbeef1ca0_0 .net "in_a", 0 0, v0x55efbeed8df0_0;  alias, 1 drivers
v0x55efbeef0760_0 .net "in_b", 0 0, L_0x55efbf17a830;  alias, 1 drivers
v0x55efbeef0820_0 .net "out", 0 0, L_0x55efbf17a430;  alias, 1 drivers
S_0x55efbed69a10 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed6d410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17a5c0 .functor NAND 1, L_0x55efbf17a430, L_0x55efbf17a430, C4<1>, C4<1>;
v0x55efbeef02b0_0 .net "in_a", 0 0, L_0x55efbf17a430;  alias, 1 drivers
v0x55efbeef0370_0 .net "in_b", 0 0, L_0x55efbf17a430;  alias, 1 drivers
v0x55efbeeeed70_0 .net "out", 0 0, L_0x55efbf17a5c0;  alias, 1 drivers
S_0x55efbed6acb0 .scope module, "ANDB" "and_gate" 24 7, 5 1 0, S_0x55efbed6c170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeee9af0_0 .net "in_a", 0 0, v0x55efbeed8eb0_0;  alias, 1 drivers
v0x55efbeee9b90_0 .net "in_b", 0 0, v0x55efbeed89e0_0;  alias, 1 drivers
v0x55efbeee85b0_0 .net "nand_tmp", 0 0, L_0x55efbf17a630;  1 drivers
v0x55efbeee8650_0 .net "out", 0 0, L_0x55efbf17a7c0;  alias, 1 drivers
S_0x55efbed67df0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbed6acb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17a630 .functor NAND 1, v0x55efbeed8eb0_0, v0x55efbeed89e0_0, C4<1>, C4<1>;
v0x55efbeeeced0_0 .net "in_a", 0 0, v0x55efbeed8eb0_0;  alias, 1 drivers
v0x55efbeeecf70_0 .net "in_b", 0 0, v0x55efbeed89e0_0;  alias, 1 drivers
v0x55efbeeeb990_0 .net "out", 0 0, L_0x55efbf17a630;  alias, 1 drivers
S_0x55efbed672b0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbed6acb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17a7c0 .functor NAND 1, L_0x55efbf17a630, L_0x55efbf17a630, C4<1>, C4<1>;
v0x55efbeeeb4e0_0 .net "in_a", 0 0, L_0x55efbf17a630;  alias, 1 drivers
v0x55efbeeeb580_0 .net "in_b", 0 0, L_0x55efbf17a630;  alias, 1 drivers
v0x55efbeee9fa0_0 .net "out", 0 0, L_0x55efbf17a7c0;  alias, 1 drivers
S_0x55efbed68550 .scope module, "NOTA" "not_gate" 24 8, 13 1 0, S_0x55efbed6c170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeee6710_0 .net "in", 0 0, v0x55efbeed89e0_0;  alias, 1 drivers
v0x55efbeee67b0_0 .net "out", 0 0, L_0x55efbf17a830;  alias, 1 drivers
S_0x55efbed65030 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed68550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17a830 .functor NAND 1, v0x55efbeed89e0_0, v0x55efbeed89e0_0, C4<1>, C4<1>;
v0x55efbeee8100_0 .net "in_a", 0 0, v0x55efbeed89e0_0;  alias, 1 drivers
v0x55efbeee6bc0_0 .net "in_b", 0 0, v0x55efbeed89e0_0;  alias, 1 drivers
v0x55efbeee6c60_0 .net "out", 0 0, L_0x55efbf17a830;  alias, 1 drivers
S_0x55efbed644f0 .scope module, "ORA" "or_gate" 24 9, 25 1 0, S_0x55efbed6c170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeedf5b0_0 .net "in_a", 0 0, L_0x55efbf17a5c0;  alias, 1 drivers
v0x55efbeedf650_0 .net "in_b", 0 0, L_0x55efbf17a7c0;  alias, 1 drivers
v0x55efbeedf100_0 .net "not_a", 0 0, L_0x55efbf17a9b0;  1 drivers
v0x55efbeedf1a0_0 .net "not_b", 0 0, L_0x55efbf17ab30;  1 drivers
v0x55efbeeddbc0_0 .net "out", 0 0, L_0x55efbf17acb0;  alias, 1 drivers
S_0x55efbed65790 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed644f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17acb0 .functor NAND 1, L_0x55efbf17a9b0, L_0x55efbf17ab30, C4<1>, C4<1>;
v0x55efbeee5270_0 .net "in_a", 0 0, L_0x55efbf17a9b0;  alias, 1 drivers
v0x55efbeee4e00_0 .net "in_b", 0 0, L_0x55efbf17ab30;  alias, 1 drivers
v0x55efbeee4ec0_0 .net "out", 0 0, L_0x55efbf17acb0;  alias, 1 drivers
S_0x55efbed628d0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed644f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeee2990_0 .net "in", 0 0, L_0x55efbf17a5c0;  alias, 1 drivers
v0x55efbeee2a30_0 .net "out", 0 0, L_0x55efbf17a9b0;  alias, 1 drivers
S_0x55efbed61d90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed628d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17a9b0 .functor NAND 1, L_0x55efbf17a5c0, L_0x55efbf17a5c0, C4<1>, C4<1>;
v0x55efbeee4b90_0 .net "in_a", 0 0, L_0x55efbf17a5c0;  alias, 1 drivers
v0x55efbeee3ed0_0 .net "in_b", 0 0, L_0x55efbf17a5c0;  alias, 1 drivers
v0x55efbeee3f90_0 .net "out", 0 0, L_0x55efbf17a9b0;  alias, 1 drivers
S_0x55efbed63030 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed644f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeee0af0_0 .net "in", 0 0, L_0x55efbf17a7c0;  alias, 1 drivers
v0x55efbeee0b90_0 .net "out", 0 0, L_0x55efbf17ab30;  alias, 1 drivers
S_0x55efbed60170 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed63030;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ab30 .functor NAND 1, L_0x55efbf17a7c0, L_0x55efbf17a7c0, C4<1>, C4<1>;
v0x55efbeee24e0_0 .net "in_a", 0 0, L_0x55efbf17a7c0;  alias, 1 drivers
v0x55efbeee0fa0_0 .net "in_b", 0 0, L_0x55efbf17a7c0;  alias, 1 drivers
v0x55efbeee1060_0 .net "out", 0 0, L_0x55efbf17ab30;  alias, 1 drivers
S_0x55efbefb5390 .scope module, "nand_gate_tb" "nand_gate_tb" 27 3;
 .timescale -9 -11;
P_0x55efbe984aa0 .param/l "period" 1 27 5, +C4<00000000000000000000000000010100>;
v0x55efbeed7010_0 .var "in_a", 0 0;
v0x55efbeed5a10_0 .var "in_b", 0 0;
v0x55efbeed5ab0_0 .net "out", 0 0, L_0x55efbf17ad20;  1 drivers
S_0x55efbed5f630 .scope module, "UUT" "nand_gate" 27 6, 6 1 0, S_0x55efbefb5390;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ad20 .functor NAND 1, v0x55efbeed7010_0, v0x55efbeed5a10_0, C4<1>, C4<1>;
v0x55efbeed7400_0 .net "in_a", 0 0, v0x55efbeed7010_0;  1 drivers
v0x55efbeed74a0_0 .net "in_b", 0 0, v0x55efbeed5a10_0;  1 drivers
v0x55efbeed6f50_0 .net "out", 0 0, L_0x55efbf17ad20;  alias, 1 drivers
S_0x55efbefb6d80 .scope module, "not_16_tb" "not_16_tb" 28 3;
 .timescale -9 -11;
P_0x55efbea8a230 .param/l "period" 1 28 6, +C4<00000000000000000000000000010100>;
v0x55efbee9a720_0 .var "in", 15 0;
v0x55efbee9a7e0_0 .net "out", 15 0, L_0x55efbf17cbc0;  1 drivers
v0x55efbee99b40_0 .var "rand_in", 15 0;
S_0x55efbed608d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 28 11, 28 11 0, S_0x55efbefb6d80;
 .timescale -9 -11;
v0x55efbeed5560_0 .var/2s "i", 31 0;
S_0x55efbed5da10 .scope module, "UUT" "not_16" 28 7, 29 1 0, S_0x55efbefb6d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
v0x55efbee9bee0_0 .net "in", 15 0, v0x55efbee9a720_0;  1 drivers
v0x55efbee9b300_0 .net "out", 15 0, L_0x55efbf17cbc0;  alias, 1 drivers
L_0x55efbf17ae90 .part v0x55efbee9a720_0, 0, 1;
L_0x55efbf17b030 .part v0x55efbee9a720_0, 1, 1;
L_0x55efbf17b1d0 .part v0x55efbee9a720_0, 2, 1;
L_0x55efbf17b400 .part v0x55efbee9a720_0, 3, 1;
L_0x55efbf17b5a0 .part v0x55efbee9a720_0, 4, 1;
L_0x55efbf17b740 .part v0x55efbee9a720_0, 5, 1;
L_0x55efbf17b8e0 .part v0x55efbee9a720_0, 6, 1;
L_0x55efbf17bb00 .part v0x55efbee9a720_0, 7, 1;
L_0x55efbf17bca0 .part v0x55efbee9a720_0, 8, 1;
L_0x55efbf17be40 .part v0x55efbee9a720_0, 9, 1;
L_0x55efbf17bfe0 .part v0x55efbee9a720_0, 10, 1;
L_0x55efbf17c180 .part v0x55efbee9a720_0, 11, 1;
L_0x55efbf17c390 .part v0x55efbee9a720_0, 12, 1;
L_0x55efbf17c530 .part v0x55efbee9a720_0, 13, 1;
L_0x55efbf17c6e0 .part v0x55efbee9a720_0, 14, 1;
L_0x55efbf17ca90 .part v0x55efbee9a720_0, 15, 1;
LS_0x55efbf17cbc0_0_0 .concat8 [ 1 1 1 1], L_0x55efbf17ad90, L_0x55efbf17af30, L_0x55efbf17b0d0, L_0x55efbf17b300;
LS_0x55efbf17cbc0_0_4 .concat8 [ 1 1 1 1], L_0x55efbf17b4a0, L_0x55efbf17b640, L_0x55efbf17b7e0, L_0x55efbf17ba90;
LS_0x55efbf17cbc0_0_8 .concat8 [ 1 1 1 1], L_0x55efbf17bba0, L_0x55efbf17bd40, L_0x55efbf17bee0, L_0x55efbf17c080;
LS_0x55efbf17cbc0_0_12 .concat8 [ 1 1 1 1], L_0x55efbf17c290, L_0x55efbf17c430, L_0x55efbf17c220, L_0x55efbf17c990;
L_0x55efbf17cbc0 .concat8 [ 4 4 4 4], LS_0x55efbf17cbc0_0_0, LS_0x55efbf17cbc0_0_4, LS_0x55efbf17cbc0_0_8, LS_0x55efbf17cbc0_0_12;
S_0x55efbed5ced0 .scope generate, "genblk1[0]" "genblk1[0]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe932460 .param/l "i" 0 29 5, +C4<00>;
S_0x55efbed5e170 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed5ced0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeed3b70_0 .net "in", 0 0, L_0x55efbf17ae90;  1 drivers
v0x55efbeed2630_0 .net "out", 0 0, L_0x55efbf17ad90;  1 drivers
S_0x55efbed5b2b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed5e170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ad90 .functor NAND 1, L_0x55efbf17ae90, L_0x55efbf17ae90, C4<1>, C4<1>;
v0x55efbeed5600_0 .net "in_a", 0 0, L_0x55efbf17ae90;  alias, 1 drivers
v0x55efbeed4020_0 .net "in_b", 0 0, L_0x55efbf17ae90;  alias, 1 drivers
v0x55efbeed40e0_0 .net "out", 0 0, L_0x55efbf17ad90;  alias, 1 drivers
S_0x55efbed5a770 .scope generate, "genblk1[1]" "genblk1[1]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbeed3c60 .param/l "i" 0 29 5, +C4<01>;
S_0x55efbed5ba10 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed5a770;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeed0790_0 .net "in", 0 0, L_0x55efbf17b030;  1 drivers
v0x55efbeecf250_0 .net "out", 0 0, L_0x55efbf17af30;  1 drivers
S_0x55efbed58b50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed5ba10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17af30 .functor NAND 1, L_0x55efbf17b030, L_0x55efbf17b030, C4<1>, C4<1>;
v0x55efbeed2180_0 .net "in_a", 0 0, L_0x55efbf17b030;  alias, 1 drivers
v0x55efbeed0c40_0 .net "in_b", 0 0, L_0x55efbf17b030;  alias, 1 drivers
v0x55efbeed0d00_0 .net "out", 0 0, L_0x55efbf17af30;  alias, 1 drivers
S_0x55efbed58010 .scope generate, "genblk1[2]" "genblk1[2]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe9504c0 .param/l "i" 0 29 5, +C4<010>;
S_0x55efbed592b0 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed58010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeecd3b0_0 .net "in", 0 0, L_0x55efbf17b1d0;  1 drivers
v0x55efbeecbe70_0 .net "out", 0 0, L_0x55efbf17b0d0;  1 drivers
S_0x55efbed563f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed592b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17b0d0 .functor NAND 1, L_0x55efbf17b1d0, L_0x55efbf17b1d0, C4<1>, C4<1>;
v0x55efbeeceda0_0 .net "in_a", 0 0, L_0x55efbf17b1d0;  alias, 1 drivers
v0x55efbeecd860_0 .net "in_b", 0 0, L_0x55efbf17b1d0;  alias, 1 drivers
v0x55efbeecd920_0 .net "out", 0 0, L_0x55efbf17b0d0;  alias, 1 drivers
S_0x55efbed558b0 .scope generate, "genblk1[3]" "genblk1[3]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe8f80b0 .param/l "i" 0 29 5, +C4<011>;
S_0x55efbed56b50 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed558b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeca3f0_0 .net "in", 0 0, L_0x55efbf17b400;  1 drivers
v0x55efbeec8820_0 .net "out", 0 0, L_0x55efbf17b300;  1 drivers
S_0x55efbed53c90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed56b50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17b300 .functor NAND 1, L_0x55efbf17b400, L_0x55efbf17b400, C4<1>, C4<1>;
v0x55efbeecb960_0 .net "in_a", 0 0, L_0x55efbf17b400;  alias, 1 drivers
v0x55efbeecb5b0_0 .net "in_b", 0 0, L_0x55efbf17b400;  alias, 1 drivers
v0x55efbeecb670_0 .net "out", 0 0, L_0x55efbf17b300;  alias, 1 drivers
S_0x55efbed53150 .scope generate, "genblk1[4]" "genblk1[4]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe916a10 .param/l "i" 0 29 5, +C4<0100>;
S_0x55efbed543f0 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed53150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeec43f0_0 .net "in", 0 0, L_0x55efbf17b5a0;  1 drivers
v0x55efbeec2cb0_0 .net "out", 0 0, L_0x55efbf17b4a0;  1 drivers
S_0x55efbed51530 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed543f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17b4a0 .functor NAND 1, L_0x55efbf17b5a0, L_0x55efbf17b5a0, C4<1>, C4<1>;
v0x55efbeec72d0_0 .net "in_a", 0 0, L_0x55efbf17b5a0;  alias, 1 drivers
v0x55efbeec5b60_0 .net "in_b", 0 0, L_0x55efbf17b5a0;  alias, 1 drivers
v0x55efbeec5c20_0 .net "out", 0 0, L_0x55efbf17b4a0;  alias, 1 drivers
S_0x55efbed509f0 .scope generate, "genblk1[5]" "genblk1[5]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe9600f0 .param/l "i" 0 29 5, +C4<0101>;
S_0x55efbed51c90 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed509f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeec02a0_0 .net "in", 0 0, L_0x55efbf17b740;  1 drivers
v0x55efbeebea80_0 .net "out", 0 0, L_0x55efbf17b640;  1 drivers
S_0x55efbed4edd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed51c90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17b640 .functor NAND 1, L_0x55efbf17b740, L_0x55efbf17b740, C4<1>, C4<1>;
v0x55efbeec1da0_0 .net "in_a", 0 0, L_0x55efbf17b740;  alias, 1 drivers
v0x55efbeec0fd0_0 .net "in_b", 0 0, L_0x55efbf17b740;  alias, 1 drivers
v0x55efbeec1090_0 .net "out", 0 0, L_0x55efbf17b640;  alias, 1 drivers
S_0x55efbed4e290 .scope generate, "genblk1[6]" "genblk1[6]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe926600 .param/l "i" 0 29 5, +C4<0110>;
S_0x55efbed4f530 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed4e290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeebbb50_0 .net "in", 0 0, L_0x55efbf17b8e0;  1 drivers
v0x55efbeebb6a0_0 .net "out", 0 0, L_0x55efbf17b7e0;  1 drivers
S_0x55efbed4c670 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed4f530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17b7e0 .functor NAND 1, L_0x55efbf17b8e0, L_0x55efbf17b8e0, C4<1>, C4<1>;
v0x55efbeebd540_0 .net "in_a", 0 0, L_0x55efbf17b8e0;  alias, 1 drivers
v0x55efbeebd090_0 .net "in_b", 0 0, L_0x55efbf17b8e0;  alias, 1 drivers
v0x55efbeebd150_0 .net "out", 0 0, L_0x55efbf17b7e0;  alias, 1 drivers
S_0x55efbed4bb30 .scope generate, "genblk1[7]" "genblk1[7]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe945cb0 .param/l "i" 0 29 5, +C4<0111>;
S_0x55efbed4cdd0 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed4bb30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeb8770_0 .net "in", 0 0, L_0x55efbf17bb00;  1 drivers
v0x55efbeeb82c0_0 .net "out", 0 0, L_0x55efbf17ba90;  1 drivers
S_0x55efbed49f10 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed4cdd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ba90 .functor NAND 1, L_0x55efbf17bb00, L_0x55efbf17bb00, C4<1>, C4<1>;
v0x55efbeeba160_0 .net "in_a", 0 0, L_0x55efbf17bb00;  alias, 1 drivers
v0x55efbeeb9cb0_0 .net "in_b", 0 0, L_0x55efbf17bb00;  alias, 1 drivers
v0x55efbeeb9d70_0 .net "out", 0 0, L_0x55efbf17ba90;  alias, 1 drivers
S_0x55efbed493d0 .scope generate, "genblk1[8]" "genblk1[8]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe9168b0 .param/l "i" 0 29 5, +C4<01000>;
S_0x55efbed4a670 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed493d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeb5390_0 .net "in", 0 0, L_0x55efbf17bca0;  1 drivers
v0x55efbeeb4ee0_0 .net "out", 0 0, L_0x55efbf17bba0;  1 drivers
S_0x55efbed477b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed4a670;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17bba0 .functor NAND 1, L_0x55efbf17bca0, L_0x55efbf17bca0, C4<1>, C4<1>;
v0x55efbeeb6d80_0 .net "in_a", 0 0, L_0x55efbf17bca0;  alias, 1 drivers
v0x55efbeeb68d0_0 .net "in_b", 0 0, L_0x55efbf17bca0;  alias, 1 drivers
v0x55efbeeb6990_0 .net "out", 0 0, L_0x55efbf17bba0;  alias, 1 drivers
S_0x55efbed46c70 .scope generate, "genblk1[9]" "genblk1[9]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe8b47e0 .param/l "i" 0 29 5, +C4<01001>;
S_0x55efbed47f10 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed46c70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeb1fb0_0 .net "in", 0 0, L_0x55efbf17be40;  1 drivers
v0x55efbeeb1b00_0 .net "out", 0 0, L_0x55efbf17bd40;  1 drivers
S_0x55efbed45050 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed47f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17bd40 .functor NAND 1, L_0x55efbf17be40, L_0x55efbf17be40, C4<1>, C4<1>;
v0x55efbeeb39a0_0 .net "in_a", 0 0, L_0x55efbf17be40;  alias, 1 drivers
v0x55efbeeb34f0_0 .net "in_b", 0 0, L_0x55efbf17be40;  alias, 1 drivers
v0x55efbeeb35b0_0 .net "out", 0 0, L_0x55efbf17bd40;  alias, 1 drivers
S_0x55efbed44510 .scope generate, "genblk1[10]" "genblk1[10]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe91d8b0 .param/l "i" 0 29 5, +C4<01010>;
S_0x55efbed457b0 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed44510;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeaebd0_0 .net "in", 0 0, L_0x55efbf17bfe0;  1 drivers
v0x55efbeeae720_0 .net "out", 0 0, L_0x55efbf17bee0;  1 drivers
S_0x55efbed428f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed457b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17bee0 .functor NAND 1, L_0x55efbf17bfe0, L_0x55efbf17bfe0, C4<1>, C4<1>;
v0x55efbeeb05c0_0 .net "in_a", 0 0, L_0x55efbf17bfe0;  alias, 1 drivers
v0x55efbeeb0110_0 .net "in_b", 0 0, L_0x55efbf17bfe0;  alias, 1 drivers
v0x55efbeeb01d0_0 .net "out", 0 0, L_0x55efbf17bee0;  alias, 1 drivers
S_0x55efbed41db0 .scope generate, "genblk1[11]" "genblk1[11]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbe90b430 .param/l "i" 0 29 5, +C4<01011>;
S_0x55efbed43050 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed41db0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeeab7f0_0 .net "in", 0 0, L_0x55efbf17c180;  1 drivers
v0x55efbeeab340_0 .net "out", 0 0, L_0x55efbf17c080;  1 drivers
S_0x55efbed40190 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed43050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17c080 .functor NAND 1, L_0x55efbf17c180, L_0x55efbf17c180, C4<1>, C4<1>;
v0x55efbeead1e0_0 .net "in_a", 0 0, L_0x55efbf17c180;  alias, 1 drivers
v0x55efbeeacd30_0 .net "in_b", 0 0, L_0x55efbf17c180;  alias, 1 drivers
v0x55efbeeacdf0_0 .net "out", 0 0, L_0x55efbf17c080;  alias, 1 drivers
S_0x55efbed3f650 .scope generate, "genblk1[12]" "genblk1[12]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbee0a7a0 .param/l "i" 0 29 5, +C4<01100>;
S_0x55efbed408f0 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed3f650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeea8410_0 .net "in", 0 0, L_0x55efbf17c390;  1 drivers
v0x55efbeea7f60_0 .net "out", 0 0, L_0x55efbf17c290;  1 drivers
S_0x55efbed3d3d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed408f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17c290 .functor NAND 1, L_0x55efbf17c390, L_0x55efbf17c390, C4<1>, C4<1>;
v0x55efbeea9e00_0 .net "in_a", 0 0, L_0x55efbf17c390;  alias, 1 drivers
v0x55efbeea9950_0 .net "in_b", 0 0, L_0x55efbf17c390;  alias, 1 drivers
v0x55efbeea9a10_0 .net "out", 0 0, L_0x55efbf17c290;  alias, 1 drivers
S_0x55efbed3c890 .scope generate, "genblk1[13]" "genblk1[13]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbee25f00 .param/l "i" 0 29 5, +C4<01101>;
S_0x55efbed3db30 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed3c890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeea62a0_0 .net "in", 0 0, L_0x55efbf17c530;  1 drivers
v0x55efbeea3910_0 .net "out", 0 0, L_0x55efbf17c430;  1 drivers
S_0x55efbed3ac70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed3db30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17c430 .functor NAND 1, L_0x55efbf17c530, L_0x55efbf17c530, C4<1>, C4<1>;
v0x55efbeea6a20_0 .net "in_a", 0 0, L_0x55efbf17c530;  alias, 1 drivers
v0x55efbeea65b0_0 .net "in_b", 0 0, L_0x55efbf17c530;  alias, 1 drivers
v0x55efbeea6670_0 .net "out", 0 0, L_0x55efbf17c430;  alias, 1 drivers
S_0x55efbed3a130 .scope generate, "genblk1[14]" "genblk1[14]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbeb6fb00 .param/l "i" 0 29 5, +C4<01110>;
S_0x55efbed3b3d0 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed3a130;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeea0620_0 .net "in", 0 0, L_0x55efbf17c6e0;  1 drivers
v0x55efbee9fa40_0 .net "out", 0 0, L_0x55efbf17c220;  1 drivers
S_0x55efbed38510 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed3b3d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17c220 .functor NAND 1, L_0x55efbf17c6e0, L_0x55efbf17c6e0, C4<1>, C4<1>;
v0x55efbeea1de0_0 .net "in_a", 0 0, L_0x55efbf17c6e0;  alias, 1 drivers
v0x55efbeea1200_0 .net "in_b", 0 0, L_0x55efbf17c6e0;  alias, 1 drivers
v0x55efbeea12c0_0 .net "out", 0 0, L_0x55efbf17c220;  alias, 1 drivers
S_0x55efbed379d0 .scope generate, "genblk1[15]" "genblk1[15]" 29 5, 29 5 0, S_0x55efbed5da10;
 .timescale -9 -11;
P_0x55efbee6f280 .param/l "i" 0 29 5, +C4<01111>;
S_0x55efbed38c70 .scope module, "NOT_I" "not_gate" 29 6, 13 1 0, S_0x55efbed379d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee9d6a0_0 .net "in", 0 0, L_0x55efbf17ca90;  1 drivers
v0x55efbee9cac0_0 .net "out", 0 0, L_0x55efbf17c990;  1 drivers
S_0x55efbed35db0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed38c70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17c990 .functor NAND 1, L_0x55efbf17ca90, L_0x55efbf17ca90, C4<1>, C4<1>;
v0x55efbee9ee60_0 .net "in_a", 0 0, L_0x55efbf17ca90;  alias, 1 drivers
v0x55efbee9e280_0 .net "in_b", 0 0, L_0x55efbf17ca90;  alias, 1 drivers
v0x55efbee9e340_0 .net "out", 0 0, L_0x55efbf17c990;  alias, 1 drivers
S_0x55efbefb8770 .scope module, "not_gate_tb" "not_gate_tb" 30 3;
 .timescale -9 -11;
P_0x55efbea5b1d0 .param/l "period" 1 30 5, +C4<00000000000000000000000000010100>;
v0x55efbee966e0_0 .var "in", 0 0;
v0x55efbee967a0_0 .net "out", 0 0, L_0x55efbf17ccf0;  1 drivers
S_0x55efbed35270 .scope module, "UUT" "not_gate" 30 6, 13 1 0, S_0x55efbefb8770;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee98380_0 .net "in", 0 0, v0x55efbee966e0_0;  1 drivers
v0x55efbee97810_0 .net "out", 0 0, L_0x55efbf17ccf0;  alias, 1 drivers
S_0x55efbed36510 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed35270;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ccf0 .functor NAND 1, v0x55efbee966e0_0, v0x55efbee966e0_0, C4<1>, C4<1>;
v0x55efbee99be0_0 .net "in_a", 0 0, v0x55efbee966e0_0;  alias, 1 drivers
v0x55efbee98f60_0 .net "in_b", 0 0, v0x55efbee966e0_0;  alias, 1 drivers
v0x55efbee99020_0 .net "out", 0 0, L_0x55efbf17ccf0;  alias, 1 drivers
S_0x55efbefba160 .scope module, "or_16_tb" "or_16_tb" 31 3;
 .timescale -9 -11;
P_0x55efbea6f240 .param/l "period" 1 31 6, +C4<00000000000000000000000000010100>;
v0x55efbecb3d00_0 .var "expected_out", 15 0;
v0x55efbecb3de0_0 .var "in_a", 15 0;
v0x55efbecb4fa0_0 .var "in_b", 15 0;
v0x55efbecb5060_0 .net "out", 15 0, L_0x55efbf183220;  1 drivers
v0x55efbecb20e0_0 .var "rand_in_a", 15 0;
v0x55efbecb21c0_0 .var "rand_in_b", 15 0;
S_0x55efbed33650 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 31 11, 31 11 0, S_0x55efbefba160;
 .timescale -9 -11;
v0x55efbee90f30_0 .var/2s "i", 31 0;
S_0x55efbed32b10 .scope module, "UUT" "or_16" 31 7, 32 1 0, S_0x55efbefba160;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbecb77c0_0 .net "in_a", 15 0, v0x55efbecb3de0_0;  1 drivers
v0x55efbecb4840_0 .net "in_b", 15 0, v0x55efbecb4fa0_0;  1 drivers
v0x55efbecb4920_0 .net "out", 15 0, L_0x55efbf183220;  alias, 1 drivers
L_0x55efbf17d180 .part v0x55efbecb3de0_0, 0, 1;
L_0x55efbf17d220 .part v0x55efbecb4fa0_0, 0, 1;
L_0x55efbf17d710 .part v0x55efbecb3de0_0, 1, 1;
L_0x55efbf17d7b0 .part v0x55efbecb4fa0_0, 1, 1;
L_0x55efbf17dc80 .part v0x55efbecb3de0_0, 2, 1;
L_0x55efbf17ddb0 .part v0x55efbecb4fa0_0, 2, 1;
L_0x55efbf17e370 .part v0x55efbecb3de0_0, 3, 1;
L_0x55efbf17e410 .part v0x55efbecb4fa0_0, 3, 1;
L_0x55efbf17e900 .part v0x55efbecb3de0_0, 4, 1;
L_0x55efbf17e9a0 .part v0x55efbecb4fa0_0, 4, 1;
L_0x55efbf17ee90 .part v0x55efbecb3de0_0, 5, 1;
L_0x55efbf17ef30 .part v0x55efbecb4fa0_0, 5, 1;
L_0x55efbf17f490 .part v0x55efbecb3de0_0, 6, 1;
L_0x55efbf17f530 .part v0x55efbecb4fa0_0, 6, 1;
L_0x55efbf17fa20 .part v0x55efbecb3de0_0, 7, 1;
L_0x55efbf17fac0 .part v0x55efbecb4fa0_0, 7, 1;
L_0x55efbf180040 .part v0x55efbecb3de0_0, 8, 1;
L_0x55efbf1800e0 .part v0x55efbecb4fa0_0, 8, 1;
L_0x55efbf1805e0 .part v0x55efbecb3de0_0, 9, 1;
L_0x55efbf180680 .part v0x55efbecb4fa0_0, 9, 1;
L_0x55efbf180180 .part v0x55efbecb3de0_0, 10, 1;
L_0x55efbf180c20 .part v0x55efbecb4fa0_0, 10, 1;
L_0x55efbf1811d0 .part v0x55efbecb3de0_0, 11, 1;
L_0x55efbf181270 .part v0x55efbecb4fa0_0, 11, 1;
L_0x55efbf181830 .part v0x55efbecb3de0_0, 12, 1;
L_0x55efbf1818d0 .part v0x55efbecb4fa0_0, 12, 1;
L_0x55efbf181ea0 .part v0x55efbecb3de0_0, 13, 1;
L_0x55efbf181f40 .part v0x55efbecb4fa0_0, 13, 1;
L_0x55efbf182520 .part v0x55efbecb3de0_0, 14, 1;
L_0x55efbf1827d0 .part v0x55efbecb4fa0_0, 14, 1;
L_0x55efbf182fd0 .part v0x55efbecb3de0_0, 15, 1;
L_0x55efbf183070 .part v0x55efbecb4fa0_0, 15, 1;
LS_0x55efbf183220_0_0 .concat8 [ 1 1 1 1], L_0x55efbf17d110, L_0x55efbf17d660, L_0x55efbf17dbd0, L_0x55efbf17e2c0;
LS_0x55efbf183220_0_4 .concat8 [ 1 1 1 1], L_0x55efbf17e850, L_0x55efbf17ede0, L_0x55efbf17f3e0, L_0x55efbf17f970;
LS_0x55efbf183220_0_8 .concat8 [ 1 1 1 1], L_0x55efbf17ff90, L_0x55efbf180530, L_0x55efbf180b70, L_0x55efbf181120;
LS_0x55efbf183220_0_12 .concat8 [ 1 1 1 1], L_0x55efbf181780, L_0x55efbf181df0, L_0x55efbf182470, L_0x55efbf182f20;
L_0x55efbf183220 .concat8 [ 4 4 4 4], LS_0x55efbf183220_0_0, LS_0x55efbf183220_0_4, LS_0x55efbf183220_0_8, LS_0x55efbf183220_0_12;
S_0x55efbed33db0 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbeeb25e0 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbed30ef0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed33db0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee7f970_0 .net "in_a", 0 0, L_0x55efbf17d180;  1 drivers
v0x55efbee7fa10_0 .net "in_b", 0 0, L_0x55efbf17d220;  1 drivers
v0x55efbee7df30_0 .net "not_a", 0 0, L_0x55efbf17cdf0;  1 drivers
v0x55efbee7dfd0_0 .net "not_b", 0 0, L_0x55efbf17cf80;  1 drivers
v0x55efbee7c5c0_0 .net "out", 0 0, L_0x55efbf17d110;  1 drivers
S_0x55efbed303b0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed30ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17d110 .functor NAND 1, L_0x55efbf17cdf0, L_0x55efbf17cf80, C4<1>, C4<1>;
v0x55efbee8f840_0 .net "in_a", 0 0, L_0x55efbf17cdf0;  alias, 1 drivers
v0x55efbee8c830_0 .net "in_b", 0 0, L_0x55efbf17cf80;  alias, 1 drivers
v0x55efbee8c8f0_0 .net "out", 0 0, L_0x55efbf17d110;  alias, 1 drivers
S_0x55efbed31650 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed30ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee87a40_0 .net "in", 0 0, L_0x55efbf17d180;  alias, 1 drivers
v0x55efbee860d0_0 .net "out", 0 0, L_0x55efbf17cdf0;  alias, 1 drivers
S_0x55efbed2e790 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed31650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17cdf0 .functor NAND 1, L_0x55efbf17d180, L_0x55efbf17d180, C4<1>, C4<1>;
v0x55efbee8adf0_0 .net "in_a", 0 0, L_0x55efbf17d180;  alias, 1 drivers
v0x55efbee89480_0 .net "in_b", 0 0, L_0x55efbf17d180;  alias, 1 drivers
v0x55efbee89540_0 .net "out", 0 0, L_0x55efbf17cdf0;  alias, 1 drivers
S_0x55efbed2dc50 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed30ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee82de0_0 .net "in", 0 0, L_0x55efbf17d220;  alias, 1 drivers
v0x55efbee812e0_0 .net "out", 0 0, L_0x55efbf17cf80;  alias, 1 drivers
S_0x55efbed2eef0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed2dc50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17cf80 .functor NAND 1, L_0x55efbf17d220, L_0x55efbf17d220, C4<1>, C4<1>;
v0x55efbee84690_0 .net "in_a", 0 0, L_0x55efbf17d220;  alias, 1 drivers
v0x55efbee84750_0 .net "in_b", 0 0, L_0x55efbf17d220;  alias, 1 drivers
v0x55efbee82d20_0 .net "out", 0 0, L_0x55efbf17cf80;  alias, 1 drivers
S_0x55efbed2c030 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbeee5090 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbed2b4f0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed2c030;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee6c350_0 .net "in_a", 0 0, L_0x55efbf17d710;  1 drivers
v0x55efbee6c3f0_0 .net "in_b", 0 0, L_0x55efbf17d7b0;  1 drivers
v0x55efbee6a910_0 .net "not_a", 0 0, L_0x55efbf17d2c0;  1 drivers
v0x55efbee6a9b0_0 .net "not_b", 0 0, L_0x55efbf17d490;  1 drivers
v0x55efbee68fa0_0 .net "out", 0 0, L_0x55efbf17d660;  1 drivers
S_0x55efbed2c790 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed2b4f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17d660 .functor NAND 1, L_0x55efbf17d2c0, L_0x55efbf17d490, C4<1>, C4<1>;
v0x55efbee7ab80_0 .net "in_a", 0 0, L_0x55efbf17d2c0;  alias, 1 drivers
v0x55efbee79210_0 .net "in_b", 0 0, L_0x55efbf17d490;  alias, 1 drivers
v0x55efbee792d0_0 .net "out", 0 0, L_0x55efbf17d660;  alias, 1 drivers
S_0x55efbed298d0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed2b4f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee74420_0 .net "in", 0 0, L_0x55efbf17d710;  alias, 1 drivers
v0x55efbee72ab0_0 .net "out", 0 0, L_0x55efbf17d2c0;  alias, 1 drivers
S_0x55efbed28d90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed298d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17d2c0 .functor NAND 1, L_0x55efbf17d710, L_0x55efbf17d710, C4<1>, C4<1>;
v0x55efbee777d0_0 .net "in_a", 0 0, L_0x55efbf17d710;  alias, 1 drivers
v0x55efbee75e60_0 .net "in_b", 0 0, L_0x55efbf17d710;  alias, 1 drivers
v0x55efbee75f20_0 .net "out", 0 0, L_0x55efbf17d2c0;  alias, 1 drivers
S_0x55efbed2a030 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed2b4f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee6f7c0_0 .net "in", 0 0, L_0x55efbf17d7b0;  alias, 1 drivers
v0x55efbee6dcc0_0 .net "out", 0 0, L_0x55efbf17d490;  alias, 1 drivers
S_0x55efbed27170 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed2a030;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17d490 .functor NAND 1, L_0x55efbf17d7b0, L_0x55efbf17d7b0, C4<1>, C4<1>;
v0x55efbee71070_0 .net "in_a", 0 0, L_0x55efbf17d7b0;  alias, 1 drivers
v0x55efbee71130_0 .net "in_b", 0 0, L_0x55efbf17d7b0;  alias, 1 drivers
v0x55efbee6f700_0 .net "out", 0 0, L_0x55efbf17d490;  alias, 1 drivers
S_0x55efbed26630 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbef587b0 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbed278d0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed26630;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee5a720_0 .net "in_a", 0 0, L_0x55efbf17dc80;  1 drivers
v0x55efbee5a7c0_0 .net "in_b", 0 0, L_0x55efbf17ddb0;  1 drivers
v0x55efbee58950_0 .net "not_a", 0 0, L_0x55efbf17d850;  1 drivers
v0x55efbee589f0_0 .net "not_b", 0 0, L_0x55efbf17da00;  1 drivers
v0x55efbee573f0_0 .net "out", 0 0, L_0x55efbf17dbd0;  1 drivers
S_0x55efbed24a10 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed278d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17dbd0 .functor NAND 1, L_0x55efbf17d850, L_0x55efbf17da00, C4<1>, C4<1>;
v0x55efbee67560_0 .net "in_a", 0 0, L_0x55efbf17d850;  alias, 1 drivers
v0x55efbee65bf0_0 .net "in_b", 0 0, L_0x55efbf17da00;  alias, 1 drivers
v0x55efbee65cb0_0 .net "out", 0 0, L_0x55efbf17dbd0;  alias, 1 drivers
S_0x55efbed23ed0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed278d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee60e00_0 .net "in", 0 0, L_0x55efbf17dc80;  alias, 1 drivers
v0x55efbee5f490_0 .net "out", 0 0, L_0x55efbf17d850;  alias, 1 drivers
S_0x55efbed25170 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed23ed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17d850 .functor NAND 1, L_0x55efbf17dc80, L_0x55efbf17dc80, C4<1>, C4<1>;
v0x55efbee641b0_0 .net "in_a", 0 0, L_0x55efbf17dc80;  alias, 1 drivers
v0x55efbee62840_0 .net "in_b", 0 0, L_0x55efbf17dc80;  alias, 1 drivers
v0x55efbee62900_0 .net "out", 0 0, L_0x55efbf17d850;  alias, 1 drivers
S_0x55efbed222b0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed278d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee5d600_0 .net "in", 0 0, L_0x55efbf17ddb0;  alias, 1 drivers
v0x55efbee5c020_0 .net "out", 0 0, L_0x55efbf17da00;  alias, 1 drivers
S_0x55efbed21770 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed222b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17da00 .functor NAND 1, L_0x55efbf17ddb0, L_0x55efbf17ddb0, C4<1>, C4<1>;
v0x55efbee5da50_0 .net "in_a", 0 0, L_0x55efbf17ddb0;  alias, 1 drivers
v0x55efbee5db10_0 .net "in_b", 0 0, L_0x55efbf17ddb0;  alias, 1 drivers
v0x55efbee5d540_0 .net "out", 0 0, L_0x55efbf17da00;  alias, 1 drivers
S_0x55efbed22a10 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbef89b60 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbed1fb50 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed22a10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee30f50_0 .net "in_a", 0 0, L_0x55efbf17e370;  1 drivers
v0x55efbee30ff0_0 .net "in_b", 0 0, L_0x55efbf17e410;  1 drivers
v0x55efbee4b090_0 .net "not_a", 0 0, L_0x55efbf17df20;  1 drivers
v0x55efbee4b130_0 .net "not_b", 0 0, L_0x55efbf17e0f0;  1 drivers
v0x55efbee45640_0 .net "out", 0 0, L_0x55efbf17e2c0;  1 drivers
S_0x55efbed1f010 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed1fb50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17e2c0 .functor NAND 1, L_0x55efbf17df20, L_0x55efbf17e0f0, C4<1>, C4<1>;
v0x55efbee55bb0_0 .net "in_a", 0 0, L_0x55efbf17df20;  alias, 1 drivers
v0x55efbee57980_0 .net "in_b", 0 0, L_0x55efbf17e0f0;  alias, 1 drivers
v0x55efbee57a40_0 .net "out", 0 0, L_0x55efbf17e2c0;  alias, 1 drivers
S_0x55efbed202b0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed1fb50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee35660_0 .net "in", 0 0, L_0x55efbf17e370;  alias, 1 drivers
v0x55efbee345a0_0 .net "out", 0 0, L_0x55efbf17df20;  alias, 1 drivers
S_0x55efbed1d3f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed202b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17df20 .functor NAND 1, L_0x55efbf17e370, L_0x55efbf17e370, C4<1>, C4<1>;
v0x55efbee377e0_0 .net "in_a", 0 0, L_0x55efbf17e370;  alias, 1 drivers
v0x55efbee36720_0 .net "in_b", 0 0, L_0x55efbf17e370;  alias, 1 drivers
v0x55efbee367e0_0 .net "out", 0 0, L_0x55efbf17df20;  alias, 1 drivers
S_0x55efbed1c8b0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed1fb50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee324e0_0 .net "in", 0 0, L_0x55efbf17e410;  alias, 1 drivers
v0x55efbee31360_0 .net "out", 0 0, L_0x55efbf17e0f0;  alias, 1 drivers
S_0x55efbed1db50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed1c8b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17e0f0 .functor NAND 1, L_0x55efbf17e410, L_0x55efbf17e410, C4<1>, C4<1>;
v0x55efbee334e0_0 .net "in_a", 0 0, L_0x55efbf17e410;  alias, 1 drivers
v0x55efbee335a0_0 .net "in_b", 0 0, L_0x55efbf17e410;  alias, 1 drivers
v0x55efbee32420_0 .net "out", 0 0, L_0x55efbf17e0f0;  alias, 1 drivers
S_0x55efbed1ac90 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbefc1780 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbed1a150 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed1ac90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee402f0_0 .net "in_a", 0 0, L_0x55efbf17e900;  1 drivers
v0x55efbee40390_0 .net "in_b", 0 0, L_0x55efbf17e9a0;  1 drivers
v0x55efbee3d410_0 .net "not_a", 0 0, L_0x55efbf17e4b0;  1 drivers
v0x55efbee3d4b0_0 .net "not_b", 0 0, L_0x55efbf17e680;  1 drivers
v0x55efbee39fa0_0 .net "out", 0 0, L_0x55efbf17e850;  1 drivers
S_0x55efbed1b3f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed1a150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17e850 .functor NAND 1, L_0x55efbf17e4b0, L_0x55efbf17e680, C4<1>, C4<1>;
v0x55efbee3fc60_0 .net "in_a", 0 0, L_0x55efbf17e4b0;  alias, 1 drivers
v0x55efbee39750_0 .net "in_b", 0 0, L_0x55efbf17e680;  alias, 1 drivers
v0x55efbee39810_0 .net "out", 0 0, L_0x55efbf17e850;  alias, 1 drivers
S_0x55efbed18530 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed1a150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee4e260_0 .net "in", 0 0, L_0x55efbf17e900;  alias, 1 drivers
v0x55efbee4b740_0 .net "out", 0 0, L_0x55efbf17e4b0;  alias, 1 drivers
S_0x55efbed179f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed18530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17e4b0 .functor NAND 1, L_0x55efbf17e900, L_0x55efbf17e900, C4<1>, C4<1>;
v0x55efbee39020_0 .net "in_a", 0 0, L_0x55efbf17e900;  alias, 1 drivers
v0x55efbee38940_0 .net "in_b", 0 0, L_0x55efbf17e900;  alias, 1 drivers
v0x55efbee38a00_0 .net "out", 0 0, L_0x55efbf17e4b0;  alias, 1 drivers
S_0x55efbed18c90 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed1a150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee45db0_0 .net "in", 0 0, L_0x55efbf17e9a0;  alias, 1 drivers
v0x55efbee43220_0 .net "out", 0 0, L_0x55efbf17e680;  alias, 1 drivers
S_0x55efbed15770 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed18c90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17e680 .functor NAND 1, L_0x55efbf17e9a0, L_0x55efbf17e9a0, C4<1>, C4<1>;
v0x55efbee48c70_0 .net "in_a", 0 0, L_0x55efbf17e9a0;  alias, 1 drivers
v0x55efbee48d30_0 .net "in_b", 0 0, L_0x55efbf17e9a0;  alias, 1 drivers
v0x55efbee45cf0_0 .net "out", 0 0, L_0x55efbf17e680;  alias, 1 drivers
S_0x55efbed14c30 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbefdcf20 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbed15ed0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed14c30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee2cb10_0 .net "in_a", 0 0, L_0x55efbf17ee90;  1 drivers
v0x55efbee2cbb0_0 .net "in_b", 0 0, L_0x55efbf17ef30;  1 drivers
v0x55efbee2b9f0_0 .net "not_a", 0 0, L_0x55efbf17ea40;  1 drivers
v0x55efbee2ba90_0 .net "not_b", 0 0, L_0x55efbf17ec10;  1 drivers
v0x55efbee2a400_0 .net "out", 0 0, L_0x55efbf17ede0;  1 drivers
S_0x55efbed13010 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed15ed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ede0 .functor NAND 1, L_0x55efbf17ea40, L_0x55efbf17ec10, C4<1>, C4<1>;
v0x55efbee282d0_0 .net "in_a", 0 0, L_0x55efbf17ea40;  alias, 1 drivers
v0x55efbee27210_0 .net "in_b", 0 0, L_0x55efbf17ec10;  alias, 1 drivers
v0x55efbee272d0_0 .net "out", 0 0, L_0x55efbf17ede0;  alias, 1 drivers
S_0x55efbed124d0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed15ed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee24b70_0 .net "in", 0 0, L_0x55efbf17ee90;  alias, 1 drivers
v0x55efbee2b430_0 .net "out", 0 0, L_0x55efbf17ea40;  alias, 1 drivers
S_0x55efbed13770 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed124d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ea40 .functor NAND 1, L_0x55efbf17ee90, L_0x55efbf17ee90, C4<1>, C4<1>;
v0x55efbee26150_0 .net "in_a", 0 0, L_0x55efbf17ee90;  alias, 1 drivers
v0x55efbee25c70_0 .net "in_b", 0 0, L_0x55efbf17ee90;  alias, 1 drivers
v0x55efbee25d30_0 .net "out", 0 0, L_0x55efbf17ea40;  alias, 1 drivers
S_0x55efbed108b0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed15ed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee29510_0 .net "in", 0 0, L_0x55efbf17ef30;  alias, 1 drivers
v0x55efbee2dc30_0 .net "out", 0 0, L_0x55efbf17ec10;  alias, 1 drivers
S_0x55efbed0fd70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed108b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ec10 .functor NAND 1, L_0x55efbf17ef30, L_0x55efbf17ef30, C4<1>, C4<1>;
v0x55efbee29be0_0 .net "in_a", 0 0, L_0x55efbf17ef30;  alias, 1 drivers
v0x55efbee29ca0_0 .net "in_b", 0 0, L_0x55efbf17ef30;  alias, 1 drivers
v0x55efbee29450_0 .net "out", 0 0, L_0x55efbf17ec10;  alias, 1 drivers
S_0x55efbed11010 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbefc6000 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbed0e150 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed11010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee16de0_0 .net "in_a", 0 0, L_0x55efbf17f490;  1 drivers
v0x55efbee16e80_0 .net "in_b", 0 0, L_0x55efbf17f530;  1 drivers
v0x55efbee16990_0 .net "not_a", 0 0, L_0x55efbf17f040;  1 drivers
v0x55efbee16a30_0 .net "not_b", 0 0, L_0x55efbf17f210;  1 drivers
v0x55efbee15970_0 .net "out", 0 0, L_0x55efbf17f3e0;  1 drivers
S_0x55efbed0d610 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed0e150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17f3e0 .functor NAND 1, L_0x55efbf17f040, L_0x55efbf17f210, C4<1>, C4<1>;
v0x55efbee21190_0 .net "in_a", 0 0, L_0x55efbf17f040;  alias, 1 drivers
v0x55efbee1deb0_0 .net "in_b", 0 0, L_0x55efbf17f210;  alias, 1 drivers
v0x55efbee1df70_0 .net "out", 0 0, L_0x55efbf17f3e0;  alias, 1 drivers
S_0x55efbed0e8b0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed0e150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee1a6e0_0 .net "in", 0 0, L_0x55efbf17f490;  alias, 1 drivers
v0x55efbee196c0_0 .net "out", 0 0, L_0x55efbf17f040;  alias, 1 drivers
S_0x55efbed0b9f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed0e8b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17f040 .functor NAND 1, L_0x55efbf17f490, L_0x55efbf17f490, C4<1>, C4<1>;
v0x55efbee1bb50_0 .net "in_a", 0 0, L_0x55efbf17f490;  alias, 1 drivers
v0x55efbee1ab30_0 .net "in_b", 0 0, L_0x55efbf17f490;  alias, 1 drivers
v0x55efbee1abf0_0 .net "out", 0 0, L_0x55efbf17f040;  alias, 1 drivers
S_0x55efbed0aeb0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed0e150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee18310_0 .net "in", 0 0, L_0x55efbf17f530;  alias, 1 drivers
v0x55efbee17e00_0 .net "out", 0 0, L_0x55efbf17f210;  alias, 1 drivers
S_0x55efbed0c150 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed0aeb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17f210 .functor NAND 1, L_0x55efbf17f530, L_0x55efbf17f530, C4<1>, C4<1>;
v0x55efbee19270_0 .net "in_a", 0 0, L_0x55efbf17f530;  alias, 1 drivers
v0x55efbee19330_0 .net "in_b", 0 0, L_0x55efbf17f530;  alias, 1 drivers
v0x55efbee18250_0 .net "out", 0 0, L_0x55efbf17f210;  alias, 1 drivers
S_0x55efbed09290 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbef6a450 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbed08750 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed09290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee0f340_0 .net "in_a", 0 0, L_0x55efbf17fa20;  1 drivers
v0x55efbee0f3e0_0 .net "in_b", 0 0, L_0x55efbf17fac0;  1 drivers
v0x55efbee0eef0_0 .net "not_a", 0 0, L_0x55efbf17efd0;  1 drivers
v0x55efbee0ef90_0 .net "not_b", 0 0, L_0x55efbf17f7a0;  1 drivers
v0x55efbee0ded0_0 .net "out", 0 0, L_0x55efbf17f970;  1 drivers
S_0x55efbed099f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed08750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17f970 .functor NAND 1, L_0x55efbf17efd0, L_0x55efbf17f7a0, C4<1>, C4<1>;
v0x55efbee15520_0 .net "in_a", 0 0, L_0x55efbf17efd0;  alias, 1 drivers
v0x55efbee14500_0 .net "in_b", 0 0, L_0x55efbf17f7a0;  alias, 1 drivers
v0x55efbee145c0_0 .net "out", 0 0, L_0x55efbf17f970;  alias, 1 drivers
S_0x55efbed06b30 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed08750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee12c40_0 .net "in", 0 0, L_0x55efbf17fa20;  alias, 1 drivers
v0x55efbee11c20_0 .net "out", 0 0, L_0x55efbf17efd0;  alias, 1 drivers
S_0x55efbed05ff0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed06b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17efd0 .functor NAND 1, L_0x55efbf17fa20, L_0x55efbf17fa20, C4<1>, C4<1>;
v0x55efbee140b0_0 .net "in_a", 0 0, L_0x55efbf17fa20;  alias, 1 drivers
v0x55efbee13090_0 .net "in_b", 0 0, L_0x55efbf17fa20;  alias, 1 drivers
v0x55efbee13150_0 .net "out", 0 0, L_0x55efbf17efd0;  alias, 1 drivers
S_0x55efbed07290 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed08750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee10870_0 .net "in", 0 0, L_0x55efbf17fac0;  alias, 1 drivers
v0x55efbee10360_0 .net "out", 0 0, L_0x55efbf17f7a0;  alias, 1 drivers
S_0x55efbed043d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed07290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17f7a0 .functor NAND 1, L_0x55efbf17fac0, L_0x55efbf17fac0, C4<1>, C4<1>;
v0x55efbee117d0_0 .net "in_a", 0 0, L_0x55efbf17fac0;  alias, 1 drivers
v0x55efbee11890_0 .net "in_b", 0 0, L_0x55efbf17fac0;  alias, 1 drivers
v0x55efbee107b0_0 .net "out", 0 0, L_0x55efbf17f7a0;  alias, 1 drivers
S_0x55efbed03890 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbefbafc0 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbed04b30 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbed03890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeb5c360_0 .net "in_a", 0 0, L_0x55efbf180040;  1 drivers
v0x55efbeb5c400_0 .net "in_b", 0 0, L_0x55efbf1800e0;  1 drivers
v0x55efbeb5b860_0 .net "not_a", 0 0, L_0x55efbf17fbf0;  1 drivers
v0x55efbeb5b900_0 .net "not_b", 0 0, L_0x55efbf17fdc0;  1 drivers
v0x55efbeb5b2e0_0 .net "out", 0 0, L_0x55efbf17ff90;  1 drivers
S_0x55efbed01c70 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbed04b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17ff90 .functor NAND 1, L_0x55efbf17fbf0, L_0x55efbf17fdc0, C4<1>, C4<1>;
v0x55efbee0da80_0 .net "in_a", 0 0, L_0x55efbf17fbf0;  alias, 1 drivers
v0x55efbee0ca60_0 .net "in_b", 0 0, L_0x55efbf17fdc0;  alias, 1 drivers
v0x55efbee0cb20_0 .net "out", 0 0, L_0x55efbf17ff90;  alias, 1 drivers
S_0x55efbed01130 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbed04b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee0b1a0_0 .net "in", 0 0, L_0x55efbf180040;  alias, 1 drivers
v0x55efbee0a180_0 .net "out", 0 0, L_0x55efbf17fbf0;  alias, 1 drivers
S_0x55efbed023d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbed01130;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17fbf0 .functor NAND 1, L_0x55efbf180040, L_0x55efbf180040, C4<1>, C4<1>;
v0x55efbee0c610_0 .net "in_a", 0 0, L_0x55efbf180040;  alias, 1 drivers
v0x55efbee0b5f0_0 .net "in_b", 0 0, L_0x55efbf180040;  alias, 1 drivers
v0x55efbee0b6b0_0 .net "out", 0 0, L_0x55efbf17fbf0;  alias, 1 drivers
S_0x55efbecff510 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbed04b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeb5de40_0 .net "in", 0 0, L_0x55efbf1800e0;  alias, 1 drivers
v0x55efbeb5c8e0_0 .net "out", 0 0, L_0x55efbf17fdc0;  alias, 1 drivers
S_0x55efbecfe9d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecff510;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf17fdc0 .functor NAND 1, L_0x55efbf1800e0, L_0x55efbf1800e0, C4<1>, C4<1>;
v0x55efbee09d30_0 .net "in_a", 0 0, L_0x55efbf1800e0;  alias, 1 drivers
v0x55efbee09df0_0 .net "in_b", 0 0, L_0x55efbf1800e0;  alias, 1 drivers
v0x55efbeb5dd80_0 .net "out", 0 0, L_0x55efbf17fdc0;  alias, 1 drivers
S_0x55efbecffc70 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbeec8900 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbecfcdb0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbecffc70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeb56060_0 .net "in_a", 0 0, L_0x55efbf1805e0;  1 drivers
v0x55efbeb56100_0 .net "in_b", 0 0, L_0x55efbf180680;  1 drivers
v0x55efbeb55560_0 .net "not_a", 0 0, L_0x55efbf180220;  1 drivers
v0x55efbeb55600_0 .net "not_b", 0 0, L_0x55efbf180360;  1 drivers
v0x55efbeb54fe0_0 .net "out", 0 0, L_0x55efbf180530;  1 drivers
S_0x55efbecfc270 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbecfcdb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf180530 .functor NAND 1, L_0x55efbf180220, L_0x55efbf180360, C4<1>, C4<1>;
v0x55efbeb5a7e0_0 .net "in_a", 0 0, L_0x55efbf180220;  alias, 1 drivers
v0x55efbeb5a260_0 .net "in_b", 0 0, L_0x55efbf180360;  alias, 1 drivers
v0x55efbeb5a320_0 .net "out", 0 0, L_0x55efbf180530;  alias, 1 drivers
S_0x55efbecfd510 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbecfcdb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeb586e0_0 .net "in", 0 0, L_0x55efbf1805e0;  alias, 1 drivers
v0x55efbeb58160_0 .net "out", 0 0, L_0x55efbf180220;  alias, 1 drivers
S_0x55efbecfa650 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecfd510;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf180220 .functor NAND 1, L_0x55efbf1805e0, L_0x55efbf1805e0, C4<1>, C4<1>;
v0x55efbeb59760_0 .net "in_a", 0 0, L_0x55efbf1805e0;  alias, 1 drivers
v0x55efbeb591e0_0 .net "in_b", 0 0, L_0x55efbf1805e0;  alias, 1 drivers
v0x55efbeb592a0_0 .net "out", 0 0, L_0x55efbf180220;  alias, 1 drivers
S_0x55efbecf9b10 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbecfcdb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeb571a0_0 .net "in", 0 0, L_0x55efbf180680;  alias, 1 drivers
v0x55efbeb565e0_0 .net "out", 0 0, L_0x55efbf180360;  alias, 1 drivers
S_0x55efbecfadb0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecf9b10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf180360 .functor NAND 1, L_0x55efbf180680, L_0x55efbf180680, C4<1>, C4<1>;
v0x55efbeb57660_0 .net "in_a", 0 0, L_0x55efbf180680;  alias, 1 drivers
v0x55efbeb57720_0 .net "in_b", 0 0, L_0x55efbf180680;  alias, 1 drivers
v0x55efbeb570e0_0 .net "out", 0 0, L_0x55efbf180360;  alias, 1 drivers
S_0x55efbecf7ef0 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbeeb06a0 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbecf73b0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbecf7ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeb4fd60_0 .net "in_a", 0 0, L_0x55efbf180180;  1 drivers
v0x55efbeb4fe00_0 .net "in_b", 0 0, L_0x55efbf180c20;  1 drivers
v0x55efbeb4f260_0 .net "not_a", 0 0, L_0x55efbf1807d0;  1 drivers
v0x55efbeb4f300_0 .net "not_b", 0 0, L_0x55efbf1809a0;  1 drivers
v0x55efbeb4ece0_0 .net "out", 0 0, L_0x55efbf180b70;  1 drivers
S_0x55efbecf8650 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbecf73b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf180b70 .functor NAND 1, L_0x55efbf1807d0, L_0x55efbf1809a0, C4<1>, C4<1>;
v0x55efbeb544e0_0 .net "in_a", 0 0, L_0x55efbf1807d0;  alias, 1 drivers
v0x55efbeb53f60_0 .net "in_b", 0 0, L_0x55efbf1809a0;  alias, 1 drivers
v0x55efbeb54020_0 .net "out", 0 0, L_0x55efbf180b70;  alias, 1 drivers
S_0x55efbecf5790 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbecf73b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeb523e0_0 .net "in", 0 0, L_0x55efbf180180;  alias, 1 drivers
v0x55efbeb51e60_0 .net "out", 0 0, L_0x55efbf1807d0;  alias, 1 drivers
S_0x55efbecf4c50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecf5790;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1807d0 .functor NAND 1, L_0x55efbf180180, L_0x55efbf180180, C4<1>, C4<1>;
v0x55efbeb53460_0 .net "in_a", 0 0, L_0x55efbf180180;  alias, 1 drivers
v0x55efbeb52ee0_0 .net "in_b", 0 0, L_0x55efbf180180;  alias, 1 drivers
v0x55efbeb52fa0_0 .net "out", 0 0, L_0x55efbf1807d0;  alias, 1 drivers
S_0x55efbecf5ef0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbecf73b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeb50ea0_0 .net "in", 0 0, L_0x55efbf180c20;  alias, 1 drivers
v0x55efbeb502e0_0 .net "out", 0 0, L_0x55efbf1809a0;  alias, 1 drivers
S_0x55efbecf3030 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecf5ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1809a0 .functor NAND 1, L_0x55efbf180c20, L_0x55efbf180c20, C4<1>, C4<1>;
v0x55efbeb51360_0 .net "in_a", 0 0, L_0x55efbf180c20;  alias, 1 drivers
v0x55efbeb51420_0 .net "in_b", 0 0, L_0x55efbf180c20;  alias, 1 drivers
v0x55efbeb50de0_0 .net "out", 0 0, L_0x55efbf1809a0;  alias, 1 drivers
S_0x55efbecf24f0 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbee978f0 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbecf3790 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbecf24f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbef62ea0_0 .net "in_a", 0 0, L_0x55efbf1811d0;  1 drivers
v0x55efbef62f40_0 .net "in_b", 0 0, L_0x55efbf181270;  1 drivers
v0x55efbef49af0_0 .net "not_a", 0 0, L_0x55efbf180d80;  1 drivers
v0x55efbef49b90_0 .net "not_b", 0 0, L_0x55efbf180f50;  1 drivers
v0x55efbef29fc0_0 .net "out", 0 0, L_0x55efbf181120;  1 drivers
S_0x55efbecf08d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbecf3790;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf181120 .functor NAND 1, L_0x55efbf180d80, L_0x55efbf180f50, C4<1>, C4<1>;
v0x55efbeb4e1e0_0 .net "in_a", 0 0, L_0x55efbf180d80;  alias, 1 drivers
v0x55efbeb4dc60_0 .net "in_b", 0 0, L_0x55efbf180f50;  alias, 1 drivers
v0x55efbeb4dd20_0 .net "out", 0 0, L_0x55efbf181120;  alias, 1 drivers
S_0x55efbecefd90 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbecf3790;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef285d0_0 .net "in", 0 0, L_0x55efbf1811d0;  alias, 1 drivers
v0x55efbeeda4c0_0 .net "out", 0 0, L_0x55efbf180d80;  alias, 1 drivers
S_0x55efbecf1030 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecefd90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf180d80 .functor NAND 1, L_0x55efbf1811d0, L_0x55efbf1811d0, C4<1>, C4<1>;
v0x55efbefaa840_0 .net "in_a", 0 0, L_0x55efbf1811d0;  alias, 1 drivers
v0x55efbef90e70_0 .net "in_b", 0 0, L_0x55efbf1811d0;  alias, 1 drivers
v0x55efbef90f30_0 .net "out", 0 0, L_0x55efbf180d80;  alias, 1 drivers
S_0x55efbecedb10 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbecf3790;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefa4120_0 .net "in", 0 0, L_0x55efbf181270;  alias, 1 drivers
v0x55efbef8a6b0_0 .net "out", 0 0, L_0x55efbf180f50;  alias, 1 drivers
S_0x55efbececfd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecedb10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf180f50 .functor NAND 1, L_0x55efbf181270, L_0x55efbf181270, C4<1>, C4<1>;
v0x55efbefc2820_0 .net "in_a", 0 0, L_0x55efbf181270;  alias, 1 drivers
v0x55efbefc28e0_0 .net "in_b", 0 0, L_0x55efbf181270;  alias, 1 drivers
v0x55efbefa4080_0 .net "out", 0 0, L_0x55efbf180f50;  alias, 1 drivers
S_0x55efbecee270 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbee283b0 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbeceb3b0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbecee270;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee38e60_0 .net "in_a", 0 0, L_0x55efbf181830;  1 drivers
v0x55efbee38f00_0 .net "in_b", 0 0, L_0x55efbf1818d0;  1 drivers
v0x55efbee39d80_0 .net "not_a", 0 0, L_0x55efbf1813e0;  1 drivers
v0x55efbee39e20_0 .net "not_b", 0 0, L_0x55efbf1815b0;  1 drivers
v0x55efbee29a20_0 .net "out", 0 0, L_0x55efbf181780;  1 drivers
S_0x55efbecea870 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeceb3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf181780 .functor NAND 1, L_0x55efbf1813e0, L_0x55efbf1815b0, C4<1>, C4<1>;
v0x55efbef0ec00_0 .net "in_a", 0 0, L_0x55efbf1813e0;  alias, 1 drivers
v0x55efbef0ece0_0 .net "in_b", 0 0, L_0x55efbf1815b0;  alias, 1 drivers
v0x55efbeedbeb0_0 .net "out", 0 0, L_0x55efbf181780;  alias, 1 drivers
S_0x55efbecebb10 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeceb3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefd7bd0_0 .net "in", 0 0, L_0x55efbf181830;  alias, 1 drivers
v0x55efbefd8c60_0 .net "out", 0 0, L_0x55efbf1813e0;  alias, 1 drivers
S_0x55efbece8c50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecebb10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1813e0 .functor NAND 1, L_0x55efbf181830, L_0x55efbf181830, C4<1>, C4<1>;
v0x55efbefd8330_0 .net "in_a", 0 0, L_0x55efbf181830;  alias, 1 drivers
v0x55efbefd8410_0 .net "in_b", 0 0, L_0x55efbf181830;  alias, 1 drivers
v0x55efbefd7b10_0 .net "out", 0 0, L_0x55efbf1813e0;  alias, 1 drivers
S_0x55efbece8110 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeceb3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefd1810_0 .net "in", 0 0, L_0x55efbf1818d0;  alias, 1 drivers
v0x55efbee39590_0 .net "out", 0 0, L_0x55efbf1815b0;  alias, 1 drivers
S_0x55efbece93b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbece8110;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1815b0 .functor NAND 1, L_0x55efbf1818d0, L_0x55efbf1818d0, C4<1>, C4<1>;
v0x55efbefd0fc0_0 .net "in_a", 0 0, L_0x55efbf1818d0;  alias, 1 drivers
v0x55efbefd1080_0 .net "in_b", 0 0, L_0x55efbf1818d0;  alias, 1 drivers
v0x55efbefd1770_0 .net "out", 0 0, L_0x55efbf1815b0;  alias, 1 drivers
S_0x55efbece64f0 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbee2a240 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbece59b0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbece64f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbecd94d0_0 .net "in_a", 0 0, L_0x55efbf181ea0;  1 drivers
v0x55efbecd9570_0 .net "in_b", 0 0, L_0x55efbf181f40;  1 drivers
v0x55efbecda770_0 .net "not_a", 0 0, L_0x55efbf181a50;  1 drivers
v0x55efbecda810_0 .net "not_b", 0 0, L_0x55efbf181c20;  1 drivers
v0x55efbecd78b0_0 .net "out", 0 0, L_0x55efbf181df0;  1 drivers
S_0x55efbece6c50 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbece59b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf181df0 .functor NAND 1, L_0x55efbf181a50, L_0x55efbf181c20, C4<1>, C4<1>;
v0x55efbece3e30_0 .net "in_a", 0 0, L_0x55efbf181a50;  alias, 1 drivers
v0x55efbece3250_0 .net "in_b", 0 0, L_0x55efbf181c20;  alias, 1 drivers
v0x55efbece3310_0 .net "out", 0 0, L_0x55efbf181df0;  alias, 1 drivers
S_0x55efbece44f0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbece59b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbecdeed0_0 .net "in", 0 0, L_0x55efbf181ea0;  alias, 1 drivers
v0x55efbecdefc0_0 .net "out", 0 0, L_0x55efbf181a50;  alias, 1 drivers
S_0x55efbece0af0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbece44f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf181a50 .functor NAND 1, L_0x55efbf181ea0, L_0x55efbf181ea0, C4<1>, C4<1>;
v0x55efbece1720_0 .net "in_a", 0 0, L_0x55efbf181ea0;  alias, 1 drivers
v0x55efbece1d90_0 .net "in_b", 0 0, L_0x55efbf181ea0;  alias, 1 drivers
v0x55efbece1e50_0 .net "out", 0 0, L_0x55efbf181a50;  alias, 1 drivers
S_0x55efbecdf630 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbece59b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbecdcf70_0 .net "in", 0 0, L_0x55efbf181f40;  alias, 1 drivers
v0x55efbecda010_0 .net "out", 0 0, L_0x55efbf181c20;  alias, 1 drivers
S_0x55efbecdc770 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecdf630;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf181c20 .functor NAND 1, L_0x55efbf181f40, L_0x55efbf181f40, C4<1>, C4<1>;
v0x55efbecdbc30_0 .net "in_a", 0 0, L_0x55efbf181f40;  alias, 1 drivers
v0x55efbecdbcf0_0 .net "in_b", 0 0, L_0x55efbf181f40;  alias, 1 drivers
v0x55efbecdced0_0 .net "out", 0 0, L_0x55efbf181c20;  alias, 1 drivers
S_0x55efbecd6d70 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbecda140 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbecd8010 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbecd6d70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeccbb30_0 .net "in_a", 0 0, L_0x55efbf182520;  1 drivers
v0x55efbeccbbd0_0 .net "in_b", 0 0, L_0x55efbf1827d0;  1 drivers
v0x55efbecc8c70_0 .net "not_a", 0 0, L_0x55efbf1820d0;  1 drivers
v0x55efbecc8d10_0 .net "not_b", 0 0, L_0x55efbf1822a0;  1 drivers
v0x55efbecc8130_0 .net "out", 0 0, L_0x55efbf182470;  1 drivers
S_0x55efbecd5150 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbecd8010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf182470 .functor NAND 1, L_0x55efbf1820d0, L_0x55efbf1822a0, C4<1>, C4<1>;
v0x55efbecd46d0_0 .net "in_a", 0 0, L_0x55efbf1820d0;  alias, 1 drivers
v0x55efbecd58b0_0 .net "in_b", 0 0, L_0x55efbf1822a0;  alias, 1 drivers
v0x55efbecd5970_0 .net "out", 0 0, L_0x55efbf182470;  alias, 1 drivers
S_0x55efbecd29f0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbecd8010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeccf750_0 .net "in", 0 0, L_0x55efbf182520;  alias, 1 drivers
v0x55efbeccf840_0 .net "out", 0 0, L_0x55efbf1820d0;  alias, 1 drivers
S_0x55efbecd3150 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecd29f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1820d0 .functor NAND 1, L_0x55efbf182520, L_0x55efbf182520, C4<1>, C4<1>;
v0x55efbecd1fa0_0 .net "in_a", 0 0, L_0x55efbf182520;  alias, 1 drivers
v0x55efbecd0290_0 .net "in_b", 0 0, L_0x55efbf182520;  alias, 1 drivers
v0x55efbecd0350_0 .net "out", 0 0, L_0x55efbf1820d0;  alias, 1 drivers
S_0x55efbeccdb30 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbecd8010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeccb470_0 .net "in", 0 0, L_0x55efbf1827d0;  alias, 1 drivers
v0x55efbecca890_0 .net "out", 0 0, L_0x55efbf1822a0;  alias, 1 drivers
S_0x55efbecccff0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeccdb30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1822a0 .functor NAND 1, L_0x55efbf1827d0, L_0x55efbf1827d0, C4<1>, C4<1>;
v0x55efbecce290_0 .net "in_a", 0 0, L_0x55efbf1827d0;  alias, 1 drivers
v0x55efbecce350_0 .net "in_b", 0 0, L_0x55efbf1827d0;  alias, 1 drivers
v0x55efbeccb3d0_0 .net "out", 0 0, L_0x55efbf1822a0;  alias, 1 drivers
S_0x55efbecc93d0 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbed32b10;
 .timescale -9 -11;
P_0x55efbecca9c0 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbecc3480 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbecc93d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbecb6fa0_0 .net "in_a", 0 0, L_0x55efbf182fd0;  1 drivers
v0x55efbecb7040_0 .net "in_b", 0 0, L_0x55efbf183070;  1 drivers
v0x55efbecb6460_0 .net "not_a", 0 0, L_0x55efbf182b80;  1 drivers
v0x55efbecb6500_0 .net "not_b", 0 0, L_0x55efbf182d50;  1 drivers
v0x55efbecb7700_0 .net "out", 0 0, L_0x55efbf182f20;  1 drivers
S_0x55efbecc2940 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbecc3480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf182f20 .functor NAND 1, L_0x55efbf182b80, L_0x55efbf182d50, C4<1>, C4<1>;
v0x55efbecc3ca0_0 .net "in_a", 0 0, L_0x55efbf182b80;  alias, 1 drivers
v0x55efbecc0d20_0 .net "in_b", 0 0, L_0x55efbf182d50;  alias, 1 drivers
v0x55efbecc0de0_0 .net "out", 0 0, L_0x55efbf182f20;  alias, 1 drivers
S_0x55efbecc01e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbecc3480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbecbed20_0 .net "in", 0 0, L_0x55efbf182fd0;  alias, 1 drivers
v0x55efbecbee10_0 .net "out", 0 0, L_0x55efbf182b80;  alias, 1 drivers
S_0x55efbecbe5c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecc01e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf182b80 .functor NAND 1, L_0x55efbf182fd0, L_0x55efbf182fd0, C4<1>, C4<1>;
v0x55efbecc1570_0 .net "in_a", 0 0, L_0x55efbf182fd0;  alias, 1 drivers
v0x55efbecbda80_0 .net "in_b", 0 0, L_0x55efbf182fd0;  alias, 1 drivers
v0x55efbecbdb40_0 .net "out", 0 0, L_0x55efbf182b80;  alias, 1 drivers
S_0x55efbecbb320 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbecc3480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbecb8c60_0 .net "in", 0 0, L_0x55efbf183070;  alias, 1 drivers
v0x55efbecb9e60_0 .net "out", 0 0, L_0x55efbf182d50;  alias, 1 drivers
S_0x55efbecbc5c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecbb320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf182d50 .functor NAND 1, L_0x55efbf183070, L_0x55efbf183070, C4<1>, C4<1>;
v0x55efbecb9700_0 .net "in_a", 0 0, L_0x55efbf183070;  alias, 1 drivers
v0x55efbecb97c0_0 .net "in_b", 0 0, L_0x55efbf183070;  alias, 1 drivers
v0x55efbecb8bc0_0 .net "out", 0 0, L_0x55efbf182d50;  alias, 1 drivers
S_0x55efbefbbb50 .scope module, "or_8_way_tb" "or_8_way_tb" 33 3;
 .timescale -9 -11;
P_0x55efbe9f0a10 .param/l "period" 1 33 6, +C4<00000000000000000000000000010100>;
v0x55efbec42f30_0 .var "expected_out", 0 0;
v0x55efbec42ff0_0 .var "in", 7 0;
v0x55efbec423f0_0 .net "out", 0 0, L_0x55efbf183540;  1 drivers
v0x55efbec42490_0 .var "rand_in", 7 0;
S_0x55efbecb15a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 33 11, 33 11 0, S_0x55efbefbbb50;
 .timescale -9 -11;
v0x55efbecb2840_0 .var/2s "i", 31 0;
S_0x55efbecaf980 .scope module, "UUT" "or_8_way" 33 7, 34 1 0, S_0x55efbefbbb50;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec48550_0 .net "in", 7 0, v0x55efbec42ff0_0;  1 drivers
v0x55efbec48630_0 .net "or_b_out", 0 0, L_0x55efbf183a00;  1 drivers
v0x55efbec45690_0 .net "or_c_out", 0 0, L_0x55efbf183e30;  1 drivers
v0x55efbec45730_0 .net "or_d_out", 0 0, L_0x55efbf1841f0;  1 drivers
v0x55efbec44b50_0 .net "or_e_out", 0 0, L_0x55efbf1847a0;  1 drivers
v0x55efbec44c40_0 .net "or_f_out", 0 0, L_0x55efbf184da0;  1 drivers
v0x55efbec45df0_0 .net "or_g_out", 0 0, L_0x55efbf185330;  1 drivers
v0x55efbec45e90_0 .net "out", 0 0, L_0x55efbf183540;  alias, 1 drivers
L_0x55efbf1842a0 .part v0x55efbec42ff0_0, 7, 1;
L_0x55efbf184360 .part v0x55efbec42ff0_0, 6, 1;
L_0x55efbf184850 .part v0x55efbec42ff0_0, 5, 1;
L_0x55efbf184980 .part v0x55efbec42ff0_0, 4, 1;
L_0x55efbf184e50 .part v0x55efbec42ff0_0, 3, 1;
L_0x55efbf184ef0 .part v0x55efbec42ff0_0, 2, 1;
L_0x55efbf1853e0 .part v0x55efbec42ff0_0, 1, 1;
L_0x55efbf185590 .part v0x55efbec42ff0_0, 0, 1;
S_0x55efbecaee40 .scope module, "OR_A" "or_gate" 34 5, 25 1 0, S_0x55efbecaf980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeca2960_0 .net "in_a", 0 0, L_0x55efbf183a00;  alias, 1 drivers
v0x55efbeca2a00_0 .net "in_b", 0 0, L_0x55efbf183e30;  alias, 1 drivers
v0x55efbeca3c00_0 .net "not_a", 0 0, L_0x55efbf183350;  1 drivers
v0x55efbeca3ca0_0 .net "not_b", 0 0, L_0x55efbf183490;  1 drivers
v0x55efbeca0d40_0 .net "out", 0 0, L_0x55efbf183540;  alias, 1 drivers
S_0x55efbecad220 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbecaee40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183540 .functor NAND 1, L_0x55efbf183350, L_0x55efbf183490, C4<1>, C4<1>;
v0x55efbecb01f0_0 .net "in_a", 0 0, L_0x55efbf183350;  alias, 1 drivers
v0x55efbecac6e0_0 .net "in_b", 0 0, L_0x55efbf183490;  alias, 1 drivers
v0x55efbecac7c0_0 .net "out", 0 0, L_0x55efbf183540;  alias, 1 drivers
S_0x55efbecad980 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbecaee40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeca8360_0 .net "in", 0 0, L_0x55efbf183a00;  alias, 1 drivers
v0x55efbeca8450_0 .net "out", 0 0, L_0x55efbf183350;  alias, 1 drivers
S_0x55efbeca9f80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbecad980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183350 .functor NAND 1, L_0x55efbf183a00, L_0x55efbf183a00, C4<1>, C4<1>;
v0x55efbecaabb0_0 .net "in_a", 0 0, L_0x55efbf183a00;  alias, 1 drivers
v0x55efbecab220_0 .net "in_b", 0 0, L_0x55efbf183a00;  alias, 1 drivers
v0x55efbecab2e0_0 .net "out", 0 0, L_0x55efbf183350;  alias, 1 drivers
S_0x55efbeca8ac0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbecaee40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeca6420_0 .net "in", 0 0, L_0x55efbf183e30;  alias, 1 drivers
v0x55efbeca34a0_0 .net "out", 0 0, L_0x55efbf183490;  alias, 1 drivers
S_0x55efbeca5c00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeca8ac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183490 .functor NAND 1, L_0x55efbf183e30, L_0x55efbf183e30, C4<1>, C4<1>;
v0x55efbeca5110_0 .net "in_a", 0 0, L_0x55efbf183e30;  alias, 1 drivers
v0x55efbeca51d0_0 .net "in_b", 0 0, L_0x55efbf183e30;  alias, 1 drivers
v0x55efbeca6360_0 .net "out", 0 0, L_0x55efbf183490;  alias, 1 drivers
S_0x55efbeca0200 .scope module, "OR_B" "or_gate" 34 7, 25 1 0, S_0x55efbecaf980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec94200_0 .net "in_a", 0 0, L_0x55efbf1841f0;  alias, 1 drivers
v0x55efbec942a0_0 .net "in_b", 0 0, L_0x55efbf1847a0;  alias, 1 drivers
v0x55efbec936c0_0 .net "not_a", 0 0, L_0x55efbf1835f0;  1 drivers
v0x55efbec93760_0 .net "not_b", 0 0, L_0x55efbf183840;  1 drivers
v0x55efbec94960_0 .net "out", 0 0, L_0x55efbf183a00;  alias, 1 drivers
S_0x55efbeca14a0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeca0200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183a00 .functor NAND 1, L_0x55efbf1835f0, L_0x55efbf183840, C4<1>, C4<1>;
v0x55efbec9e5e0_0 .net "in_a", 0 0, L_0x55efbf1835f0;  alias, 1 drivers
v0x55efbec9e6c0_0 .net "in_b", 0 0, L_0x55efbf183840;  alias, 1 drivers
v0x55efbec9daa0_0 .net "out", 0 0, L_0x55efbf183a00;  alias, 1 drivers
S_0x55efbec9ed40 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeca0200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec990c0_0 .net "in", 0 0, L_0x55efbf1841f0;  alias, 1 drivers
v0x55efbec99160_0 .net "out", 0 0, L_0x55efbf1835f0;  alias, 1 drivers
S_0x55efbec9b820 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec9ed40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1835f0 .functor NAND 1, L_0x55efbf1841f0, L_0x55efbf1841f0, C4<1>, C4<1>;
v0x55efbec9ad30_0 .net "in_a", 0 0, L_0x55efbf1841f0;  alias, 1 drivers
v0x55efbec9bf80_0 .net "in_b", 0 0, L_0x55efbf1841f0;  alias, 1 drivers
v0x55efbec9c040_0 .net "out", 0 0, L_0x55efbf1835f0;  alias, 1 drivers
S_0x55efbec98580 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeca0200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec970c0_0 .net "in", 0 0, L_0x55efbf1847a0;  alias, 1 drivers
v0x55efbec97160_0 .net "out", 0 0, L_0x55efbf183840;  alias, 1 drivers
S_0x55efbec99820 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec98580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183840 .functor NAND 1, L_0x55efbf1847a0, L_0x55efbf1847a0, C4<1>, C4<1>;
v0x55efbec96a00_0 .net "in_a", 0 0, L_0x55efbf1847a0;  alias, 1 drivers
v0x55efbec95e20_0 .net "in_b", 0 0, L_0x55efbf1847a0;  alias, 1 drivers
v0x55efbec95ee0_0 .net "out", 0 0, L_0x55efbf183840;  alias, 1 drivers
S_0x55efbec91aa0 .scope module, "OR_C" "or_gate" 34 8, 25 1 0, S_0x55efbecaf980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec855c0_0 .net "in_a", 0 0, L_0x55efbf184da0;  alias, 1 drivers
v0x55efbec85660_0 .net "in_b", 0 0, L_0x55efbf185330;  alias, 1 drivers
v0x55efbec84a80_0 .net "not_a", 0 0, L_0x55efbf183ab0;  1 drivers
v0x55efbec84b20_0 .net "not_b", 0 0, L_0x55efbf183c70;  1 drivers
v0x55efbec85d20_0 .net "out", 0 0, L_0x55efbf183e30;  alias, 1 drivers
S_0x55efbec90f60 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec91aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183e30 .functor NAND 1, L_0x55efbf183ab0, L_0x55efbf183c70, C4<1>, C4<1>;
v0x55efbec92250_0 .net "in_a", 0 0, L_0x55efbf183ab0;  alias, 1 drivers
v0x55efbec922f0_0 .net "in_b", 0 0, L_0x55efbf183c70;  alias, 1 drivers
v0x55efbec8f340_0 .net "out", 0 0, L_0x55efbf183e30;  alias, 1 drivers
S_0x55efbec8e800 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec91aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec8d340_0 .net "in", 0 0, L_0x55efbf184da0;  alias, 1 drivers
v0x55efbec8d3e0_0 .net "out", 0 0, L_0x55efbf183ab0;  alias, 1 drivers
S_0x55efbec8faa0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec8e800;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183ab0 .functor NAND 1, L_0x55efbf184da0, L_0x55efbf184da0, C4<1>, C4<1>;
v0x55efbec8cc80_0 .net "in_a", 0 0, L_0x55efbf184da0;  alias, 1 drivers
v0x55efbec8c0a0_0 .net "in_b", 0 0, L_0x55efbf184da0;  alias, 1 drivers
v0x55efbec8c160_0 .net "out", 0 0, L_0x55efbf183ab0;  alias, 1 drivers
S_0x55efbec8a480 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec91aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec87280_0 .net "in", 0 0, L_0x55efbf185330;  alias, 1 drivers
v0x55efbec88480_0 .net "out", 0 0, L_0x55efbf183c70;  alias, 1 drivers
S_0x55efbec8abe0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec8a480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183c70 .functor NAND 1, L_0x55efbf185330, L_0x55efbf185330, C4<1>, C4<1>;
v0x55efbec87d20_0 .net "in_a", 0 0, L_0x55efbf185330;  alias, 1 drivers
v0x55efbec87de0_0 .net "in_b", 0 0, L_0x55efbf185330;  alias, 1 drivers
v0x55efbec871e0_0 .net "out", 0 0, L_0x55efbf183c70;  alias, 1 drivers
S_0x55efbec82e60 .scope module, "OR_D" "or_gate" 34 10, 25 1 0, S_0x55efbecaf980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec798d0_0 .net "in_a", 0 0, L_0x55efbf1842a0;  1 drivers
v0x55efbec76980_0 .net "in_b", 0 0, L_0x55efbf184360;  1 drivers
v0x55efbec76a40_0 .net "not_a", 0 0, L_0x55efbf183ee0;  1 drivers
v0x55efbec75e40_0 .net "not_b", 0 0, L_0x55efbf184020;  1 drivers
v0x55efbec75ee0_0 .net "out", 0 0, L_0x55efbf1841f0;  alias, 1 drivers
S_0x55efbec82320 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec82e60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1841f0 .functor NAND 1, L_0x55efbf183ee0, L_0x55efbf184020, C4<1>, C4<1>;
v0x55efbec835c0_0 .net "in_a", 0 0, L_0x55efbf183ee0;  alias, 1 drivers
v0x55efbec83680_0 .net "in_b", 0 0, L_0x55efbf184020;  alias, 1 drivers
v0x55efbec80700_0 .net "out", 0 0, L_0x55efbf1841f0;  alias, 1 drivers
S_0x55efbec7fbc0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec82e60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec7e700_0 .net "in", 0 0, L_0x55efbf1842a0;  alias, 1 drivers
v0x55efbec7e7a0_0 .net "out", 0 0, L_0x55efbf183ee0;  alias, 1 drivers
S_0x55efbec80e60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec7fbc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf183ee0 .functor NAND 1, L_0x55efbf1842a0, L_0x55efbf1842a0, C4<1>, C4<1>;
v0x55efbec7dff0_0 .net "in_a", 0 0, L_0x55efbf1842a0;  alias, 1 drivers
v0x55efbec7d460_0 .net "in_b", 0 0, L_0x55efbf1842a0;  alias, 1 drivers
v0x55efbec7d520_0 .net "out", 0 0, L_0x55efbf183ee0;  alias, 1 drivers
S_0x55efbec7b840 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec82e60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec785a0_0 .net "in", 0 0, L_0x55efbf184360;  alias, 1 drivers
v0x55efbec78690_0 .net "out", 0 0, L_0x55efbf184020;  alias, 1 drivers
S_0x55efbec7bfa0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec7b840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf184020 .functor NAND 1, L_0x55efbf184360, L_0x55efbf184360, C4<1>, C4<1>;
v0x55efbec7ade0_0 .net "in_a", 0 0, L_0x55efbf184360;  alias, 1 drivers
v0x55efbec790e0_0 .net "in_b", 0 0, L_0x55efbf184360;  alias, 1 drivers
v0x55efbec791a0_0 .net "out", 0 0, L_0x55efbf184020;  alias, 1 drivers
S_0x55efbec770e0 .scope module, "OR_E" "or_gate" 34 11, 25 1 0, S_0x55efbecaf980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec6a630_0 .net "in_a", 0 0, L_0x55efbf184850;  1 drivers
v0x55efbec676e0_0 .net "in_b", 0 0, L_0x55efbf184980;  1 drivers
v0x55efbec677a0_0 .net "not_a", 0 0, L_0x55efbf184400;  1 drivers
v0x55efbec66ba0_0 .net "not_b", 0 0, L_0x55efbf1845d0;  1 drivers
v0x55efbec66c40_0 .net "out", 0 0, L_0x55efbf1847a0;  alias, 1 drivers
S_0x55efbec73080 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec770e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1847a0 .functor NAND 1, L_0x55efbf184400, L_0x55efbf1845d0, C4<1>, C4<1>;
v0x55efbec74320_0 .net "in_a", 0 0, L_0x55efbf184400;  alias, 1 drivers
v0x55efbec74400_0 .net "in_b", 0 0, L_0x55efbf1845d0;  alias, 1 drivers
v0x55efbec71460_0 .net "out", 0 0, L_0x55efbf1847a0;  alias, 1 drivers
S_0x55efbec70920 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec770e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec6e280_0 .net "in", 0 0, L_0x55efbf184850;  alias, 1 drivers
v0x55efbec6f460_0 .net "out", 0 0, L_0x55efbf184400;  alias, 1 drivers
S_0x55efbec71bc0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec70920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf184400 .functor NAND 1, L_0x55efbf184850, L_0x55efbf184850, C4<1>, C4<1>;
v0x55efbec6ed50_0 .net "in_a", 0 0, L_0x55efbf184850;  alias, 1 drivers
v0x55efbec6ee10_0 .net "in_b", 0 0, L_0x55efbf184850;  alias, 1 drivers
v0x55efbec6e1c0_0 .net "out", 0 0, L_0x55efbf184400;  alias, 1 drivers
S_0x55efbec6c5a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec770e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec69300_0 .net "in", 0 0, L_0x55efbf184980;  alias, 1 drivers
v0x55efbec693f0_0 .net "out", 0 0, L_0x55efbf1845d0;  alias, 1 drivers
S_0x55efbec6cd00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec6c5a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1845d0 .functor NAND 1, L_0x55efbf184980, L_0x55efbf184980, C4<1>, C4<1>;
v0x55efbec6bb40_0 .net "in_a", 0 0, L_0x55efbf184980;  alias, 1 drivers
v0x55efbec69e40_0 .net "in_b", 0 0, L_0x55efbf184980;  alias, 1 drivers
v0x55efbec69f00_0 .net "out", 0 0, L_0x55efbf1845d0;  alias, 1 drivers
S_0x55efbec67e40 .scope module, "OR_F" "or_gate" 34 12, 25 1 0, S_0x55efbecaf980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec5b9f0_0 .net "in_a", 0 0, L_0x55efbf184e50;  1 drivers
v0x55efbec58aa0_0 .net "in_b", 0 0, L_0x55efbf184ef0;  1 drivers
v0x55efbec58b60_0 .net "not_a", 0 0, L_0x55efbf184a20;  1 drivers
v0x55efbec57f60_0 .net "not_b", 0 0, L_0x55efbf184bd0;  1 drivers
v0x55efbec58000_0 .net "out", 0 0, L_0x55efbf184da0;  alias, 1 drivers
S_0x55efbec64440 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec67e40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf184da0 .functor NAND 1, L_0x55efbf184a20, L_0x55efbf184bd0, C4<1>, C4<1>;
v0x55efbec65070_0 .net "in_a", 0 0, L_0x55efbf184a20;  alias, 1 drivers
v0x55efbec656e0_0 .net "in_b", 0 0, L_0x55efbf184bd0;  alias, 1 drivers
v0x55efbec657a0_0 .net "out", 0 0, L_0x55efbf184da0;  alias, 1 drivers
S_0x55efbec61ce0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec67e40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec5f640_0 .net "in", 0 0, L_0x55efbf184e50;  alias, 1 drivers
v0x55efbec60820_0 .net "out", 0 0, L_0x55efbf184a20;  alias, 1 drivers
S_0x55efbec62f80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec61ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf184a20 .functor NAND 1, L_0x55efbf184e50, L_0x55efbf184e50, C4<1>, C4<1>;
v0x55efbec600c0_0 .net "in_a", 0 0, L_0x55efbf184e50;  alias, 1 drivers
v0x55efbec60180_0 .net "in_b", 0 0, L_0x55efbf184e50;  alias, 1 drivers
v0x55efbec5f580_0 .net "out", 0 0, L_0x55efbf184a20;  alias, 1 drivers
S_0x55efbec5d960 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec67e40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec5a6c0_0 .net "in", 0 0, L_0x55efbf184ef0;  alias, 1 drivers
v0x55efbec5a7b0_0 .net "out", 0 0, L_0x55efbf184bd0;  alias, 1 drivers
S_0x55efbec5e0c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec5d960;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf184bd0 .functor NAND 1, L_0x55efbf184ef0, L_0x55efbf184ef0, C4<1>, C4<1>;
v0x55efbec5cf00_0 .net "in_a", 0 0, L_0x55efbf184ef0;  alias, 1 drivers
v0x55efbec5b200_0 .net "in_b", 0 0, L_0x55efbf184ef0;  alias, 1 drivers
v0x55efbec5b2c0_0 .net "out", 0 0, L_0x55efbf184bd0;  alias, 1 drivers
S_0x55efbec59200 .scope module, "OR_G" "or_gate" 34 13, 25 1 0, S_0x55efbecaf980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec4ad40_0 .net "in_a", 0 0, L_0x55efbf1853e0;  1 drivers
v0x55efbec47df0_0 .net "in_b", 0 0, L_0x55efbf185590;  1 drivers
v0x55efbec47eb0_0 .net "not_a", 0 0, L_0x55efbf184f90;  1 drivers
v0x55efbec472b0_0 .net "not_b", 0 0, L_0x55efbf185160;  1 drivers
v0x55efbec47350_0 .net "out", 0 0, L_0x55efbf185330;  alias, 1 drivers
S_0x55efbec55800 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec59200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf185330 .functor NAND 1, L_0x55efbf184f90, L_0x55efbf185160, C4<1>, C4<1>;
v0x55efbec56430_0 .net "in_a", 0 0, L_0x55efbf184f90;  alias, 1 drivers
v0x55efbec56aa0_0 .net "in_b", 0 0, L_0x55efbf185160;  alias, 1 drivers
v0x55efbec56b60_0 .net "out", 0 0, L_0x55efbf185330;  alias, 1 drivers
S_0x55efbec530a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec59200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec50a00_0 .net "in", 0 0, L_0x55efbf1853e0;  alias, 1 drivers
v0x55efbec51be0_0 .net "out", 0 0, L_0x55efbf184f90;  alias, 1 drivers
S_0x55efbec54340 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec530a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf184f90 .functor NAND 1, L_0x55efbf1853e0, L_0x55efbf1853e0, C4<1>, C4<1>;
v0x55efbec51480_0 .net "in_a", 0 0, L_0x55efbf1853e0;  alias, 1 drivers
v0x55efbec51540_0 .net "in_b", 0 0, L_0x55efbf1853e0;  alias, 1 drivers
v0x55efbec50940_0 .net "out", 0 0, L_0x55efbf184f90;  alias, 1 drivers
S_0x55efbec4ed20 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec59200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec49a10_0 .net "in", 0 0, L_0x55efbf185590;  alias, 1 drivers
v0x55efbec49b00_0 .net "out", 0 0, L_0x55efbf185160;  alias, 1 drivers
S_0x55efbec4f480 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec4ed20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf185160 .functor NAND 1, L_0x55efbf185590, L_0x55efbf185590, C4<1>, C4<1>;
v0x55efbec4e2c0_0 .net "in_a", 0 0, L_0x55efbf185590;  alias, 1 drivers
v0x55efbec4a550_0 .net "in_b", 0 0, L_0x55efbf185590;  alias, 1 drivers
v0x55efbec4a610_0 .net "out", 0 0, L_0x55efbf185160;  alias, 1 drivers
S_0x55efbefbd540 .scope module, "or_funnel_4_way_16_tb" "or_funnel_4_way_16_tb" 35 3;
 .timescale -9 -11;
P_0x55efbe990460 .param/l "period" 1 35 6, +C4<00000000000000000000000000010100>;
v0x55efbf035d10_0 .var "a", 15 0;
v0x55efbf035df0_0 .var "b", 15 0;
v0x55efbf035ed0_0 .var "c", 15 0;
v0x55efbf035fc0_0 .var "d", 15 0;
v0x55efbf0360a0_0 .var "expected_out", 15 0;
v0x55efbf0361d0_0 .var "in", 63 0;
v0x55efbf036290_0 .net "out", 15 0, L_0x55efbf18bb80;  1 drivers
v0x55efbf036380_0 .var "rand_in", 63 0;
S_0x55efbec43690 .scope begin, "$ivl_for_loop14" "$ivl_for_loop14" 35 11, 35 11 0, S_0x55efbefbd540;
 .timescale -9 -11;
v0x55efbec407d0_0 .var/2s "i", 31 0;
S_0x55efbec3fc90 .scope module, "UUT" "or_funnel_4_way_16" 35 7, 36 1 0, S_0x55efbefbd540;
 .timescale -9 -11;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /OUTPUT 16 "out";
v0x55efbf035930_0 .net "in", 63 0, v0x55efbf0361d0_0;  1 drivers
v0x55efbf035a10_0 .net "or_b_out", 15 0, L_0x55efbf1915c0;  1 drivers
v0x55efbf035b20_0 .net "or_c_out", 15 0, L_0x55efbf196e90;  1 drivers
v0x55efbf035c10_0 .net "out", 15 0, L_0x55efbf18bb80;  alias, 1 drivers
L_0x55efbf1916f0 .part v0x55efbf0361d0_0, 48, 16;
L_0x55efbf191790 .part v0x55efbf0361d0_0, 32, 16;
L_0x55efbf196fc0 .part v0x55efbf0361d0_0, 16, 16;
L_0x55efbf1970f0 .part v0x55efbf0361d0_0, 0, 16;
S_0x55efbec40f30 .scope module, "OR_A" "or_16" 36 5, 32 1 0, S_0x55efbec3fc90;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbe947810_0 .net "in_a", 15 0, L_0x55efbf1915c0;  alias, 1 drivers
v0x55efbe9478f0_0 .net "in_b", 15 0, L_0x55efbf196e90;  alias, 1 drivers
v0x55efbe9479d0_0 .net "out", 15 0, L_0x55efbf18bb80;  alias, 1 drivers
L_0x55efbf1859f0 .part L_0x55efbf1915c0, 0, 1;
L_0x55efbf185ab0 .part L_0x55efbf196e90, 0, 1;
L_0x55efbf185fa0 .part L_0x55efbf1915c0, 1, 1;
L_0x55efbf1860d0 .part L_0x55efbf196e90, 1, 1;
L_0x55efbf186630 .part L_0x55efbf1915c0, 2, 1;
L_0x55efbf1866d0 .part L_0x55efbf196e90, 2, 1;
L_0x55efbf186bc0 .part L_0x55efbf1915c0, 3, 1;
L_0x55efbf186c60 .part L_0x55efbf196e90, 3, 1;
L_0x55efbf187150 .part L_0x55efbf1915c0, 4, 1;
L_0x55efbf1871f0 .part L_0x55efbf196e90, 4, 1;
L_0x55efbf1876e0 .part L_0x55efbf1915c0, 5, 1;
L_0x55efbf187890 .part L_0x55efbf196e90, 5, 1;
L_0x55efbf187de0 .part L_0x55efbf1915c0, 6, 1;
L_0x55efbf187e80 .part L_0x55efbf196e90, 6, 1;
L_0x55efbf188380 .part L_0x55efbf1915c0, 7, 1;
L_0x55efbf188420 .part L_0x55efbf196e90, 7, 1;
L_0x55efbf1889a0 .part L_0x55efbf1915c0, 8, 1;
L_0x55efbf188a40 .part L_0x55efbf196e90, 8, 1;
L_0x55efbf188f40 .part L_0x55efbf1915c0, 9, 1;
L_0x55efbf188fe0 .part L_0x55efbf196e90, 9, 1;
L_0x55efbf188ae0 .part L_0x55efbf1915c0, 10, 1;
L_0x55efbf189580 .part L_0x55efbf196e90, 10, 1;
L_0x55efbf189b30 .part L_0x55efbf1915c0, 11, 1;
L_0x55efbf189bd0 .part L_0x55efbf196e90, 11, 1;
L_0x55efbf18a190 .part L_0x55efbf1915c0, 12, 1;
L_0x55efbf18a230 .part L_0x55efbf196e90, 12, 1;
L_0x55efbf18a800 .part L_0x55efbf1915c0, 13, 1;
L_0x55efbf18aab0 .part L_0x55efbf196e90, 13, 1;
L_0x55efbf18b2a0 .part L_0x55efbf1915c0, 14, 1;
L_0x55efbf18b340 .part L_0x55efbf196e90, 14, 1;
L_0x55efbf18b930 .part L_0x55efbf1915c0, 15, 1;
L_0x55efbf18b9d0 .part L_0x55efbf196e90, 15, 1;
LS_0x55efbf18bb80_0_0 .concat8 [ 1 1 1 1], L_0x55efbf185940, L_0x55efbf185ef0, L_0x55efbf186580, L_0x55efbf186b10;
LS_0x55efbf18bb80_0_4 .concat8 [ 1 1 1 1], L_0x55efbf1870a0, L_0x55efbf187630, L_0x55efbf187d30, L_0x55efbf1882d0;
LS_0x55efbf18bb80_0_8 .concat8 [ 1 1 1 1], L_0x55efbf1888f0, L_0x55efbf188e90, L_0x55efbf1894d0, L_0x55efbf189a80;
LS_0x55efbf18bb80_0_12 .concat8 [ 1 1 1 1], L_0x55efbf18a0e0, L_0x55efbf18a750, L_0x55efbf18b1f0, L_0x55efbf18b880;
L_0x55efbf18bb80 .concat8 [ 4 4 4 4], LS_0x55efbf18bb80_0_0, LS_0x55efbf18bb80_0_4, LS_0x55efbf18bb80_0_8, LS_0x55efbf18bb80_0_12;
S_0x55efbec3e070 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbec3d5a0 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbec3e7d0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbec3e070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec30a80_0 .net "in_a", 0 0, L_0x55efbf1859f0;  1 drivers
v0x55efbec30b20_0 .net "in_b", 0 0, L_0x55efbf185ab0;  1 drivers
v0x55efbec2dbc0_0 .net "not_a", 0 0, L_0x55efbf185630;  1 drivers
v0x55efbec2dc60_0 .net "not_b", 0 0, L_0x55efbf185770;  1 drivers
v0x55efbec2d080_0 .net "out", 0 0, L_0x55efbf185940;  1 drivers
S_0x55efbec3add0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec3e7d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf185940 .functor NAND 1, L_0x55efbf185630, L_0x55efbf185770, C4<1>, C4<1>;
v0x55efbec3ba20_0 .net "in_a", 0 0, L_0x55efbf185630;  alias, 1 drivers
v0x55efbec3c070_0 .net "in_b", 0 0, L_0x55efbf185770;  alias, 1 drivers
v0x55efbec3c150_0 .net "out", 0 0, L_0x55efbf185940;  alias, 1 drivers
S_0x55efbec37940 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec3e7d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec346a0_0 .net "in", 0 0, L_0x55efbf1859f0;  alias, 1 drivers
v0x55efbec34790_0 .net "out", 0 0, L_0x55efbf185630;  alias, 1 drivers
S_0x55efbec380a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec37940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf185630 .functor NAND 1, L_0x55efbf1859f0, L_0x55efbf1859f0, C4<1>, C4<1>;
v0x55efbec36ef0_0 .net "in_a", 0 0, L_0x55efbf1859f0;  alias, 1 drivers
v0x55efbec351e0_0 .net "in_b", 0 0, L_0x55efbf1859f0;  alias, 1 drivers
v0x55efbec352a0_0 .net "out", 0 0, L_0x55efbf185630;  alias, 1 drivers
S_0x55efbec32a80 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec3e7d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec303e0_0 .net "in", 0 0, L_0x55efbf185ab0;  alias, 1 drivers
v0x55efbec2f7e0_0 .net "out", 0 0, L_0x55efbf185770;  alias, 1 drivers
S_0x55efbec31f40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec32a80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf185770 .functor NAND 1, L_0x55efbf185ab0, L_0x55efbf185ab0, C4<1>, C4<1>;
v0x55efbec33230_0 .net "in_a", 0 0, L_0x55efbf185ab0;  alias, 1 drivers
v0x55efbec332f0_0 .net "in_b", 0 0, L_0x55efbf185ab0;  alias, 1 drivers
v0x55efbec30320_0 .net "out", 0 0, L_0x55efbf185770;  alias, 1 drivers
S_0x55efbec2e320 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbec2dd00 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbec2b460 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbec2e320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec1ef80_0 .net "in_a", 0 0, L_0x55efbf185fa0;  1 drivers
v0x55efbec1f020_0 .net "in_b", 0 0, L_0x55efbf1860d0;  1 drivers
v0x55efbec1e440_0 .net "not_a", 0 0, L_0x55efbf185b50;  1 drivers
v0x55efbec1e4e0_0 .net "not_b", 0 0, L_0x55efbf185d20;  1 drivers
v0x55efbec1f6e0_0 .net "out", 0 0, L_0x55efbf185ef0;  1 drivers
S_0x55efbec2a920 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec2b460;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf185ef0 .functor NAND 1, L_0x55efbf185b50, L_0x55efbf185d20, C4<1>, C4<1>;
v0x55efbec2bc80_0 .net "in_a", 0 0, L_0x55efbf185b50;  alias, 1 drivers
v0x55efbec28d00_0 .net "in_b", 0 0, L_0x55efbf185d20;  alias, 1 drivers
v0x55efbec28dc0_0 .net "out", 0 0, L_0x55efbf185ef0;  alias, 1 drivers
S_0x55efbec281c0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec2b460;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec26d00_0 .net "in", 0 0, L_0x55efbf185fa0;  alias, 1 drivers
v0x55efbec26df0_0 .net "out", 0 0, L_0x55efbf185b50;  alias, 1 drivers
S_0x55efbec265a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec281c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf185b50 .functor NAND 1, L_0x55efbf185fa0, L_0x55efbf185fa0, C4<1>, C4<1>;
v0x55efbec29550_0 .net "in_a", 0 0, L_0x55efbf185fa0;  alias, 1 drivers
v0x55efbec25a60_0 .net "in_b", 0 0, L_0x55efbf185fa0;  alias, 1 drivers
v0x55efbec25b20_0 .net "out", 0 0, L_0x55efbf185b50;  alias, 1 drivers
S_0x55efbec23300 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec2b460;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec20c60_0 .net "in", 0 0, L_0x55efbf1860d0;  alias, 1 drivers
v0x55efbec21e40_0 .net "out", 0 0, L_0x55efbf185d20;  alias, 1 drivers
S_0x55efbec245a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec23300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf185d20 .functor NAND 1, L_0x55efbf1860d0, L_0x55efbf1860d0, C4<1>, C4<1>;
v0x55efbec21730_0 .net "in_a", 0 0, L_0x55efbf1860d0;  alias, 1 drivers
v0x55efbec217f0_0 .net "in_b", 0 0, L_0x55efbf1860d0;  alias, 1 drivers
v0x55efbec20ba0_0 .net "out", 0 0, L_0x55efbf185d20;  alias, 1 drivers
S_0x55efbec1c820 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbec1e580 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbec1bce0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbec1c820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec0e7e0_0 .net "in_a", 0 0, L_0x55efbf186630;  1 drivers
v0x55efbec0e880_0 .net "in_b", 0 0, L_0x55efbf1866d0;  1 drivers
v0x55efbec0dca0_0 .net "not_a", 0 0, L_0x55efbf186200;  1 drivers
v0x55efbec0dd40_0 .net "not_b", 0 0, L_0x55efbf1863b0;  1 drivers
v0x55efbec0d160_0 .net "out", 0 0, L_0x55efbf186580;  1 drivers
S_0x55efbec1cf80 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec1bce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf186580 .functor NAND 1, L_0x55efbf186200, L_0x55efbf1863b0, C4<1>, C4<1>;
v0x55efbec1a160_0 .net "in_a", 0 0, L_0x55efbf186200;  alias, 1 drivers
v0x55efbec19580_0 .net "in_b", 0 0, L_0x55efbf1863b0;  alias, 1 drivers
v0x55efbec19640_0 .net "out", 0 0, L_0x55efbf186580;  alias, 1 drivers
S_0x55efbec1a820 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec1bce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec15200_0 .net "in", 0 0, L_0x55efbf186630;  alias, 1 drivers
v0x55efbec152f0_0 .net "out", 0 0, L_0x55efbf186200;  alias, 1 drivers
S_0x55efbec16e20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec1a820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf186200 .functor NAND 1, L_0x55efbf186630, L_0x55efbf186630, C4<1>, C4<1>;
v0x55efbec17a50_0 .net "in_a", 0 0, L_0x55efbf186630;  alias, 1 drivers
v0x55efbec180c0_0 .net "in_b", 0 0, L_0x55efbf186630;  alias, 1 drivers
v0x55efbec18180_0 .net "out", 0 0, L_0x55efbf186200;  alias, 1 drivers
S_0x55efbec15960 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec1bce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec132c0_0 .net "in", 0 0, L_0x55efbf1866d0;  alias, 1 drivers
v0x55efbec0f880_0 .net "out", 0 0, L_0x55efbf1863b0;  alias, 1 drivers
S_0x55efbec12aa0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec15960;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1863b0 .functor NAND 1, L_0x55efbf1866d0, L_0x55efbf1866d0, C4<1>, C4<1>;
v0x55efbec11fb0_0 .net "in_a", 0 0, L_0x55efbf1866d0;  alias, 1 drivers
v0x55efbec12070_0 .net "in_b", 0 0, L_0x55efbf1866d0;  alias, 1 drivers
v0x55efbec13200_0 .net "out", 0 0, L_0x55efbf1863b0;  alias, 1 drivers
S_0x55efbec0c620 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbec0dde0 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbec0bae0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbec0c620;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbec01b20_0 .net "in_a", 0 0, L_0x55efbf186bc0;  1 drivers
v0x55efbec01bc0_0 .net "in_b", 0 0, L_0x55efbf186c60;  1 drivers
v0x55efbebff3c0_0 .net "not_a", 0 0, L_0x55efbf186770;  1 drivers
v0x55efbebff460_0 .net "not_b", 0 0, L_0x55efbf186940;  1 drivers
v0x55efbebfe880_0 .net "out", 0 0, L_0x55efbf186b10;  1 drivers
S_0x55efbec0afa0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbec0bae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf186b10 .functor NAND 1, L_0x55efbf186770, L_0x55efbf186940, C4<1>, C4<1>;
v0x55efbec0a520_0 .net "in_a", 0 0, L_0x55efbf186770;  alias, 1 drivers
v0x55efbec09920_0 .net "in_b", 0 0, L_0x55efbf186940;  alias, 1 drivers
v0x55efbec099e0_0 .net "out", 0 0, L_0x55efbf186b10;  alias, 1 drivers
S_0x55efbec08de0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbec0bae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec06100_0 .net "in", 0 0, L_0x55efbf186bc0;  alias, 1 drivers
v0x55efbec061f0_0 .net "out", 0 0, L_0x55efbf186770;  alias, 1 drivers
S_0x55efbec07760 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec08de0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf186770 .functor NAND 1, L_0x55efbf186bc0, L_0x55efbf186bc0, C4<1>, C4<1>;
v0x55efbec08390_0 .net "in_a", 0 0, L_0x55efbf186bc0;  alias, 1 drivers
v0x55efbec06c20_0 .net "in_b", 0 0, L_0x55efbf186bc0;  alias, 1 drivers
v0x55efbec06ce0_0 .net "out", 0 0, L_0x55efbf186770;  alias, 1 drivers
S_0x55efbec04a60 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbec0bae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbec01490_0 .net "in", 0 0, L_0x55efbf186c60;  alias, 1 drivers
v0x55efbec008d0_0 .net "out", 0 0, L_0x55efbf186940;  alias, 1 drivers
S_0x55efbec03f20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbec04a60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf186940 .functor NAND 1, L_0x55efbf186c60, L_0x55efbf186c60, C4<1>, C4<1>;
v0x55efbec029e0_0 .net "in_a", 0 0, L_0x55efbf186c60;  alias, 1 drivers
v0x55efbec02a80_0 .net "in_b", 0 0, L_0x55efbf186c60;  alias, 1 drivers
v0x55efbec013c0_0 .net "out", 0 0, L_0x55efbf186940;  alias, 1 drivers
S_0x55efbebfe100 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbebfe990 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbebfd200 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbebfe100;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbebeefc0_0 .net "in_a", 0 0, L_0x55efbf187150;  1 drivers
v0x55efbebef060_0 .net "in_b", 0 0, L_0x55efbf1871f0;  1 drivers
v0x55efbebee840_0 .net "not_a", 0 0, L_0x55efbf186d00;  1 drivers
v0x55efbebee8e0_0 .net "not_b", 0 0, L_0x55efbf186ed0;  1 drivers
v0x55efbebec4c0_0 .net "out", 0 0, L_0x55efbf1870a0;  1 drivers
S_0x55efbebf9e40 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbebfd200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1870a0 .functor NAND 1, L_0x55efbf186d00, L_0x55efbf186ed0, C4<1>, C4<1>;
v0x55efbebf9300_0 .net "in_a", 0 0, L_0x55efbf186d00;  alias, 1 drivers
v0x55efbebf93e0_0 .net "in_b", 0 0, L_0x55efbf186ed0;  alias, 1 drivers
v0x55efbebfa5a0_0 .net "out", 0 0, L_0x55efbf1870a0;  alias, 1 drivers
S_0x55efbebf7e40 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbebfd200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbebf5d70_0 .net "in", 0 0, L_0x55efbf187150;  alias, 1 drivers
v0x55efbebf5550_0 .net "out", 0 0, L_0x55efbf186d00;  alias, 1 drivers
S_0x55efbebf7300 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebf7e40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf186d00 .functor NAND 1, L_0x55efbf187150, L_0x55efbf187150, C4<1>, C4<1>;
v0x55efbebf6bd0_0 .net "in_a", 0 0, L_0x55efbf187150;  alias, 1 drivers
v0x55efbebf6c90_0 .net "in_b", 0 0, L_0x55efbf187150;  alias, 1 drivers
v0x55efbebf5ca0_0 .net "out", 0 0, L_0x55efbf186d00;  alias, 1 drivers
S_0x55efbebf3180 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbebfd200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbebf06e0_0 .net "in", 0 0, L_0x55efbf1871f0;  alias, 1 drivers
v0x55efbebefec0_0 .net "out", 0 0, L_0x55efbf186ed0;  alias, 1 drivers
S_0x55efbebf38e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebf3180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf186ed0 .functor NAND 1, L_0x55efbf1871f0, L_0x55efbf1871f0, C4<1>, C4<1>;
v0x55efbebf1180_0 .net "in_a", 0 0, L_0x55efbf1871f0;  alias, 1 drivers
v0x55efbebf1240_0 .net "in_b", 0 0, L_0x55efbf1871f0;  alias, 1 drivers
v0x55efbebf0640_0 .net "out", 0 0, L_0x55efbf186ed0;  alias, 1 drivers
S_0x55efbebeb980 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbebf2770 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbebecc20 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbebeb980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbebde0c0_0 .net "in_a", 0 0, L_0x55efbf1876e0;  1 drivers
v0x55efbebde160_0 .net "in_b", 0 0, L_0x55efbf187890;  1 drivers
v0x55efbebdf2f0_0 .net "not_a", 0 0, L_0x55efbf187290;  1 drivers
v0x55efbebdf390_0 .net "not_b", 0 0, L_0x55efbf187460;  1 drivers
v0x55efbebdcb90_0 .net "out", 0 0, L_0x55efbf187630;  1 drivers
S_0x55efbebea4c0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbebecc20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf187630 .functor NAND 1, L_0x55efbf187290, L_0x55efbf187460, C4<1>, C4<1>;
v0x55efbebe99d0_0 .net "in_a", 0 0, L_0x55efbf187290;  alias, 1 drivers
v0x55efbebe9200_0 .net "in_b", 0 0, L_0x55efbf187460;  alias, 1 drivers
v0x55efbebe92c0_0 .net "out", 0 0, L_0x55efbf187630;  alias, 1 drivers
S_0x55efbebe8300 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbebecc20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbebe5fc0_0 .net "in", 0 0, L_0x55efbf1876e0;  alias, 1 drivers
v0x55efbebe3800_0 .net "out", 0 0, L_0x55efbf187290;  alias, 1 drivers
S_0x55efbebe5800 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebe8300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf187290 .functor NAND 1, L_0x55efbf1876e0, L_0x55efbf1876e0, C4<1>, C4<1>;
v0x55efbebe7c80_0 .net "in_a", 0 0, L_0x55efbf1876e0;  alias, 1 drivers
v0x55efbebe4d00_0 .net "in_b", 0 0, L_0x55efbf1876e0;  alias, 1 drivers
v0x55efbebe4dc0_0 .net "out", 0 0, L_0x55efbf187290;  alias, 1 drivers
S_0x55efbebe2cc0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbebecc20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbebdeb90_0 .net "in", 0 0, L_0x55efbf187890;  alias, 1 drivers
v0x55efbebdec80_0 .net "out", 0 0, L_0x55efbf187460;  alias, 1 drivers
S_0x55efbebe2540 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebe2cc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf187460 .functor NAND 1, L_0x55efbf187890, L_0x55efbf187890, C4<1>, C4<1>;
v0x55efbebe1730_0 .net "in_a", 0 0, L_0x55efbf187890;  alias, 1 drivers
v0x55efbebe0f10_0 .net "in_b", 0 0, L_0x55efbf187890;  alias, 1 drivers
v0x55efbebe0fd0_0 .net "out", 0 0, L_0x55efbf187460;  alias, 1 drivers
S_0x55efbebdc050 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbebdcc80 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbebdb8d0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbebdc050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbebcdf50_0 .net "in_a", 0 0, L_0x55efbf187de0;  1 drivers
v0x55efbebcdff0_0 .net "in_b", 0 0, L_0x55efbf187e80;  1 drivers
v0x55efbebcd050_0 .net "not_a", 0 0, L_0x55efbf187ab0;  1 drivers
v0x55efbebcd0f0_0 .net "not_b", 0 0, L_0x55efbf187b60;  1 drivers
v0x55efbebcc8d0_0 .net "out", 0 0, L_0x55efbf187d30;  1 drivers
S_0x55efbebda250 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbebdb8d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf187d30 .functor NAND 1, L_0x55efbf187ab0, L_0x55efbf187b60, C4<1>, C4<1>;
v0x55efbebd7ed0_0 .net "in_a", 0 0, L_0x55efbf187ab0;  alias, 1 drivers
v0x55efbebd7fb0_0 .net "in_b", 0 0, L_0x55efbf187b60;  alias, 1 drivers
v0x55efbebd7390_0 .net "out", 0 0, L_0x55efbf187d30;  alias, 1 drivers
S_0x55efbebd8630 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbebdb8d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbebd3d10_0 .net "in", 0 0, L_0x55efbf187de0;  alias, 1 drivers
v0x55efbebd3db0_0 .net "out", 0 0, L_0x55efbf187ab0;  alias, 1 drivers
S_0x55efbebd5ed0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebd8630;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf187ab0 .functor NAND 1, L_0x55efbf187de0, L_0x55efbf187de0, C4<1>, C4<1>;
v0x55efbebd5430_0 .net "in_a", 0 0, L_0x55efbf187de0;  alias, 1 drivers
v0x55efbebd4c10_0 .net "in_b", 0 0, L_0x55efbf187de0;  alias, 1 drivers
v0x55efbebd4cd0_0 .net "out", 0 0, L_0x55efbf187ab0;  alias, 1 drivers
S_0x55efbebd35b0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbebdb8d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbebcf300_0 .net "in", 0 0, L_0x55efbf187e80;  alias, 1 drivers
v0x55efbebce6d0_0 .net "out", 0 0, L_0x55efbf187b60;  alias, 1 drivers
S_0x55efbebd06d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbebd35b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf187b60 .functor NAND 1, L_0x55efbf187e80, L_0x55efbf187e80, C4<1>, C4<1>;
v0x55efbebd1970_0 .net "in_a", 0 0, L_0x55efbf187e80;  alias, 1 drivers
v0x55efbebd1a50_0 .net "in_b", 0 0, L_0x55efbf187e80;  alias, 1 drivers
v0x55efbebcf210_0 .net "out", 0 0, L_0x55efbf187b60;  alias, 1 drivers
S_0x55efbebca550 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbebce800 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbebc9a10 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbebca550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefcae80_0 .net "in_a", 0 0, L_0x55efbf188380;  1 drivers
v0x55efbefcaf20_0 .net "in_b", 0 0, L_0x55efbf188420;  1 drivers
v0x55efbefcafe0_0 .net "not_a", 0 0, L_0x55efbf187a40;  1 drivers
v0x55efbeff4c30_0 .net "not_b", 0 0, L_0x55efbf188100;  1 drivers
v0x55efbeff4cd0_0 .net "out", 0 0, L_0x55efbf1882d0;  1 drivers
S_0x55efbebcacb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbebc9a10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1882d0 .functor NAND 1, L_0x55efbf187a40, L_0x55efbf188100, C4<1>, C4<1>;
v0x55efbebc8610_0 .net "in_a", 0 0, L_0x55efbf187a40;  alias, 1 drivers
v0x55efbefeef70_0 .net "in_b", 0 0, L_0x55efbf188100;  alias, 1 drivers
v0x55efbefef030_0 .net "out", 0 0, L_0x55efbf1882d0;  alias, 1 drivers
S_0x55efbeec5940 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbebc9a10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe8d82b0_0 .net "in", 0 0, L_0x55efbf188380;  alias, 1 drivers
v0x55efbeef85f0_0 .net "out", 0 0, L_0x55efbf187a40;  alias, 1 drivers
S_0x55efbee4fff0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeec5940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf187a40 .functor NAND 1, L_0x55efbf188380, L_0x55efbf188380, C4<1>, C4<1>;
v0x55efbef78e70_0 .net "in_a", 0 0, L_0x55efbf188380;  alias, 1 drivers
v0x55efbef78f50_0 .net "in_b", 0 0, L_0x55efbf188380;  alias, 1 drivers
v0x55efbe8d81f0_0 .net "out", 0 0, L_0x55efbf187a40;  alias, 1 drivers
S_0x55efbefb1000 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbebc9a10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef32590_0 .net "in", 0 0, L_0x55efbf188420;  alias, 1 drivers
v0x55efbef32650_0 .net "out", 0 0, L_0x55efbf188100;  alias, 1 drivers
S_0x55efbef97630 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbefb1000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf188100 .functor NAND 1, L_0x55efbf188420, L_0x55efbf188420, C4<1>, C4<1>;
v0x55efbef17260_0 .net "in_a", 0 0, L_0x55efbf188420;  alias, 1 drivers
v0x55efbef17340_0 .net "in_b", 0 0, L_0x55efbf188420;  alias, 1 drivers
v0x55efbef17400_0 .net "out", 0 0, L_0x55efbf188100;  alias, 1 drivers
S_0x55efbee8dd20 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbebfe940 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbee60980 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbee8dd20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee6d840_0 .net "in_a", 0 0, L_0x55efbf1889a0;  1 drivers
v0x55efbee6d8e0_0 .net "in_b", 0 0, L_0x55efbf188a40;  1 drivers
v0x55efbee6d9a0_0 .net "not_a", 0 0, L_0x55efbf188550;  1 drivers
v0x55efbee6da40_0 .net "not_b", 0 0, L_0x55efbf188720;  1 drivers
v0x55efbee6a490_0 .net "out", 0 0, L_0x55efbf1888f0;  1 drivers
S_0x55efbee8a970 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbee60980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1888f0 .functor NAND 1, L_0x55efbf188550, L_0x55efbf188720, C4<1>, C4<1>;
v0x55efbee875c0_0 .net "in_a", 0 0, L_0x55efbf188550;  alias, 1 drivers
v0x55efbee876a0_0 .net "in_b", 0 0, L_0x55efbf188720;  alias, 1 drivers
v0x55efbee87760_0 .net "out", 0 0, L_0x55efbf1888f0;  alias, 1 drivers
S_0x55efbee84210 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbee60980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee7dc40_0 .net "in", 0 0, L_0x55efbf1889a0;  alias, 1 drivers
v0x55efbee7a700_0 .net "out", 0 0, L_0x55efbf188550;  alias, 1 drivers
S_0x55efbee80e60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee84210;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf188550 .functor NAND 1, L_0x55efbf1889a0, L_0x55efbf1889a0, C4<1>, C4<1>;
v0x55efbee843f0_0 .net "in_a", 0 0, L_0x55efbf1889a0;  alias, 1 drivers
v0x55efbee7dab0_0 .net "in_b", 0 0, L_0x55efbf1889a0;  alias, 1 drivers
v0x55efbee7db50_0 .net "out", 0 0, L_0x55efbf188550;  alias, 1 drivers
S_0x55efbee77350 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbee60980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee70bf0_0 .net "in", 0 0, L_0x55efbf188a40;  alias, 1 drivers
v0x55efbee70ce0_0 .net "out", 0 0, L_0x55efbf188720;  alias, 1 drivers
S_0x55efbee73fa0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee77350;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf188720 .functor NAND 1, L_0x55efbf188a40, L_0x55efbf188a40, C4<1>, C4<1>;
v0x55efbee77530_0 .net "in_a", 0 0, L_0x55efbf188a40;  alias, 1 drivers
v0x55efbee7a850_0 .net "in_b", 0 0, L_0x55efbf188a40;  alias, 1 drivers
v0x55efbee7a910_0 .net "out", 0 0, L_0x55efbf188720;  alias, 1 drivers
S_0x55efbee6a5a0 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbee70e10 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbee67170 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbee6a5a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee28f40_0 .net "in_a", 0 0, L_0x55efbf188f40;  1 drivers
v0x55efbee28fe0_0 .net "in_b", 0 0, L_0x55efbf188fe0;  1 drivers
v0x55efbee290a0_0 .net "not_a", 0 0, L_0x55efbf188b80;  1 drivers
v0x55efbee29140_0 .net "not_b", 0 0, L_0x55efbf188cc0;  1 drivers
v0x55efbef64d40_0 .net "out", 0 0, L_0x55efbf188e90;  1 drivers
S_0x55efbee63d80 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbee67170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf188e90 .functor NAND 1, L_0x55efbf188b80, L_0x55efbf188cc0, C4<1>, C4<1>;
v0x55efbee330c0_0 .net "in_a", 0 0, L_0x55efbf188b80;  alias, 1 drivers
v0x55efbee331a0_0 .net "in_b", 0 0, L_0x55efbf188cc0;  alias, 1 drivers
v0x55efbee33260_0 .net "out", 0 0, L_0x55efbf188e90;  alias, 1 drivers
S_0x55efbee32000 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbee67170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee364e0_0 .net "in", 0 0, L_0x55efbf188f40;  alias, 1 drivers
v0x55efbee35290_0 .net "out", 0 0, L_0x55efbf188b80;  alias, 1 drivers
S_0x55efbee373c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee32000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf188b80 .functor NAND 1, L_0x55efbf188f40, L_0x55efbf188f40, C4<1>, C4<1>;
v0x55efbee321e0_0 .net "in_a", 0 0, L_0x55efbf188f40;  alias, 1 drivers
v0x55efbee36300_0 .net "in_b", 0 0, L_0x55efbf188f40;  alias, 1 drivers
v0x55efbee363c0_0 .net "out", 0 0, L_0x55efbf188b80;  alias, 1 drivers
S_0x55efbee34180 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbee67170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee26ea0_0 .net "in", 0 0, L_0x55efbf188fe0;  alias, 1 drivers
v0x55efbee26f40_0 .net "out", 0 0, L_0x55efbf188cc0;  alias, 1 drivers
S_0x55efbee27e80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee34180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf188cc0 .functor NAND 1, L_0x55efbf188fe0, L_0x55efbf188fe0, C4<1>, C4<1>;
v0x55efbee34360_0 .net "in_a", 0 0, L_0x55efbf188fe0;  alias, 1 drivers
v0x55efbee353e0_0 .net "in_b", 0 0, L_0x55efbf188fe0;  alias, 1 drivers
v0x55efbee26dc0_0 .net "out", 0 0, L_0x55efbf188cc0;  alias, 1 drivers
S_0x55efbef64e50 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbef4b9e0 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbef4baa0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbef64e50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbee9d3b0_0 .net "in_a", 0 0, L_0x55efbf188ae0;  1 drivers
v0x55efbee9d450_0 .net "in_b", 0 0, L_0x55efbf189580;  1 drivers
v0x55efbee9c680_0 .net "not_a", 0 0, L_0x55efbf189130;  1 drivers
v0x55efbee9c720_0 .net "not_b", 0 0, L_0x55efbf189300;  1 drivers
v0x55efbee9c7c0_0 .net "out", 0 0, L_0x55efbf1894d0;  1 drivers
S_0x55efbee98bc0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbef4baa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1894d0 .functor NAND 1, L_0x55efbf189130, L_0x55efbf189300, C4<1>, C4<1>;
v0x55efbeea25d0_0 .net "in_a", 0 0, L_0x55efbf189130;  alias, 1 drivers
v0x55efbeea26b0_0 .net "in_b", 0 0, L_0x55efbf189300;  alias, 1 drivers
v0x55efbeea2770_0 .net "out", 0 0, L_0x55efbf1894d0;  alias, 1 drivers
S_0x55efbeea19c0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbef4baa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeea01e0_0 .net "in", 0 0, L_0x55efbf188ae0;  alias, 1 drivers
v0x55efbeea02d0_0 .net "out", 0 0, L_0x55efbf189130;  alias, 1 drivers
S_0x55efbeea0dc0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeea19c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf189130 .functor NAND 1, L_0x55efbf188ae0, L_0x55efbf188ae0, C4<1>, C4<1>;
v0x55efbee97f40_0 .net "in_a", 0 0, L_0x55efbf188ae0;  alias, 1 drivers
v0x55efbee98020_0 .net "in_b", 0 0, L_0x55efbf188ae0;  alias, 1 drivers
v0x55efbee980e0_0 .net "out", 0 0, L_0x55efbf189130;  alias, 1 drivers
S_0x55efbee9f600 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbef4baa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbee9dff0_0 .net "in", 0 0, L_0x55efbf189580;  alias, 1 drivers
v0x55efbee9d260_0 .net "out", 0 0, L_0x55efbf189300;  alias, 1 drivers
S_0x55efbee9ea20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee9f600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf189300 .functor NAND 1, L_0x55efbf189580, L_0x55efbf189580, C4<1>, C4<1>;
v0x55efbee9f820_0 .net "in_a", 0 0, L_0x55efbf189580;  alias, 1 drivers
v0x55efbee9de40_0 .net "in_b", 0 0, L_0x55efbf189580;  alias, 1 drivers
v0x55efbee9df00_0 .net "out", 0 0, L_0x55efbf189300;  alias, 1 drivers
S_0x55efbee9baa0 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbee9bc80 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbee9aec0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbee9baa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbe951fd0_0 .net "in_a", 0 0, L_0x55efbf189b30;  1 drivers
v0x55efbe952070_0 .net "in_b", 0 0, L_0x55efbf189bd0;  1 drivers
v0x55efbe952130_0 .net "not_a", 0 0, L_0x55efbf1896e0;  1 drivers
v0x55efbe9521d0_0 .net "not_b", 0 0, L_0x55efbf1898b0;  1 drivers
v0x55efbe91cc90_0 .net "out", 0 0, L_0x55efbf189a80;  1 drivers
S_0x55efbee9a2e0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbee9aec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf189a80 .functor NAND 1, L_0x55efbf1896e0, L_0x55efbf1898b0, C4<1>, C4<1>;
v0x55efbee99700_0 .net "in_a", 0 0, L_0x55efbf1896e0;  alias, 1 drivers
v0x55efbee997e0_0 .net "in_b", 0 0, L_0x55efbf1898b0;  alias, 1 drivers
v0x55efbee998a0_0 .net "out", 0 0, L_0x55efbf189a80;  alias, 1 drivers
S_0x55efbee38480 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbee9aec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbef7e1e0_0 .net "in", 0 0, L_0x55efbf189b30;  alias, 1 drivers
v0x55efbef7e2d0_0 .net "out", 0 0, L_0x55efbf1896e0;  alias, 1 drivers
S_0x55efbeefd870 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbee38480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1896e0 .functor NAND 1, L_0x55efbf189b30, L_0x55efbf189b30, C4<1>, C4<1>;
v0x55efbeefdae0_0 .net "in_a", 0 0, L_0x55efbf189b30;  alias, 1 drivers
v0x55efbee38660_0 .net "in_b", 0 0, L_0x55efbf189b30;  alias, 1 drivers
v0x55efbef7e0f0_0 .net "out", 0 0, L_0x55efbf1896e0;  alias, 1 drivers
S_0x55efbef97ae0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbee9aec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe951db0_0 .net "in", 0 0, L_0x55efbf189bd0;  alias, 1 drivers
v0x55efbe951ea0_0 .net "out", 0 0, L_0x55efbf1898b0;  alias, 1 drivers
S_0x55efbefb14b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbef97ae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1898b0 .functor NAND 1, L_0x55efbf189bd0, L_0x55efbf189bd0, C4<1>, C4<1>;
v0x55efbefb1700_0 .net "in_a", 0 0, L_0x55efbf189bd0;  alias, 1 drivers
v0x55efbef97cc0_0 .net "in_b", 0 0, L_0x55efbf189bd0;  alias, 1 drivers
v0x55efbef97d80_0 .net "out", 0 0, L_0x55efbf1898b0;  alias, 1 drivers
S_0x55efbe91cda0 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbe91cf80 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbe941590 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbe91cda0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbe92dd70_0 .net "in_a", 0 0, L_0x55efbf18a190;  1 drivers
v0x55efbe92de10_0 .net "in_b", 0 0, L_0x55efbf18a230;  1 drivers
v0x55efbe92ded0_0 .net "not_a", 0 0, L_0x55efbf189d40;  1 drivers
v0x55efbe916260_0 .net "not_b", 0 0, L_0x55efbf189f10;  1 drivers
v0x55efbe916300_0 .net "out", 0 0, L_0x55efbf18a0e0;  1 drivers
S_0x55efbe9417e0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbe941590;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18a0e0 .functor NAND 1, L_0x55efbf189d40, L_0x55efbf189f10, C4<1>, C4<1>;
v0x55efbe91d060_0 .net "in_a", 0 0, L_0x55efbf189d40;  alias, 1 drivers
v0x55efbe963ea0_0 .net "in_b", 0 0, L_0x55efbf189f10;  alias, 1 drivers
v0x55efbe963f60_0 .net "out", 0 0, L_0x55efbf18a0e0;  alias, 1 drivers
S_0x55efbe964080 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbe941590;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe9256c0_0 .net "in", 0 0, L_0x55efbf18a190;  alias, 1 drivers
v0x55efbe9257b0_0 .net "out", 0 0, L_0x55efbf189d40;  alias, 1 drivers
S_0x55efbe9452d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe964080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf189d40 .functor NAND 1, L_0x55efbf18a190, L_0x55efbf18a190, C4<1>, C4<1>;
v0x55efbe945540_0 .net "in_a", 0 0, L_0x55efbf18a190;  alias, 1 drivers
v0x55efbe945620_0 .net "in_b", 0 0, L_0x55efbf18a190;  alias, 1 drivers
v0x55efbe9642a0_0 .net "out", 0 0, L_0x55efbf189d40;  alias, 1 drivers
S_0x55efbe925900 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbe941590;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe92db30_0 .net "in", 0 0, L_0x55efbf18a230;  alias, 1 drivers
v0x55efbe92dc20_0 .net "out", 0 0, L_0x55efbf189f10;  alias, 1 drivers
S_0x55efbe95fad0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe925900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf189f10 .functor NAND 1, L_0x55efbf18a230, L_0x55efbf18a230, C4<1>, C4<1>;
v0x55efbe95fd20_0 .net "in_a", 0 0, L_0x55efbf18a230;  alias, 1 drivers
v0x55efbe95fe00_0 .net "in_b", 0 0, L_0x55efbf18a230;  alias, 1 drivers
v0x55efbe95fec0_0 .net "out", 0 0, L_0x55efbf189f10;  alias, 1 drivers
S_0x55efbe916410 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbe9165f0 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbe94c250 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbe916410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbe906c80_0 .net "in_a", 0 0, L_0x55efbf18a800;  1 drivers
v0x55efbe906d20_0 .net "in_b", 0 0, L_0x55efbf18aab0;  1 drivers
v0x55efbe906de0_0 .net "not_a", 0 0, L_0x55efbf18a3b0;  1 drivers
v0x55efbe94b2d0_0 .net "not_b", 0 0, L_0x55efbf18a580;  1 drivers
v0x55efbe94b370_0 .net "out", 0 0, L_0x55efbf18a750;  1 drivers
S_0x55efbe94c450 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbe94c250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18a750 .functor NAND 1, L_0x55efbf18a3b0, L_0x55efbf18a580, C4<1>, C4<1>;
v0x55efbe8f7a60_0 .net "in_a", 0 0, L_0x55efbf18a3b0;  alias, 1 drivers
v0x55efbe8f7b40_0 .net "in_b", 0 0, L_0x55efbf18a580;  alias, 1 drivers
v0x55efbe8f7c00_0 .net "out", 0 0, L_0x55efbf18a750;  alias, 1 drivers
S_0x55efbe8f7d20 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbe94c250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe948f60_0 .net "in", 0 0, L_0x55efbf18a800;  alias, 1 drivers
v0x55efbe949050_0 .net "out", 0 0, L_0x55efbf18a3b0;  alias, 1 drivers
S_0x55efbe94fcd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe8f7d20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18a3b0 .functor NAND 1, L_0x55efbf18a800, L_0x55efbf18a800, C4<1>, C4<1>;
v0x55efbe94ff40_0 .net "in_a", 0 0, L_0x55efbf18a800;  alias, 1 drivers
v0x55efbe950020_0 .net "in_b", 0 0, L_0x55efbf18a800;  alias, 1 drivers
v0x55efbe9500e0_0 .net "out", 0 0, L_0x55efbf18a3b0;  alias, 1 drivers
S_0x55efbe9491a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbe94c250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe906a40_0 .net "in", 0 0, L_0x55efbf18aab0;  alias, 1 drivers
v0x55efbe906b30_0 .net "out", 0 0, L_0x55efbf18a580;  alias, 1 drivers
S_0x55efbe931ad0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe9491a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18a580 .functor NAND 1, L_0x55efbf18aab0, L_0x55efbf18aab0, C4<1>, C4<1>;
v0x55efbe931d20_0 .net "in_a", 0 0, L_0x55efbf18aab0;  alias, 1 drivers
v0x55efbe931e00_0 .net "in_b", 0 0, L_0x55efbf18aab0;  alias, 1 drivers
v0x55efbe931ec0_0 .net "out", 0 0, L_0x55efbf18a580;  alias, 1 drivers
S_0x55efbe94b480 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbe94b660 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbe8f3510 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbe94b480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbe94def0_0 .net "in_a", 0 0, L_0x55efbf18b2a0;  1 drivers
v0x55efbe94df90_0 .net "in_b", 0 0, L_0x55efbf18b340;  1 drivers
v0x55efbe94e050_0 .net "not_a", 0 0, L_0x55efbf18ae50;  1 drivers
v0x55efbe8fb6e0_0 .net "not_b", 0 0, L_0x55efbf18b020;  1 drivers
v0x55efbe8fb780_0 .net "out", 0 0, L_0x55efbf18b1f0;  1 drivers
S_0x55efbe8f3710 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbe8f3510;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18b1f0 .functor NAND 1, L_0x55efbf18ae50, L_0x55efbf18b020, C4<1>, C4<1>;
v0x55efbe942af0_0 .net "in_a", 0 0, L_0x55efbf18ae50;  alias, 1 drivers
v0x55efbe942bd0_0 .net "in_b", 0 0, L_0x55efbf18b020;  alias, 1 drivers
v0x55efbe942c90_0 .net "out", 0 0, L_0x55efbf18b1f0;  alias, 1 drivers
S_0x55efbe942db0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbe8f3510;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe9444f0_0 .net "in", 0 0, L_0x55efbf18b2a0;  alias, 1 drivers
v0x55efbe9445e0_0 .net "out", 0 0, L_0x55efbf18ae50;  alias, 1 drivers
S_0x55efbe8ffb10 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe942db0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18ae50 .functor NAND 1, L_0x55efbf18b2a0, L_0x55efbf18b2a0, C4<1>, C4<1>;
v0x55efbe8ffd80_0 .net "in_a", 0 0, L_0x55efbf18b2a0;  alias, 1 drivers
v0x55efbe8ffe60_0 .net "in_b", 0 0, L_0x55efbf18b2a0;  alias, 1 drivers
v0x55efbe8fff20_0 .net "out", 0 0, L_0x55efbf18ae50;  alias, 1 drivers
S_0x55efbe944730 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbe8f3510;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe94dcb0_0 .net "in", 0 0, L_0x55efbf18b340;  alias, 1 drivers
v0x55efbe94dda0_0 .net "out", 0 0, L_0x55efbf18b020;  alias, 1 drivers
S_0x55efbe91a630 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe944730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18b020 .functor NAND 1, L_0x55efbf18b340, L_0x55efbf18b340, C4<1>, C4<1>;
v0x55efbe91a880_0 .net "in_a", 0 0, L_0x55efbf18b340;  alias, 1 drivers
v0x55efbe91a960_0 .net "in_b", 0 0, L_0x55efbf18b340;  alias, 1 drivers
v0x55efbe91aa20_0 .net "out", 0 0, L_0x55efbf18b020;  alias, 1 drivers
S_0x55efbe8fb890 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbec40f30;
 .timescale -9 -11;
P_0x55efbe8fba70 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbe955750 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbe8fb890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbe920640_0 .net "in_a", 0 0, L_0x55efbf18b930;  1 drivers
v0x55efbe9206e0_0 .net "in_b", 0 0, L_0x55efbf18b9d0;  1 drivers
v0x55efbe9207a0_0 .net "not_a", 0 0, L_0x55efbf18b4e0;  1 drivers
v0x55efbe947660_0 .net "not_b", 0 0, L_0x55efbf18b6b0;  1 drivers
v0x55efbe947700_0 .net "out", 0 0, L_0x55efbf18b880;  1 drivers
S_0x55efbe955950 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbe955750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18b880 .functor NAND 1, L_0x55efbf18b4e0, L_0x55efbf18b6b0, C4<1>, C4<1>;
v0x55efbe8efb50_0 .net "in_a", 0 0, L_0x55efbf18b4e0;  alias, 1 drivers
v0x55efbe8efc30_0 .net "in_b", 0 0, L_0x55efbf18b6b0;  alias, 1 drivers
v0x55efbe8efcf0_0 .net "out", 0 0, L_0x55efbf18b880;  alias, 1 drivers
S_0x55efbe8efe10 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbe955750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe936700_0 .net "in", 0 0, L_0x55efbf18b930;  alias, 1 drivers
v0x55efbe9367f0_0 .net "out", 0 0, L_0x55efbf18b4e0;  alias, 1 drivers
S_0x55efbe9534c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe8efe10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18b4e0 .functor NAND 1, L_0x55efbf18b930, L_0x55efbf18b930, C4<1>, C4<1>;
v0x55efbe953730_0 .net "in_a", 0 0, L_0x55efbf18b930;  alias, 1 drivers
v0x55efbe953810_0 .net "in_b", 0 0, L_0x55efbf18b930;  alias, 1 drivers
v0x55efbe9538d0_0 .net "out", 0 0, L_0x55efbf18b4e0;  alias, 1 drivers
S_0x55efbe936940 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbe955750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe920400_0 .net "in", 0 0, L_0x55efbf18b9d0;  alias, 1 drivers
v0x55efbe9204f0_0 .net "out", 0 0, L_0x55efbf18b6b0;  alias, 1 drivers
S_0x55efbe93ad10 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe936940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18b6b0 .functor NAND 1, L_0x55efbf18b9d0, L_0x55efbf18b9d0, C4<1>, C4<1>;
v0x55efbe93af60_0 .net "in_a", 0 0, L_0x55efbf18b9d0;  alias, 1 drivers
v0x55efbe93b040_0 .net "in_b", 0 0, L_0x55efbf18b9d0;  alias, 1 drivers
v0x55efbe93b100_0 .net "out", 0 0, L_0x55efbf18b6b0;  alias, 1 drivers
S_0x55efbe90e670 .scope module, "OR_B" "or_16" 36 7, 32 1 0, S_0x55efbec3fc90;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf014230_0 .net "in_a", 15 0, L_0x55efbf1916f0;  1 drivers
v0x55efbf014310_0 .net "in_b", 15 0, L_0x55efbf191790;  1 drivers
v0x55efbf0143f0_0 .net "out", 15 0, L_0x55efbf1915c0;  alias, 1 drivers
L_0x55efbf18c100 .part L_0x55efbf1916f0, 0, 1;
L_0x55efbf18c1a0 .part L_0x55efbf191790, 0, 1;
L_0x55efbf18c670 .part L_0x55efbf1916f0, 1, 1;
L_0x55efbf18c710 .part L_0x55efbf191790, 1, 1;
L_0x55efbf18cbe0 .part L_0x55efbf1916f0, 2, 1;
L_0x55efbf18cc80 .part L_0x55efbf191790, 2, 1;
L_0x55efbf18d170 .part L_0x55efbf1916f0, 3, 1;
L_0x55efbf18d2a0 .part L_0x55efbf191790, 3, 1;
L_0x55efbf18d820 .part L_0x55efbf1916f0, 4, 1;
L_0x55efbf18d8c0 .part L_0x55efbf191790, 4, 1;
L_0x55efbf18ddb0 .part L_0x55efbf1916f0, 5, 1;
L_0x55efbf18de50 .part L_0x55efbf191790, 5, 1;
L_0x55efbf18e080 .part L_0x55efbf1916f0, 6, 1;
L_0x55efbf18e120 .part L_0x55efbf191790, 6, 1;
L_0x55efbf18e4e0 .part L_0x55efbf1916f0, 7, 1;
L_0x55efbf18e580 .part L_0x55efbf191790, 7, 1;
L_0x55efbf18e920 .part L_0x55efbf1916f0, 8, 1;
L_0x55efbf18e9c0 .part L_0x55efbf191790, 8, 1;
L_0x55efbf18ee00 .part L_0x55efbf1916f0, 9, 1;
L_0x55efbf18eea0 .part L_0x55efbf191790, 9, 1;
L_0x55efbf18ea60 .part L_0x55efbf1916f0, 10, 1;
L_0x55efbf18f380 .part L_0x55efbf191790, 10, 1;
L_0x55efbf18f870 .part L_0x55efbf1916f0, 11, 1;
L_0x55efbf18f910 .part L_0x55efbf191790, 11, 1;
L_0x55efbf18fe10 .part L_0x55efbf1916f0, 12, 1;
L_0x55efbf18feb0 .part L_0x55efbf191790, 12, 1;
L_0x55efbf1903c0 .part L_0x55efbf1916f0, 13, 1;
L_0x55efbf190460 .part L_0x55efbf191790, 13, 1;
L_0x55efbf190980 .part L_0x55efbf1916f0, 14, 1;
L_0x55efbf190a20 .part L_0x55efbf191790, 14, 1;
L_0x55efbf190f50 .part L_0x55efbf1916f0, 15, 1;
L_0x55efbf191200 .part L_0x55efbf191790, 15, 1;
LS_0x55efbf1915c0_0_0 .concat8 [ 1 1 1 1], L_0x55efbf18c050, L_0x55efbf18c5c0, L_0x55efbf18cb30, L_0x55efbf18d0c0;
LS_0x55efbf1915c0_0_4 .concat8 [ 1 1 1 1], L_0x55efbf18d770, L_0x55efbf18dd00, L_0x55efbeeb1be0, L_0x55efbf18e470;
LS_0x55efbf1915c0_0_8 .concat8 [ 1 1 1 1], L_0x55efbf18e8b0, L_0x55efbf18ed90, L_0x55efbf18f310, L_0x55efbf18f800;
LS_0x55efbf1915c0_0_12 .concat8 [ 1 1 1 1], L_0x55efbf18fda0, L_0x55efbf190350, L_0x55efbf190910, L_0x55efbf190ee0;
L_0x55efbf1915c0 .concat8 [ 4 4 4 4], LS_0x55efbf1915c0_0_0, LS_0x55efbf1915c0_0_4, LS_0x55efbf1915c0_0_8, LS_0x55efbf1915c0_0_12;
S_0x55efbe90e8a0 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbeea1c00 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbe93e9a0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbe90e8a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbe929790_0 .net "in_a", 0 0, L_0x55efbf18c100;  1 drivers
v0x55efbe929830_0 .net "in_b", 0 0, L_0x55efbf18c1a0;  1 drivers
v0x55efbe9298f0_0 .net "not_a", 0 0, L_0x55efbf18bcb0;  1 drivers
v0x55efbe929990_0 .net "not_b", 0 0, L_0x55efbf18be80;  1 drivers
v0x55efbe929a30_0 .net "out", 0 0, L_0x55efbf18c050;  1 drivers
S_0x55efbe93ebf0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbe93e9a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18c050 .functor NAND 1, L_0x55efbf18bcb0, L_0x55efbf18be80, C4<1>, C4<1>;
v0x55efbe912ae0_0 .net "in_a", 0 0, L_0x55efbf18bcb0;  alias, 1 drivers
v0x55efbe912bc0_0 .net "in_b", 0 0, L_0x55efbf18be80;  alias, 1 drivers
v0x55efbe912c80_0 .net "out", 0 0, L_0x55efbf18c050;  alias, 1 drivers
S_0x55efbe912da0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbe93e9a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe903300_0 .net "in", 0 0, L_0x55efbf18c100;  alias, 1 drivers
v0x55efbe9033a0_0 .net "out", 0 0, L_0x55efbf18bcb0;  alias, 1 drivers
S_0x55efbe95a950 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe912da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18bcb0 .functor NAND 1, L_0x55efbf18c100, L_0x55efbf18c100, C4<1>, C4<1>;
v0x55efbe95aba0_0 .net "in_a", 0 0, L_0x55efbf18c100;  alias, 1 drivers
v0x55efbe95ac80_0 .net "in_b", 0 0, L_0x55efbf18c100;  alias, 1 drivers
v0x55efbe95ad70_0 .net "out", 0 0, L_0x55efbf18bcb0;  alias, 1 drivers
S_0x55efbe9034f0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbe93e9a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbe903710_0 .net "in", 0 0, L_0x55efbf18c1a0;  alias, 1 drivers
v0x55efbe929640_0 .net "out", 0 0, L_0x55efbf18be80;  alias, 1 drivers
S_0x55efbe958a30 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbe9034f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18be80 .functor NAND 1, L_0x55efbf18c1a0, L_0x55efbf18c1a0, C4<1>, C4<1>;
v0x55efbe958c80_0 .net "in_a", 0 0, L_0x55efbf18c1a0;  alias, 1 drivers
v0x55efbe958d60_0 .net "in_b", 0 0, L_0x55efbf18c1a0;  alias, 1 drivers
v0x55efbe958e20_0 .net "out", 0 0, L_0x55efbf18be80;  alias, 1 drivers
S_0x55efbe961e80 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbe962080 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbe962140 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbe961e80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeff71d0_0 .net "in_a", 0 0, L_0x55efbf18c670;  1 drivers
v0x55efbeff7270_0 .net "in_b", 0 0, L_0x55efbf18c710;  1 drivers
v0x55efbeff7330_0 .net "not_a", 0 0, L_0x55efbf18c240;  1 drivers
v0x55efbeff73d0_0 .net "not_b", 0 0, L_0x55efbf18c3f0;  1 drivers
v0x55efbeff7470_0 .net "out", 0 0, L_0x55efbf18c5c0;  1 drivers
S_0x55efbeff5c20 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbe962140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18c5c0 .functor NAND 1, L_0x55efbf18c240, L_0x55efbf18c3f0, C4<1>, C4<1>;
v0x55efbeff5db0_0 .net "in_a", 0 0, L_0x55efbf18c240;  alias, 1 drivers
v0x55efbeff5e50_0 .net "in_b", 0 0, L_0x55efbf18c3f0;  alias, 1 drivers
v0x55efbeff5ef0_0 .net "out", 0 0, L_0x55efbf18c5c0;  alias, 1 drivers
S_0x55efbeff5f90 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbe962140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeff6670_0 .net "in", 0 0, L_0x55efbf18c670;  alias, 1 drivers
v0x55efbeff6760_0 .net "out", 0 0, L_0x55efbf18c240;  alias, 1 drivers
S_0x55efbeff61a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeff5f90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18c240 .functor NAND 1, L_0x55efbf18c670, L_0x55efbf18c670, C4<1>, C4<1>;
v0x55efbeff6410_0 .net "in_a", 0 0, L_0x55efbf18c670;  alias, 1 drivers
v0x55efbeff64f0_0 .net "in_b", 0 0, L_0x55efbf18c670;  alias, 1 drivers
v0x55efbeff65b0_0 .net "out", 0 0, L_0x55efbf18c240;  alias, 1 drivers
S_0x55efbeff68b0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbe962140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeff6f90_0 .net "in", 0 0, L_0x55efbf18c710;  alias, 1 drivers
v0x55efbeff7080_0 .net "out", 0 0, L_0x55efbf18c3f0;  alias, 1 drivers
S_0x55efbeff6ad0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeff68b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18c3f0 .functor NAND 1, L_0x55efbf18c710, L_0x55efbf18c710, C4<1>, C4<1>;
v0x55efbeff6d20_0 .net "in_a", 0 0, L_0x55efbf18c710;  alias, 1 drivers
v0x55efbeff6e00_0 .net "in_b", 0 0, L_0x55efbf18c710;  alias, 1 drivers
v0x55efbeff6ec0_0 .net "out", 0 0, L_0x55efbf18c3f0;  alias, 1 drivers
S_0x55efbeff7580 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbeff7760 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbeff7820 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbeff7580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeff92c0_0 .net "in_a", 0 0, L_0x55efbf18cbe0;  1 drivers
v0x55efbeff9360_0 .net "in_b", 0 0, L_0x55efbf18cc80;  1 drivers
v0x55efbeff9420_0 .net "not_a", 0 0, L_0x55efbf18c7b0;  1 drivers
v0x55efbeff94c0_0 .net "not_b", 0 0, L_0x55efbf18c960;  1 drivers
v0x55efbeff9560_0 .net "out", 0 0, L_0x55efbf18cb30;  1 drivers
S_0x55efbeff7a70 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeff7820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18cb30 .functor NAND 1, L_0x55efbf18c7b0, L_0x55efbf18c960, C4<1>, C4<1>;
v0x55efbeff7ce0_0 .net "in_a", 0 0, L_0x55efbf18c7b0;  alias, 1 drivers
v0x55efbeff7dc0_0 .net "in_b", 0 0, L_0x55efbf18c960;  alias, 1 drivers
v0x55efbeff7e80_0 .net "out", 0 0, L_0x55efbf18cb30;  alias, 1 drivers
S_0x55efbeff7fd0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeff7820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeff8730_0 .net "in", 0 0, L_0x55efbf18cbe0;  alias, 1 drivers
v0x55efbeff8820_0 .net "out", 0 0, L_0x55efbf18c7b0;  alias, 1 drivers
S_0x55efbeff81f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeff7fd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18c7b0 .functor NAND 1, L_0x55efbf18cbe0, L_0x55efbf18cbe0, C4<1>, C4<1>;
v0x55efbeff8460_0 .net "in_a", 0 0, L_0x55efbf18cbe0;  alias, 1 drivers
v0x55efbeff8540_0 .net "in_b", 0 0, L_0x55efbf18cbe0;  alias, 1 drivers
v0x55efbeff8630_0 .net "out", 0 0, L_0x55efbf18c7b0;  alias, 1 drivers
S_0x55efbeff8970 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeff7820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeff9080_0 .net "in", 0 0, L_0x55efbf18cc80;  alias, 1 drivers
v0x55efbeff9170_0 .net "out", 0 0, L_0x55efbf18c960;  alias, 1 drivers
S_0x55efbeff8b90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeff8970;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18c960 .functor NAND 1, L_0x55efbf18cc80, L_0x55efbf18cc80, C4<1>, C4<1>;
v0x55efbeff8de0_0 .net "in_a", 0 0, L_0x55efbf18cc80;  alias, 1 drivers
v0x55efbeff8ec0_0 .net "in_b", 0 0, L_0x55efbf18cc80;  alias, 1 drivers
v0x55efbeff8f80_0 .net "out", 0 0, L_0x55efbf18c960;  alias, 1 drivers
S_0x55efbeff9670 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbeff9850 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbeff9930 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbeff9670;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeffb3a0_0 .net "in_a", 0 0, L_0x55efbf18d170;  1 drivers
v0x55efbeffb440_0 .net "in_b", 0 0, L_0x55efbf18d2a0;  1 drivers
v0x55efbeffb500_0 .net "not_a", 0 0, L_0x55efbf18cd20;  1 drivers
v0x55efbeffb5a0_0 .net "not_b", 0 0, L_0x55efbf18cef0;  1 drivers
v0x55efbeffb640_0 .net "out", 0 0, L_0x55efbf18d0c0;  1 drivers
S_0x55efbeff9b80 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeff9930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18d0c0 .functor NAND 1, L_0x55efbf18cd20, L_0x55efbf18cef0, C4<1>, C4<1>;
v0x55efbeff9df0_0 .net "in_a", 0 0, L_0x55efbf18cd20;  alias, 1 drivers
v0x55efbeff9ed0_0 .net "in_b", 0 0, L_0x55efbf18cef0;  alias, 1 drivers
v0x55efbeff9f90_0 .net "out", 0 0, L_0x55efbf18d0c0;  alias, 1 drivers
S_0x55efbeffa0b0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeff9930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeffa810_0 .net "in", 0 0, L_0x55efbf18d170;  alias, 1 drivers
v0x55efbeffa900_0 .net "out", 0 0, L_0x55efbf18cd20;  alias, 1 drivers
S_0x55efbeffa2d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeffa0b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18cd20 .functor NAND 1, L_0x55efbf18d170, L_0x55efbf18d170, C4<1>, C4<1>;
v0x55efbeffa540_0 .net "in_a", 0 0, L_0x55efbf18d170;  alias, 1 drivers
v0x55efbeffa620_0 .net "in_b", 0 0, L_0x55efbf18d170;  alias, 1 drivers
v0x55efbeffa710_0 .net "out", 0 0, L_0x55efbf18cd20;  alias, 1 drivers
S_0x55efbeffaa50 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeff9930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeffb160_0 .net "in", 0 0, L_0x55efbf18d2a0;  alias, 1 drivers
v0x55efbeffb250_0 .net "out", 0 0, L_0x55efbf18cef0;  alias, 1 drivers
S_0x55efbeffac70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeffaa50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18cef0 .functor NAND 1, L_0x55efbf18d2a0, L_0x55efbf18d2a0, C4<1>, C4<1>;
v0x55efbeffaec0_0 .net "in_a", 0 0, L_0x55efbf18d2a0;  alias, 1 drivers
v0x55efbeffafa0_0 .net "in_b", 0 0, L_0x55efbf18d2a0;  alias, 1 drivers
v0x55efbeffb060_0 .net "out", 0 0, L_0x55efbf18cef0;  alias, 1 drivers
S_0x55efbeffb750 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbeffb980 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbeffba60 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbeffb750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbeffd4a0_0 .net "in_a", 0 0, L_0x55efbf18d820;  1 drivers
v0x55efbeffd540_0 .net "in_b", 0 0, L_0x55efbf18d8c0;  1 drivers
v0x55efbeffd600_0 .net "not_a", 0 0, L_0x55efbf18d3d0;  1 drivers
v0x55efbeffd6a0_0 .net "not_b", 0 0, L_0x55efbf18d5a0;  1 drivers
v0x55efbeffd740_0 .net "out", 0 0, L_0x55efbf18d770;  1 drivers
S_0x55efbeffbcb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeffba60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18d770 .functor NAND 1, L_0x55efbf18d3d0, L_0x55efbf18d5a0, C4<1>, C4<1>;
v0x55efbeffbf20_0 .net "in_a", 0 0, L_0x55efbf18d3d0;  alias, 1 drivers
v0x55efbeffc000_0 .net "in_b", 0 0, L_0x55efbf18d5a0;  alias, 1 drivers
v0x55efbeffc0c0_0 .net "out", 0 0, L_0x55efbf18d770;  alias, 1 drivers
S_0x55efbeffc1e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeffba60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeffc910_0 .net "in", 0 0, L_0x55efbf18d820;  alias, 1 drivers
v0x55efbeffca00_0 .net "out", 0 0, L_0x55efbf18d3d0;  alias, 1 drivers
S_0x55efbeffc400 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeffc1e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18d3d0 .functor NAND 1, L_0x55efbf18d820, L_0x55efbf18d820, C4<1>, C4<1>;
v0x55efbeffc670_0 .net "in_a", 0 0, L_0x55efbf18d820;  alias, 1 drivers
v0x55efbeffc750_0 .net "in_b", 0 0, L_0x55efbf18d820;  alias, 1 drivers
v0x55efbeffc810_0 .net "out", 0 0, L_0x55efbf18d3d0;  alias, 1 drivers
S_0x55efbeffcb50 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeffba60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeffd260_0 .net "in", 0 0, L_0x55efbf18d8c0;  alias, 1 drivers
v0x55efbeffd350_0 .net "out", 0 0, L_0x55efbf18d5a0;  alias, 1 drivers
S_0x55efbeffcd70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeffcb50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18d5a0 .functor NAND 1, L_0x55efbf18d8c0, L_0x55efbf18d8c0, C4<1>, C4<1>;
v0x55efbeffcfc0_0 .net "in_a", 0 0, L_0x55efbf18d8c0;  alias, 1 drivers
v0x55efbeffd0a0_0 .net "in_b", 0 0, L_0x55efbf18d8c0;  alias, 1 drivers
v0x55efbeffd160_0 .net "out", 0 0, L_0x55efbf18d5a0;  alias, 1 drivers
S_0x55efbeffd850 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbeffda30 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbeffdb10 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbeffd850;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbefff580_0 .net "in_a", 0 0, L_0x55efbf18ddb0;  1 drivers
v0x55efbefff620_0 .net "in_b", 0 0, L_0x55efbf18de50;  1 drivers
v0x55efbefff6e0_0 .net "not_a", 0 0, L_0x55efbf18d960;  1 drivers
v0x55efbefff780_0 .net "not_b", 0 0, L_0x55efbf18db30;  1 drivers
v0x55efbefff820_0 .net "out", 0 0, L_0x55efbf18dd00;  1 drivers
S_0x55efbeffdd60 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbeffdb10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18dd00 .functor NAND 1, L_0x55efbf18d960, L_0x55efbf18db30, C4<1>, C4<1>;
v0x55efbeffdfd0_0 .net "in_a", 0 0, L_0x55efbf18d960;  alias, 1 drivers
v0x55efbeffe0b0_0 .net "in_b", 0 0, L_0x55efbf18db30;  alias, 1 drivers
v0x55efbeffe170_0 .net "out", 0 0, L_0x55efbf18dd00;  alias, 1 drivers
S_0x55efbeffe290 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbeffdb10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbeffe9f0_0 .net "in", 0 0, L_0x55efbf18ddb0;  alias, 1 drivers
v0x55efbeffeae0_0 .net "out", 0 0, L_0x55efbf18d960;  alias, 1 drivers
S_0x55efbeffe4b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeffe290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18d960 .functor NAND 1, L_0x55efbf18ddb0, L_0x55efbf18ddb0, C4<1>, C4<1>;
v0x55efbeffe720_0 .net "in_a", 0 0, L_0x55efbf18ddb0;  alias, 1 drivers
v0x55efbeffe800_0 .net "in_b", 0 0, L_0x55efbf18ddb0;  alias, 1 drivers
v0x55efbeffe8f0_0 .net "out", 0 0, L_0x55efbf18d960;  alias, 1 drivers
S_0x55efbeffec30 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbeffdb10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbefff340_0 .net "in", 0 0, L_0x55efbf18de50;  alias, 1 drivers
v0x55efbefff430_0 .net "out", 0 0, L_0x55efbf18db30;  alias, 1 drivers
S_0x55efbeffee50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbeffec30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18db30 .functor NAND 1, L_0x55efbf18de50, L_0x55efbf18de50, C4<1>, C4<1>;
v0x55efbefff0a0_0 .net "in_a", 0 0, L_0x55efbf18de50;  alias, 1 drivers
v0x55efbefff180_0 .net "in_b", 0 0, L_0x55efbf18de50;  alias, 1 drivers
v0x55efbefff240_0 .net "out", 0 0, L_0x55efbf18db30;  alias, 1 drivers
S_0x55efbefff930 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbefffb10 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbefffbf0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbefff930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf001660_0 .net "in_a", 0 0, L_0x55efbf18e080;  1 drivers
v0x55efbf001700_0 .net "in_b", 0 0, L_0x55efbf18e120;  1 drivers
v0x55efbf0017c0_0 .net "not_a", 0 0, L_0x55efbf18df60;  1 drivers
v0x55efbf001860_0 .net "not_b", 0 0, L_0x55efbe945710;  1 drivers
v0x55efbf001900_0 .net "out", 0 0, L_0x55efbeeb1be0;  1 drivers
S_0x55efbefffe40 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbefffbf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbeeb1be0 .functor NAND 1, L_0x55efbf18df60, L_0x55efbe945710, C4<1>, C4<1>;
v0x55efbf0000b0_0 .net "in_a", 0 0, L_0x55efbf18df60;  alias, 1 drivers
v0x55efbf000190_0 .net "in_b", 0 0, L_0x55efbe945710;  alias, 1 drivers
v0x55efbf000250_0 .net "out", 0 0, L_0x55efbeeb1be0;  alias, 1 drivers
S_0x55efbf000370 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbefffbf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf000ad0_0 .net "in", 0 0, L_0x55efbf18e080;  alias, 1 drivers
v0x55efbf000bc0_0 .net "out", 0 0, L_0x55efbf18df60;  alias, 1 drivers
S_0x55efbf000590 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf000370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18df60 .functor NAND 1, L_0x55efbf18e080, L_0x55efbf18e080, C4<1>, C4<1>;
v0x55efbf000800_0 .net "in_a", 0 0, L_0x55efbf18e080;  alias, 1 drivers
v0x55efbf0008e0_0 .net "in_b", 0 0, L_0x55efbf18e080;  alias, 1 drivers
v0x55efbf0009d0_0 .net "out", 0 0, L_0x55efbf18df60;  alias, 1 drivers
S_0x55efbf000d10 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbefffbf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf001420_0 .net "in", 0 0, L_0x55efbf18e120;  alias, 1 drivers
v0x55efbf001510_0 .net "out", 0 0, L_0x55efbe945710;  alias, 1 drivers
S_0x55efbf000f30 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf000d10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbe945710 .functor NAND 1, L_0x55efbf18e120, L_0x55efbf18e120, C4<1>, C4<1>;
v0x55efbf001180_0 .net "in_a", 0 0, L_0x55efbf18e120;  alias, 1 drivers
v0x55efbf001260_0 .net "in_b", 0 0, L_0x55efbf18e120;  alias, 1 drivers
v0x55efbf001320_0 .net "out", 0 0, L_0x55efbe945710;  alias, 1 drivers
S_0x55efbf001a10 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbf001bf0 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf001cd0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf001a10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf003740_0 .net "in_a", 0 0, L_0x55efbf18e4e0;  1 drivers
v0x55efbf0037e0_0 .net "in_b", 0 0, L_0x55efbf18e580;  1 drivers
v0x55efbf0038a0_0 .net "not_a", 0 0, L_0x55efbf18def0;  1 drivers
v0x55efbf003940_0 .net "not_b", 0 0, L_0x55efbf18e2e0;  1 drivers
v0x55efbf0039e0_0 .net "out", 0 0, L_0x55efbf18e470;  1 drivers
S_0x55efbf001f20 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf001cd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18e470 .functor NAND 1, L_0x55efbf18def0, L_0x55efbf18e2e0, C4<1>, C4<1>;
v0x55efbf002190_0 .net "in_a", 0 0, L_0x55efbf18def0;  alias, 1 drivers
v0x55efbf002270_0 .net "in_b", 0 0, L_0x55efbf18e2e0;  alias, 1 drivers
v0x55efbf002330_0 .net "out", 0 0, L_0x55efbf18e470;  alias, 1 drivers
S_0x55efbf002450 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf001cd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf002bb0_0 .net "in", 0 0, L_0x55efbf18e4e0;  alias, 1 drivers
v0x55efbf002ca0_0 .net "out", 0 0, L_0x55efbf18def0;  alias, 1 drivers
S_0x55efbf002670 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf002450;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18def0 .functor NAND 1, L_0x55efbf18e4e0, L_0x55efbf18e4e0, C4<1>, C4<1>;
v0x55efbf0028e0_0 .net "in_a", 0 0, L_0x55efbf18e4e0;  alias, 1 drivers
v0x55efbf0029c0_0 .net "in_b", 0 0, L_0x55efbf18e4e0;  alias, 1 drivers
v0x55efbf002ab0_0 .net "out", 0 0, L_0x55efbf18def0;  alias, 1 drivers
S_0x55efbf002df0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf001cd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf003500_0 .net "in", 0 0, L_0x55efbf18e580;  alias, 1 drivers
v0x55efbf0035f0_0 .net "out", 0 0, L_0x55efbf18e2e0;  alias, 1 drivers
S_0x55efbf003010 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf002df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18e2e0 .functor NAND 1, L_0x55efbf18e580, L_0x55efbf18e580, C4<1>, C4<1>;
v0x55efbf003260_0 .net "in_a", 0 0, L_0x55efbf18e580;  alias, 1 drivers
v0x55efbf003340_0 .net "in_b", 0 0, L_0x55efbf18e580;  alias, 1 drivers
v0x55efbf003400_0 .net "out", 0 0, L_0x55efbf18e2e0;  alias, 1 drivers
S_0x55efbf003af0 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbeffb930 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf003df0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf003af0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf005860_0 .net "in_a", 0 0, L_0x55efbf18e920;  1 drivers
v0x55efbf005900_0 .net "in_b", 0 0, L_0x55efbf18e9c0;  1 drivers
v0x55efbf0059c0_0 .net "not_a", 0 0, L_0x55efbf18e6b0;  1 drivers
v0x55efbf005a60_0 .net "not_b", 0 0, L_0x55efbf18e720;  1 drivers
v0x55efbf005b00_0 .net "out", 0 0, L_0x55efbf18e8b0;  1 drivers
S_0x55efbf004040 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf003df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18e8b0 .functor NAND 1, L_0x55efbf18e6b0, L_0x55efbf18e720, C4<1>, C4<1>;
v0x55efbf0042b0_0 .net "in_a", 0 0, L_0x55efbf18e6b0;  alias, 1 drivers
v0x55efbf004390_0 .net "in_b", 0 0, L_0x55efbf18e720;  alias, 1 drivers
v0x55efbf004450_0 .net "out", 0 0, L_0x55efbf18e8b0;  alias, 1 drivers
S_0x55efbf004570 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf003df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf004cd0_0 .net "in", 0 0, L_0x55efbf18e920;  alias, 1 drivers
v0x55efbf004dc0_0 .net "out", 0 0, L_0x55efbf18e6b0;  alias, 1 drivers
S_0x55efbf004790 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf004570;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18e6b0 .functor NAND 1, L_0x55efbf18e920, L_0x55efbf18e920, C4<1>, C4<1>;
v0x55efbf004a00_0 .net "in_a", 0 0, L_0x55efbf18e920;  alias, 1 drivers
v0x55efbf004ae0_0 .net "in_b", 0 0, L_0x55efbf18e920;  alias, 1 drivers
v0x55efbf004bd0_0 .net "out", 0 0, L_0x55efbf18e6b0;  alias, 1 drivers
S_0x55efbf004f10 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf003df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf005620_0 .net "in", 0 0, L_0x55efbf18e9c0;  alias, 1 drivers
v0x55efbf005710_0 .net "out", 0 0, L_0x55efbf18e720;  alias, 1 drivers
S_0x55efbf005130 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf004f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18e720 .functor NAND 1, L_0x55efbf18e9c0, L_0x55efbf18e9c0, C4<1>, C4<1>;
v0x55efbf005380_0 .net "in_a", 0 0, L_0x55efbf18e9c0;  alias, 1 drivers
v0x55efbf005460_0 .net "in_b", 0 0, L_0x55efbf18e9c0;  alias, 1 drivers
v0x55efbf005520_0 .net "out", 0 0, L_0x55efbf18e720;  alias, 1 drivers
S_0x55efbf005c10 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbf005df0 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf005ed0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf005c10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf007940_0 .net "in_a", 0 0, L_0x55efbf18ee00;  1 drivers
v0x55efbf0079e0_0 .net "in_b", 0 0, L_0x55efbf18eea0;  1 drivers
v0x55efbf007aa0_0 .net "not_a", 0 0, L_0x55efbf18eb00;  1 drivers
v0x55efbf007b40_0 .net "not_b", 0 0, L_0x55efbf18ec00;  1 drivers
v0x55efbf007be0_0 .net "out", 0 0, L_0x55efbf18ed90;  1 drivers
S_0x55efbf006120 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf005ed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18ed90 .functor NAND 1, L_0x55efbf18eb00, L_0x55efbf18ec00, C4<1>, C4<1>;
v0x55efbf006390_0 .net "in_a", 0 0, L_0x55efbf18eb00;  alias, 1 drivers
v0x55efbf006470_0 .net "in_b", 0 0, L_0x55efbf18ec00;  alias, 1 drivers
v0x55efbf006530_0 .net "out", 0 0, L_0x55efbf18ed90;  alias, 1 drivers
S_0x55efbf006650 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf005ed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf006db0_0 .net "in", 0 0, L_0x55efbf18ee00;  alias, 1 drivers
v0x55efbf006ea0_0 .net "out", 0 0, L_0x55efbf18eb00;  alias, 1 drivers
S_0x55efbf006870 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf006650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18eb00 .functor NAND 1, L_0x55efbf18ee00, L_0x55efbf18ee00, C4<1>, C4<1>;
v0x55efbf006ae0_0 .net "in_a", 0 0, L_0x55efbf18ee00;  alias, 1 drivers
v0x55efbf006bc0_0 .net "in_b", 0 0, L_0x55efbf18ee00;  alias, 1 drivers
v0x55efbf006cb0_0 .net "out", 0 0, L_0x55efbf18eb00;  alias, 1 drivers
S_0x55efbf006ff0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf005ed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf007700_0 .net "in", 0 0, L_0x55efbf18eea0;  alias, 1 drivers
v0x55efbf0077f0_0 .net "out", 0 0, L_0x55efbf18ec00;  alias, 1 drivers
S_0x55efbf007210 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf006ff0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18ec00 .functor NAND 1, L_0x55efbf18eea0, L_0x55efbf18eea0, C4<1>, C4<1>;
v0x55efbf007460_0 .net "in_a", 0 0, L_0x55efbf18eea0;  alias, 1 drivers
v0x55efbf007540_0 .net "in_b", 0 0, L_0x55efbf18eea0;  alias, 1 drivers
v0x55efbf007600_0 .net "out", 0 0, L_0x55efbf18ec00;  alias, 1 drivers
S_0x55efbf007cf0 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbf007ed0 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf007fb0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf007cf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf009a20_0 .net "in_a", 0 0, L_0x55efbf18ea60;  1 drivers
v0x55efbf009ac0_0 .net "in_b", 0 0, L_0x55efbf18f380;  1 drivers
v0x55efbf009b80_0 .net "not_a", 0 0, L_0x55efbf18eff0;  1 drivers
v0x55efbf009c20_0 .net "not_b", 0 0, L_0x55efbf18f180;  1 drivers
v0x55efbf009cc0_0 .net "out", 0 0, L_0x55efbf18f310;  1 drivers
S_0x55efbf008200 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf007fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18f310 .functor NAND 1, L_0x55efbf18eff0, L_0x55efbf18f180, C4<1>, C4<1>;
v0x55efbf008470_0 .net "in_a", 0 0, L_0x55efbf18eff0;  alias, 1 drivers
v0x55efbf008550_0 .net "in_b", 0 0, L_0x55efbf18f180;  alias, 1 drivers
v0x55efbf008610_0 .net "out", 0 0, L_0x55efbf18f310;  alias, 1 drivers
S_0x55efbf008730 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf007fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf008e90_0 .net "in", 0 0, L_0x55efbf18ea60;  alias, 1 drivers
v0x55efbf008f80_0 .net "out", 0 0, L_0x55efbf18eff0;  alias, 1 drivers
S_0x55efbf008950 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf008730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18eff0 .functor NAND 1, L_0x55efbf18ea60, L_0x55efbf18ea60, C4<1>, C4<1>;
v0x55efbf008bc0_0 .net "in_a", 0 0, L_0x55efbf18ea60;  alias, 1 drivers
v0x55efbf008ca0_0 .net "in_b", 0 0, L_0x55efbf18ea60;  alias, 1 drivers
v0x55efbf008d90_0 .net "out", 0 0, L_0x55efbf18eff0;  alias, 1 drivers
S_0x55efbf0090d0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf007fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0097e0_0 .net "in", 0 0, L_0x55efbf18f380;  alias, 1 drivers
v0x55efbf0098d0_0 .net "out", 0 0, L_0x55efbf18f180;  alias, 1 drivers
S_0x55efbf0092f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0090d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18f180 .functor NAND 1, L_0x55efbf18f380, L_0x55efbf18f380, C4<1>, C4<1>;
v0x55efbf009540_0 .net "in_a", 0 0, L_0x55efbf18f380;  alias, 1 drivers
v0x55efbf009620_0 .net "in_b", 0 0, L_0x55efbf18f380;  alias, 1 drivers
v0x55efbf0096e0_0 .net "out", 0 0, L_0x55efbf18f180;  alias, 1 drivers
S_0x55efbf009dd0 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbf009fb0 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf00a090 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf009dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf00bb00_0 .net "in_a", 0 0, L_0x55efbf18f870;  1 drivers
v0x55efbf00bba0_0 .net "in_b", 0 0, L_0x55efbf18f910;  1 drivers
v0x55efbf00bc60_0 .net "not_a", 0 0, L_0x55efbf18f4e0;  1 drivers
v0x55efbf00bd00_0 .net "not_b", 0 0, L_0x55efbf18f670;  1 drivers
v0x55efbf00bda0_0 .net "out", 0 0, L_0x55efbf18f800;  1 drivers
S_0x55efbf00a2e0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf00a090;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18f800 .functor NAND 1, L_0x55efbf18f4e0, L_0x55efbf18f670, C4<1>, C4<1>;
v0x55efbf00a550_0 .net "in_a", 0 0, L_0x55efbf18f4e0;  alias, 1 drivers
v0x55efbf00a630_0 .net "in_b", 0 0, L_0x55efbf18f670;  alias, 1 drivers
v0x55efbf00a6f0_0 .net "out", 0 0, L_0x55efbf18f800;  alias, 1 drivers
S_0x55efbf00a810 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf00a090;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf00af70_0 .net "in", 0 0, L_0x55efbf18f870;  alias, 1 drivers
v0x55efbf00b060_0 .net "out", 0 0, L_0x55efbf18f4e0;  alias, 1 drivers
S_0x55efbf00aa30 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf00a810;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18f4e0 .functor NAND 1, L_0x55efbf18f870, L_0x55efbf18f870, C4<1>, C4<1>;
v0x55efbf00aca0_0 .net "in_a", 0 0, L_0x55efbf18f870;  alias, 1 drivers
v0x55efbf00ad80_0 .net "in_b", 0 0, L_0x55efbf18f870;  alias, 1 drivers
v0x55efbf00ae70_0 .net "out", 0 0, L_0x55efbf18f4e0;  alias, 1 drivers
S_0x55efbf00b1b0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf00a090;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf00b8c0_0 .net "in", 0 0, L_0x55efbf18f910;  alias, 1 drivers
v0x55efbf00b9b0_0 .net "out", 0 0, L_0x55efbf18f670;  alias, 1 drivers
S_0x55efbf00b3d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf00b1b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18f670 .functor NAND 1, L_0x55efbf18f910, L_0x55efbf18f910, C4<1>, C4<1>;
v0x55efbf00b620_0 .net "in_a", 0 0, L_0x55efbf18f910;  alias, 1 drivers
v0x55efbf00b700_0 .net "in_b", 0 0, L_0x55efbf18f910;  alias, 1 drivers
v0x55efbf00b7c0_0 .net "out", 0 0, L_0x55efbf18f670;  alias, 1 drivers
S_0x55efbf00beb0 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbf00c090 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf00c170 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf00beb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf00dbe0_0 .net "in_a", 0 0, L_0x55efbf18fe10;  1 drivers
v0x55efbf00dc80_0 .net "in_b", 0 0, L_0x55efbf18feb0;  1 drivers
v0x55efbf00dd40_0 .net "not_a", 0 0, L_0x55efbf18fa80;  1 drivers
v0x55efbf00dde0_0 .net "not_b", 0 0, L_0x55efbf18fc10;  1 drivers
v0x55efbf00de80_0 .net "out", 0 0, L_0x55efbf18fda0;  1 drivers
S_0x55efbf00c3c0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf00c170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18fda0 .functor NAND 1, L_0x55efbf18fa80, L_0x55efbf18fc10, C4<1>, C4<1>;
v0x55efbf00c630_0 .net "in_a", 0 0, L_0x55efbf18fa80;  alias, 1 drivers
v0x55efbf00c710_0 .net "in_b", 0 0, L_0x55efbf18fc10;  alias, 1 drivers
v0x55efbf00c7d0_0 .net "out", 0 0, L_0x55efbf18fda0;  alias, 1 drivers
S_0x55efbf00c8f0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf00c170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf00d050_0 .net "in", 0 0, L_0x55efbf18fe10;  alias, 1 drivers
v0x55efbf00d140_0 .net "out", 0 0, L_0x55efbf18fa80;  alias, 1 drivers
S_0x55efbf00cb10 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf00c8f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18fa80 .functor NAND 1, L_0x55efbf18fe10, L_0x55efbf18fe10, C4<1>, C4<1>;
v0x55efbf00cd80_0 .net "in_a", 0 0, L_0x55efbf18fe10;  alias, 1 drivers
v0x55efbf00ce60_0 .net "in_b", 0 0, L_0x55efbf18fe10;  alias, 1 drivers
v0x55efbf00cf50_0 .net "out", 0 0, L_0x55efbf18fa80;  alias, 1 drivers
S_0x55efbf00d290 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf00c170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf00d9a0_0 .net "in", 0 0, L_0x55efbf18feb0;  alias, 1 drivers
v0x55efbf00da90_0 .net "out", 0 0, L_0x55efbf18fc10;  alias, 1 drivers
S_0x55efbf00d4b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf00d290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf18fc10 .functor NAND 1, L_0x55efbf18feb0, L_0x55efbf18feb0, C4<1>, C4<1>;
v0x55efbf00d700_0 .net "in_a", 0 0, L_0x55efbf18feb0;  alias, 1 drivers
v0x55efbf00d7e0_0 .net "in_b", 0 0, L_0x55efbf18feb0;  alias, 1 drivers
v0x55efbf00d8a0_0 .net "out", 0 0, L_0x55efbf18fc10;  alias, 1 drivers
S_0x55efbf00df90 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbf00e170 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf00e250 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf00df90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf00fcc0_0 .net "in_a", 0 0, L_0x55efbf1903c0;  1 drivers
v0x55efbf00fd60_0 .net "in_b", 0 0, L_0x55efbf190460;  1 drivers
v0x55efbf00fe20_0 .net "not_a", 0 0, L_0x55efbf190030;  1 drivers
v0x55efbf00fec0_0 .net "not_b", 0 0, L_0x55efbf1901c0;  1 drivers
v0x55efbf00ff60_0 .net "out", 0 0, L_0x55efbf190350;  1 drivers
S_0x55efbf00e4a0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf00e250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf190350 .functor NAND 1, L_0x55efbf190030, L_0x55efbf1901c0, C4<1>, C4<1>;
v0x55efbf00e710_0 .net "in_a", 0 0, L_0x55efbf190030;  alias, 1 drivers
v0x55efbf00e7f0_0 .net "in_b", 0 0, L_0x55efbf1901c0;  alias, 1 drivers
v0x55efbf00e8b0_0 .net "out", 0 0, L_0x55efbf190350;  alias, 1 drivers
S_0x55efbf00e9d0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf00e250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf00f130_0 .net "in", 0 0, L_0x55efbf1903c0;  alias, 1 drivers
v0x55efbf00f220_0 .net "out", 0 0, L_0x55efbf190030;  alias, 1 drivers
S_0x55efbf00ebf0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf00e9d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf190030 .functor NAND 1, L_0x55efbf1903c0, L_0x55efbf1903c0, C4<1>, C4<1>;
v0x55efbf00ee60_0 .net "in_a", 0 0, L_0x55efbf1903c0;  alias, 1 drivers
v0x55efbf00ef40_0 .net "in_b", 0 0, L_0x55efbf1903c0;  alias, 1 drivers
v0x55efbf00f030_0 .net "out", 0 0, L_0x55efbf190030;  alias, 1 drivers
S_0x55efbf00f370 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf00e250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf00fa80_0 .net "in", 0 0, L_0x55efbf190460;  alias, 1 drivers
v0x55efbf00fb70_0 .net "out", 0 0, L_0x55efbf1901c0;  alias, 1 drivers
S_0x55efbf00f590 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf00f370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1901c0 .functor NAND 1, L_0x55efbf190460, L_0x55efbf190460, C4<1>, C4<1>;
v0x55efbf00f7e0_0 .net "in_a", 0 0, L_0x55efbf190460;  alias, 1 drivers
v0x55efbf00f8c0_0 .net "in_b", 0 0, L_0x55efbf190460;  alias, 1 drivers
v0x55efbf00f980_0 .net "out", 0 0, L_0x55efbf1901c0;  alias, 1 drivers
S_0x55efbf010070 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbf010250 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf010330 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf010070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf011da0_0 .net "in_a", 0 0, L_0x55efbf190980;  1 drivers
v0x55efbf011e40_0 .net "in_b", 0 0, L_0x55efbf190a20;  1 drivers
v0x55efbf011f00_0 .net "not_a", 0 0, L_0x55efbf1905f0;  1 drivers
v0x55efbf011fa0_0 .net "not_b", 0 0, L_0x55efbf190780;  1 drivers
v0x55efbf012040_0 .net "out", 0 0, L_0x55efbf190910;  1 drivers
S_0x55efbf010580 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf010330;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf190910 .functor NAND 1, L_0x55efbf1905f0, L_0x55efbf190780, C4<1>, C4<1>;
v0x55efbf0107f0_0 .net "in_a", 0 0, L_0x55efbf1905f0;  alias, 1 drivers
v0x55efbf0108d0_0 .net "in_b", 0 0, L_0x55efbf190780;  alias, 1 drivers
v0x55efbf010990_0 .net "out", 0 0, L_0x55efbf190910;  alias, 1 drivers
S_0x55efbf010ab0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf010330;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf011210_0 .net "in", 0 0, L_0x55efbf190980;  alias, 1 drivers
v0x55efbf011300_0 .net "out", 0 0, L_0x55efbf1905f0;  alias, 1 drivers
S_0x55efbf010cd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf010ab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1905f0 .functor NAND 1, L_0x55efbf190980, L_0x55efbf190980, C4<1>, C4<1>;
v0x55efbf010f40_0 .net "in_a", 0 0, L_0x55efbf190980;  alias, 1 drivers
v0x55efbf011020_0 .net "in_b", 0 0, L_0x55efbf190980;  alias, 1 drivers
v0x55efbf011110_0 .net "out", 0 0, L_0x55efbf1905f0;  alias, 1 drivers
S_0x55efbf011450 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf010330;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf011b60_0 .net "in", 0 0, L_0x55efbf190a20;  alias, 1 drivers
v0x55efbf011c50_0 .net "out", 0 0, L_0x55efbf190780;  alias, 1 drivers
S_0x55efbf011670 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf011450;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf190780 .functor NAND 1, L_0x55efbf190a20, L_0x55efbf190a20, C4<1>, C4<1>;
v0x55efbf0118c0_0 .net "in_a", 0 0, L_0x55efbf190a20;  alias, 1 drivers
v0x55efbf0119a0_0 .net "in_b", 0 0, L_0x55efbf190a20;  alias, 1 drivers
v0x55efbf011a60_0 .net "out", 0 0, L_0x55efbf190780;  alias, 1 drivers
S_0x55efbf012150 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbe90e670;
 .timescale -9 -11;
P_0x55efbf012330 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf012410 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf012150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf013e80_0 .net "in_a", 0 0, L_0x55efbf190f50;  1 drivers
v0x55efbf013f20_0 .net "in_b", 0 0, L_0x55efbf191200;  1 drivers
v0x55efbf013fe0_0 .net "not_a", 0 0, L_0x55efbf190bc0;  1 drivers
v0x55efbf014080_0 .net "not_b", 0 0, L_0x55efbf190d50;  1 drivers
v0x55efbf014120_0 .net "out", 0 0, L_0x55efbf190ee0;  1 drivers
S_0x55efbf012660 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf012410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf190ee0 .functor NAND 1, L_0x55efbf190bc0, L_0x55efbf190d50, C4<1>, C4<1>;
v0x55efbf0128d0_0 .net "in_a", 0 0, L_0x55efbf190bc0;  alias, 1 drivers
v0x55efbf0129b0_0 .net "in_b", 0 0, L_0x55efbf190d50;  alias, 1 drivers
v0x55efbf012a70_0 .net "out", 0 0, L_0x55efbf190ee0;  alias, 1 drivers
S_0x55efbf012b90 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf012410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0132f0_0 .net "in", 0 0, L_0x55efbf190f50;  alias, 1 drivers
v0x55efbf0133e0_0 .net "out", 0 0, L_0x55efbf190bc0;  alias, 1 drivers
S_0x55efbf012db0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf012b90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf190bc0 .functor NAND 1, L_0x55efbf190f50, L_0x55efbf190f50, C4<1>, C4<1>;
v0x55efbf013020_0 .net "in_a", 0 0, L_0x55efbf190f50;  alias, 1 drivers
v0x55efbf013100_0 .net "in_b", 0 0, L_0x55efbf190f50;  alias, 1 drivers
v0x55efbf0131f0_0 .net "out", 0 0, L_0x55efbf190bc0;  alias, 1 drivers
S_0x55efbf013530 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf012410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf013c40_0 .net "in", 0 0, L_0x55efbf191200;  alias, 1 drivers
v0x55efbf013d30_0 .net "out", 0 0, L_0x55efbf190d50;  alias, 1 drivers
S_0x55efbf013750 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf013530;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf190d50 .functor NAND 1, L_0x55efbf191200, L_0x55efbf191200, C4<1>, C4<1>;
v0x55efbf0139a0_0 .net "in_a", 0 0, L_0x55efbf191200;  alias, 1 drivers
v0x55efbf013a80_0 .net "in_b", 0 0, L_0x55efbf191200;  alias, 1 drivers
v0x55efbf013b40_0 .net "out", 0 0, L_0x55efbf190d50;  alias, 1 drivers
S_0x55efbf014520 .scope module, "OR_C" "or_16" 36 8, 32 1 0, S_0x55efbec3fc90;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf035640_0 .net "in_a", 15 0, L_0x55efbf196fc0;  1 drivers
v0x55efbf035720_0 .net "in_b", 15 0, L_0x55efbf1970f0;  1 drivers
v0x55efbf035800_0 .net "out", 15 0, L_0x55efbf196e90;  alias, 1 drivers
L_0x55efbf191bc0 .part L_0x55efbf196fc0, 0, 1;
L_0x55efbf191c60 .part L_0x55efbf1970f0, 0, 1;
L_0x55efbf192090 .part L_0x55efbf196fc0, 1, 1;
L_0x55efbf192130 .part L_0x55efbf1970f0, 1, 1;
L_0x55efbf192560 .part L_0x55efbf196fc0, 2, 1;
L_0x55efbf192600 .part L_0x55efbf1970f0, 2, 1;
L_0x55efbf192a30 .part L_0x55efbf196fc0, 3, 1;
L_0x55efbf192b60 .part L_0x55efbf1970f0, 3, 1;
L_0x55efbf193020 .part L_0x55efbf196fc0, 4, 1;
L_0x55efbf1930c0 .part L_0x55efbf1970f0, 4, 1;
L_0x55efbf1934f0 .part L_0x55efbf196fc0, 5, 1;
L_0x55efbf193590 .part L_0x55efbf1970f0, 5, 1;
L_0x55efbf193a30 .part L_0x55efbf196fc0, 6, 1;
L_0x55efbf193ad0 .part L_0x55efbf1970f0, 6, 1;
L_0x55efbf193e90 .part L_0x55efbf196fc0, 7, 1;
L_0x55efbf193f30 .part L_0x55efbf1970f0, 7, 1;
L_0x55efbf1942d0 .part L_0x55efbf196fc0, 8, 1;
L_0x55efbf194370 .part L_0x55efbf1970f0, 8, 1;
L_0x55efbf1947b0 .part L_0x55efbf196fc0, 9, 1;
L_0x55efbf194850 .part L_0x55efbf1970f0, 9, 1;
L_0x55efbf194410 .part L_0x55efbf196fc0, 10, 1;
L_0x55efbf194d30 .part L_0x55efbf1970f0, 10, 1;
L_0x55efbf1951b0 .part L_0x55efbf196fc0, 11, 1;
L_0x55efbf195250 .part L_0x55efbf1970f0, 11, 1;
L_0x55efbf1956e0 .part L_0x55efbf196fc0, 12, 1;
L_0x55efbf195780 .part L_0x55efbf1970f0, 12, 1;
L_0x55efbf195c90 .part L_0x55efbf196fc0, 13, 1;
L_0x55efbf195d30 .part L_0x55efbf1970f0, 13, 1;
L_0x55efbf196250 .part L_0x55efbf196fc0, 14, 1;
L_0x55efbf1962f0 .part L_0x55efbf1970f0, 14, 1;
L_0x55efbf196820 .part L_0x55efbf196fc0, 15, 1;
L_0x55efbf196ad0 .part L_0x55efbf1970f0, 15, 1;
LS_0x55efbf196e90_0_0 .concat8 [ 1 1 1 1], L_0x55efbf191b50, L_0x55efbf192020, L_0x55efbf1924f0, L_0x55efbf1929c0;
LS_0x55efbf196e90_0_4 .concat8 [ 1 1 1 1], L_0x55efbf192fb0, L_0x55efbf193480, L_0x55efbf1939c0, L_0x55efbf193e20;
LS_0x55efbf196e90_0_8 .concat8 [ 1 1 1 1], L_0x55efbf194260, L_0x55efbf194740, L_0x55efbf194cc0, L_0x55efbf195140;
LS_0x55efbf196e90_0_12 .concat8 [ 1 1 1 1], L_0x55efbf195670, L_0x55efbf195c20, L_0x55efbf1961e0, L_0x55efbf1967b0;
L_0x55efbf196e90 .concat8 [ 4 4 4 4], LS_0x55efbf196e90_0_0, LS_0x55efbf196e90_0_4, LS_0x55efbf196e90_0_8, LS_0x55efbf196e90_0_12;
S_0x55efbf014780 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf014980 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbf014a60 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf014780;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf016500_0 .net "in_a", 0 0, L_0x55efbf191bc0;  1 drivers
v0x55efbf0165a0_0 .net "in_b", 0 0, L_0x55efbf191c60;  1 drivers
v0x55efbf016660_0 .net "not_a", 0 0, L_0x55efbf191830;  1 drivers
v0x55efbf016700_0 .net "not_b", 0 0, L_0x55efbf1919c0;  1 drivers
v0x55efbf0167a0_0 .net "out", 0 0, L_0x55efbf191b50;  1 drivers
S_0x55efbf014cb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf014a60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf191b50 .functor NAND 1, L_0x55efbf191830, L_0x55efbf1919c0, C4<1>, C4<1>;
v0x55efbf014f20_0 .net "in_a", 0 0, L_0x55efbf191830;  alias, 1 drivers
v0x55efbf015000_0 .net "in_b", 0 0, L_0x55efbf1919c0;  alias, 1 drivers
v0x55efbf0150c0_0 .net "out", 0 0, L_0x55efbf191b50;  alias, 1 drivers
S_0x55efbf015210 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf014a60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf015970_0 .net "in", 0 0, L_0x55efbf191bc0;  alias, 1 drivers
v0x55efbf015a60_0 .net "out", 0 0, L_0x55efbf191830;  alias, 1 drivers
S_0x55efbf015430 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf015210;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf191830 .functor NAND 1, L_0x55efbf191bc0, L_0x55efbf191bc0, C4<1>, C4<1>;
v0x55efbf0156a0_0 .net "in_a", 0 0, L_0x55efbf191bc0;  alias, 1 drivers
v0x55efbf015780_0 .net "in_b", 0 0, L_0x55efbf191bc0;  alias, 1 drivers
v0x55efbf015870_0 .net "out", 0 0, L_0x55efbf191830;  alias, 1 drivers
S_0x55efbf015bb0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf014a60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0162c0_0 .net "in", 0 0, L_0x55efbf191c60;  alias, 1 drivers
v0x55efbf0163b0_0 .net "out", 0 0, L_0x55efbf1919c0;  alias, 1 drivers
S_0x55efbf015dd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf015bb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1919c0 .functor NAND 1, L_0x55efbf191c60, L_0x55efbf191c60, C4<1>, C4<1>;
v0x55efbf016020_0 .net "in_a", 0 0, L_0x55efbf191c60;  alias, 1 drivers
v0x55efbf016100_0 .net "in_b", 0 0, L_0x55efbf191c60;  alias, 1 drivers
v0x55efbf0161c0_0 .net "out", 0 0, L_0x55efbf1919c0;  alias, 1 drivers
S_0x55efbf0168b0 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf016ab0 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbf016b70 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0168b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0185e0_0 .net "in_a", 0 0, L_0x55efbf192090;  1 drivers
v0x55efbf018680_0 .net "in_b", 0 0, L_0x55efbf192130;  1 drivers
v0x55efbf018740_0 .net "not_a", 0 0, L_0x55efbf191d00;  1 drivers
v0x55efbf0187e0_0 .net "not_b", 0 0, L_0x55efbf191e90;  1 drivers
v0x55efbf018880_0 .net "out", 0 0, L_0x55efbf192020;  1 drivers
S_0x55efbf016dc0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf016b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf192020 .functor NAND 1, L_0x55efbf191d00, L_0x55efbf191e90, C4<1>, C4<1>;
v0x55efbf017030_0 .net "in_a", 0 0, L_0x55efbf191d00;  alias, 1 drivers
v0x55efbf017110_0 .net "in_b", 0 0, L_0x55efbf191e90;  alias, 1 drivers
v0x55efbf0171d0_0 .net "out", 0 0, L_0x55efbf192020;  alias, 1 drivers
S_0x55efbf0172f0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf016b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf017a50_0 .net "in", 0 0, L_0x55efbf192090;  alias, 1 drivers
v0x55efbf017b40_0 .net "out", 0 0, L_0x55efbf191d00;  alias, 1 drivers
S_0x55efbf017510 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0172f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf191d00 .functor NAND 1, L_0x55efbf192090, L_0x55efbf192090, C4<1>, C4<1>;
v0x55efbf017780_0 .net "in_a", 0 0, L_0x55efbf192090;  alias, 1 drivers
v0x55efbf017860_0 .net "in_b", 0 0, L_0x55efbf192090;  alias, 1 drivers
v0x55efbf017950_0 .net "out", 0 0, L_0x55efbf191d00;  alias, 1 drivers
S_0x55efbf017c90 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf016b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0183a0_0 .net "in", 0 0, L_0x55efbf192130;  alias, 1 drivers
v0x55efbf018490_0 .net "out", 0 0, L_0x55efbf191e90;  alias, 1 drivers
S_0x55efbf017eb0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf017c90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf191e90 .functor NAND 1, L_0x55efbf192130, L_0x55efbf192130, C4<1>, C4<1>;
v0x55efbf018100_0 .net "in_a", 0 0, L_0x55efbf192130;  alias, 1 drivers
v0x55efbf0181e0_0 .net "in_b", 0 0, L_0x55efbf192130;  alias, 1 drivers
v0x55efbf0182a0_0 .net "out", 0 0, L_0x55efbf191e90;  alias, 1 drivers
S_0x55efbf018990 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf018b70 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbf018c30 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf018990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf01a6d0_0 .net "in_a", 0 0, L_0x55efbf192560;  1 drivers
v0x55efbf01a770_0 .net "in_b", 0 0, L_0x55efbf192600;  1 drivers
v0x55efbf01a830_0 .net "not_a", 0 0, L_0x55efbf1921d0;  1 drivers
v0x55efbf01a8d0_0 .net "not_b", 0 0, L_0x55efbf192360;  1 drivers
v0x55efbf01a970_0 .net "out", 0 0, L_0x55efbf1924f0;  1 drivers
S_0x55efbf018e80 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf018c30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1924f0 .functor NAND 1, L_0x55efbf1921d0, L_0x55efbf192360, C4<1>, C4<1>;
v0x55efbf0190f0_0 .net "in_a", 0 0, L_0x55efbf1921d0;  alias, 1 drivers
v0x55efbf0191d0_0 .net "in_b", 0 0, L_0x55efbf192360;  alias, 1 drivers
v0x55efbf019290_0 .net "out", 0 0, L_0x55efbf1924f0;  alias, 1 drivers
S_0x55efbf0193e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf018c30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf019b40_0 .net "in", 0 0, L_0x55efbf192560;  alias, 1 drivers
v0x55efbf019c30_0 .net "out", 0 0, L_0x55efbf1921d0;  alias, 1 drivers
S_0x55efbf019600 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0193e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1921d0 .functor NAND 1, L_0x55efbf192560, L_0x55efbf192560, C4<1>, C4<1>;
v0x55efbf019870_0 .net "in_a", 0 0, L_0x55efbf192560;  alias, 1 drivers
v0x55efbf019950_0 .net "in_b", 0 0, L_0x55efbf192560;  alias, 1 drivers
v0x55efbf019a40_0 .net "out", 0 0, L_0x55efbf1921d0;  alias, 1 drivers
S_0x55efbf019d80 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf018c30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf01a490_0 .net "in", 0 0, L_0x55efbf192600;  alias, 1 drivers
v0x55efbf01a580_0 .net "out", 0 0, L_0x55efbf192360;  alias, 1 drivers
S_0x55efbf019fa0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf019d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf192360 .functor NAND 1, L_0x55efbf192600, L_0x55efbf192600, C4<1>, C4<1>;
v0x55efbf01a1f0_0 .net "in_a", 0 0, L_0x55efbf192600;  alias, 1 drivers
v0x55efbf01a2d0_0 .net "in_b", 0 0, L_0x55efbf192600;  alias, 1 drivers
v0x55efbf01a390_0 .net "out", 0 0, L_0x55efbf192360;  alias, 1 drivers
S_0x55efbf01aa80 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf01ac60 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbf01ad40 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf01aa80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf01c7b0_0 .net "in_a", 0 0, L_0x55efbf192a30;  1 drivers
v0x55efbf01c850_0 .net "in_b", 0 0, L_0x55efbf192b60;  1 drivers
v0x55efbf01c910_0 .net "not_a", 0 0, L_0x55efbf1926a0;  1 drivers
v0x55efbf01c9b0_0 .net "not_b", 0 0, L_0x55efbf192830;  1 drivers
v0x55efbf01ca50_0 .net "out", 0 0, L_0x55efbf1929c0;  1 drivers
S_0x55efbf01af90 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf01ad40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1929c0 .functor NAND 1, L_0x55efbf1926a0, L_0x55efbf192830, C4<1>, C4<1>;
v0x55efbf01b200_0 .net "in_a", 0 0, L_0x55efbf1926a0;  alias, 1 drivers
v0x55efbf01b2e0_0 .net "in_b", 0 0, L_0x55efbf192830;  alias, 1 drivers
v0x55efbf01b3a0_0 .net "out", 0 0, L_0x55efbf1929c0;  alias, 1 drivers
S_0x55efbf01b4c0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf01ad40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf01bc20_0 .net "in", 0 0, L_0x55efbf192a30;  alias, 1 drivers
v0x55efbf01bd10_0 .net "out", 0 0, L_0x55efbf1926a0;  alias, 1 drivers
S_0x55efbf01b6e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf01b4c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1926a0 .functor NAND 1, L_0x55efbf192a30, L_0x55efbf192a30, C4<1>, C4<1>;
v0x55efbf01b950_0 .net "in_a", 0 0, L_0x55efbf192a30;  alias, 1 drivers
v0x55efbf01ba30_0 .net "in_b", 0 0, L_0x55efbf192a30;  alias, 1 drivers
v0x55efbf01bb20_0 .net "out", 0 0, L_0x55efbf1926a0;  alias, 1 drivers
S_0x55efbf01be60 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf01ad40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf01c570_0 .net "in", 0 0, L_0x55efbf192b60;  alias, 1 drivers
v0x55efbf01c660_0 .net "out", 0 0, L_0x55efbf192830;  alias, 1 drivers
S_0x55efbf01c080 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf01be60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf192830 .functor NAND 1, L_0x55efbf192b60, L_0x55efbf192b60, C4<1>, C4<1>;
v0x55efbf01c2d0_0 .net "in_a", 0 0, L_0x55efbf192b60;  alias, 1 drivers
v0x55efbf01c3b0_0 .net "in_b", 0 0, L_0x55efbf192b60;  alias, 1 drivers
v0x55efbf01c470_0 .net "out", 0 0, L_0x55efbf192830;  alias, 1 drivers
S_0x55efbf01cb60 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf01cd90 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbf01ce70 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf01cb60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf01e8b0_0 .net "in_a", 0 0, L_0x55efbf193020;  1 drivers
v0x55efbf01e950_0 .net "in_b", 0 0, L_0x55efbf1930c0;  1 drivers
v0x55efbf01ea10_0 .net "not_a", 0 0, L_0x55efbf192c90;  1 drivers
v0x55efbf01eab0_0 .net "not_b", 0 0, L_0x55efbf192e20;  1 drivers
v0x55efbf01eb50_0 .net "out", 0 0, L_0x55efbf192fb0;  1 drivers
S_0x55efbf01d0c0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf01ce70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf192fb0 .functor NAND 1, L_0x55efbf192c90, L_0x55efbf192e20, C4<1>, C4<1>;
v0x55efbf01d330_0 .net "in_a", 0 0, L_0x55efbf192c90;  alias, 1 drivers
v0x55efbf01d410_0 .net "in_b", 0 0, L_0x55efbf192e20;  alias, 1 drivers
v0x55efbf01d4d0_0 .net "out", 0 0, L_0x55efbf192fb0;  alias, 1 drivers
S_0x55efbf01d5f0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf01ce70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf01dd20_0 .net "in", 0 0, L_0x55efbf193020;  alias, 1 drivers
v0x55efbf01de10_0 .net "out", 0 0, L_0x55efbf192c90;  alias, 1 drivers
S_0x55efbf01d810 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf01d5f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf192c90 .functor NAND 1, L_0x55efbf193020, L_0x55efbf193020, C4<1>, C4<1>;
v0x55efbf01da80_0 .net "in_a", 0 0, L_0x55efbf193020;  alias, 1 drivers
v0x55efbf01db60_0 .net "in_b", 0 0, L_0x55efbf193020;  alias, 1 drivers
v0x55efbf01dc20_0 .net "out", 0 0, L_0x55efbf192c90;  alias, 1 drivers
S_0x55efbf01df60 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf01ce70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf01e670_0 .net "in", 0 0, L_0x55efbf1930c0;  alias, 1 drivers
v0x55efbf01e760_0 .net "out", 0 0, L_0x55efbf192e20;  alias, 1 drivers
S_0x55efbf01e180 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf01df60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf192e20 .functor NAND 1, L_0x55efbf1930c0, L_0x55efbf1930c0, C4<1>, C4<1>;
v0x55efbf01e3d0_0 .net "in_a", 0 0, L_0x55efbf1930c0;  alias, 1 drivers
v0x55efbf01e4b0_0 .net "in_b", 0 0, L_0x55efbf1930c0;  alias, 1 drivers
v0x55efbf01e570_0 .net "out", 0 0, L_0x55efbf192e20;  alias, 1 drivers
S_0x55efbf01ec60 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf01ee40 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbf01ef20 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf01ec60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf020990_0 .net "in_a", 0 0, L_0x55efbf1934f0;  1 drivers
v0x55efbf020a30_0 .net "in_b", 0 0, L_0x55efbf193590;  1 drivers
v0x55efbf020af0_0 .net "not_a", 0 0, L_0x55efbf193160;  1 drivers
v0x55efbf020b90_0 .net "not_b", 0 0, L_0x55efbf1932f0;  1 drivers
v0x55efbf020c30_0 .net "out", 0 0, L_0x55efbf193480;  1 drivers
S_0x55efbf01f170 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf01ef20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf193480 .functor NAND 1, L_0x55efbf193160, L_0x55efbf1932f0, C4<1>, C4<1>;
v0x55efbf01f3e0_0 .net "in_a", 0 0, L_0x55efbf193160;  alias, 1 drivers
v0x55efbf01f4c0_0 .net "in_b", 0 0, L_0x55efbf1932f0;  alias, 1 drivers
v0x55efbf01f580_0 .net "out", 0 0, L_0x55efbf193480;  alias, 1 drivers
S_0x55efbf01f6a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf01ef20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf01fe00_0 .net "in", 0 0, L_0x55efbf1934f0;  alias, 1 drivers
v0x55efbf01fef0_0 .net "out", 0 0, L_0x55efbf193160;  alias, 1 drivers
S_0x55efbf01f8c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf01f6a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf193160 .functor NAND 1, L_0x55efbf1934f0, L_0x55efbf1934f0, C4<1>, C4<1>;
v0x55efbf01fb30_0 .net "in_a", 0 0, L_0x55efbf1934f0;  alias, 1 drivers
v0x55efbf01fc10_0 .net "in_b", 0 0, L_0x55efbf1934f0;  alias, 1 drivers
v0x55efbf01fd00_0 .net "out", 0 0, L_0x55efbf193160;  alias, 1 drivers
S_0x55efbf020040 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf01ef20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf020750_0 .net "in", 0 0, L_0x55efbf193590;  alias, 1 drivers
v0x55efbf020840_0 .net "out", 0 0, L_0x55efbf1932f0;  alias, 1 drivers
S_0x55efbf020260 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf020040;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1932f0 .functor NAND 1, L_0x55efbf193590, L_0x55efbf193590, C4<1>, C4<1>;
v0x55efbf0204b0_0 .net "in_a", 0 0, L_0x55efbf193590;  alias, 1 drivers
v0x55efbf020590_0 .net "in_b", 0 0, L_0x55efbf193590;  alias, 1 drivers
v0x55efbf020650_0 .net "out", 0 0, L_0x55efbf1932f0;  alias, 1 drivers
S_0x55efbf020d40 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf020f20 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbf021000 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf020d40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf022a70_0 .net "in_a", 0 0, L_0x55efbf193a30;  1 drivers
v0x55efbf022b10_0 .net "in_b", 0 0, L_0x55efbf193ad0;  1 drivers
v0x55efbf022bd0_0 .net "not_a", 0 0, L_0x55efbf1936a0;  1 drivers
v0x55efbf022c70_0 .net "not_b", 0 0, L_0x55efbf193830;  1 drivers
v0x55efbf022d10_0 .net "out", 0 0, L_0x55efbf1939c0;  1 drivers
S_0x55efbf021250 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf021000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1939c0 .functor NAND 1, L_0x55efbf1936a0, L_0x55efbf193830, C4<1>, C4<1>;
v0x55efbf0214c0_0 .net "in_a", 0 0, L_0x55efbf1936a0;  alias, 1 drivers
v0x55efbf0215a0_0 .net "in_b", 0 0, L_0x55efbf193830;  alias, 1 drivers
v0x55efbf021660_0 .net "out", 0 0, L_0x55efbf1939c0;  alias, 1 drivers
S_0x55efbf021780 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf021000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf021ee0_0 .net "in", 0 0, L_0x55efbf193a30;  alias, 1 drivers
v0x55efbf021fd0_0 .net "out", 0 0, L_0x55efbf1936a0;  alias, 1 drivers
S_0x55efbf0219a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf021780;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1936a0 .functor NAND 1, L_0x55efbf193a30, L_0x55efbf193a30, C4<1>, C4<1>;
v0x55efbf021c10_0 .net "in_a", 0 0, L_0x55efbf193a30;  alias, 1 drivers
v0x55efbf021cf0_0 .net "in_b", 0 0, L_0x55efbf193a30;  alias, 1 drivers
v0x55efbf021de0_0 .net "out", 0 0, L_0x55efbf1936a0;  alias, 1 drivers
S_0x55efbf022120 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf021000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf022830_0 .net "in", 0 0, L_0x55efbf193ad0;  alias, 1 drivers
v0x55efbf022920_0 .net "out", 0 0, L_0x55efbf193830;  alias, 1 drivers
S_0x55efbf022340 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf022120;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf193830 .functor NAND 1, L_0x55efbf193ad0, L_0x55efbf193ad0, C4<1>, C4<1>;
v0x55efbf022590_0 .net "in_a", 0 0, L_0x55efbf193ad0;  alias, 1 drivers
v0x55efbf022670_0 .net "in_b", 0 0, L_0x55efbf193ad0;  alias, 1 drivers
v0x55efbf022730_0 .net "out", 0 0, L_0x55efbf193830;  alias, 1 drivers
S_0x55efbf022e20 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf023000 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf0230e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf022e20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf024b50_0 .net "in_a", 0 0, L_0x55efbf193e90;  1 drivers
v0x55efbf024bf0_0 .net "in_b", 0 0, L_0x55efbf193f30;  1 drivers
v0x55efbf024cb0_0 .net "not_a", 0 0, L_0x55efbf193630;  1 drivers
v0x55efbf024d50_0 .net "not_b", 0 0, L_0x55efbf193c90;  1 drivers
v0x55efbf024df0_0 .net "out", 0 0, L_0x55efbf193e20;  1 drivers
S_0x55efbf023330 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0230e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf193e20 .functor NAND 1, L_0x55efbf193630, L_0x55efbf193c90, C4<1>, C4<1>;
v0x55efbf0235a0_0 .net "in_a", 0 0, L_0x55efbf193630;  alias, 1 drivers
v0x55efbf023680_0 .net "in_b", 0 0, L_0x55efbf193c90;  alias, 1 drivers
v0x55efbf023740_0 .net "out", 0 0, L_0x55efbf193e20;  alias, 1 drivers
S_0x55efbf023860 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0230e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf023fc0_0 .net "in", 0 0, L_0x55efbf193e90;  alias, 1 drivers
v0x55efbf0240b0_0 .net "out", 0 0, L_0x55efbf193630;  alias, 1 drivers
S_0x55efbf023a80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf023860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf193630 .functor NAND 1, L_0x55efbf193e90, L_0x55efbf193e90, C4<1>, C4<1>;
v0x55efbf023cf0_0 .net "in_a", 0 0, L_0x55efbf193e90;  alias, 1 drivers
v0x55efbf023dd0_0 .net "in_b", 0 0, L_0x55efbf193e90;  alias, 1 drivers
v0x55efbf023ec0_0 .net "out", 0 0, L_0x55efbf193630;  alias, 1 drivers
S_0x55efbf024200 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0230e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf024910_0 .net "in", 0 0, L_0x55efbf193f30;  alias, 1 drivers
v0x55efbf024a00_0 .net "out", 0 0, L_0x55efbf193c90;  alias, 1 drivers
S_0x55efbf024420 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf024200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf193c90 .functor NAND 1, L_0x55efbf193f30, L_0x55efbf193f30, C4<1>, C4<1>;
v0x55efbf024670_0 .net "in_a", 0 0, L_0x55efbf193f30;  alias, 1 drivers
v0x55efbf024750_0 .net "in_b", 0 0, L_0x55efbf193f30;  alias, 1 drivers
v0x55efbf024810_0 .net "out", 0 0, L_0x55efbf193c90;  alias, 1 drivers
S_0x55efbf024f00 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf01cd40 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf025200 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf024f00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf026c70_0 .net "in_a", 0 0, L_0x55efbf1942d0;  1 drivers
v0x55efbf026d10_0 .net "in_b", 0 0, L_0x55efbf194370;  1 drivers
v0x55efbf026dd0_0 .net "not_a", 0 0, L_0x55efbf194060;  1 drivers
v0x55efbf026e70_0 .net "not_b", 0 0, L_0x55efbf1940d0;  1 drivers
v0x55efbf026f10_0 .net "out", 0 0, L_0x55efbf194260;  1 drivers
S_0x55efbf025450 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf025200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf194260 .functor NAND 1, L_0x55efbf194060, L_0x55efbf1940d0, C4<1>, C4<1>;
v0x55efbf0256c0_0 .net "in_a", 0 0, L_0x55efbf194060;  alias, 1 drivers
v0x55efbf0257a0_0 .net "in_b", 0 0, L_0x55efbf1940d0;  alias, 1 drivers
v0x55efbf025860_0 .net "out", 0 0, L_0x55efbf194260;  alias, 1 drivers
S_0x55efbf025980 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf025200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0260e0_0 .net "in", 0 0, L_0x55efbf1942d0;  alias, 1 drivers
v0x55efbf0261d0_0 .net "out", 0 0, L_0x55efbf194060;  alias, 1 drivers
S_0x55efbf025ba0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf025980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf194060 .functor NAND 1, L_0x55efbf1942d0, L_0x55efbf1942d0, C4<1>, C4<1>;
v0x55efbf025e10_0 .net "in_a", 0 0, L_0x55efbf1942d0;  alias, 1 drivers
v0x55efbf025ef0_0 .net "in_b", 0 0, L_0x55efbf1942d0;  alias, 1 drivers
v0x55efbf025fe0_0 .net "out", 0 0, L_0x55efbf194060;  alias, 1 drivers
S_0x55efbf026320 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf025200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf026a30_0 .net "in", 0 0, L_0x55efbf194370;  alias, 1 drivers
v0x55efbf026b20_0 .net "out", 0 0, L_0x55efbf1940d0;  alias, 1 drivers
S_0x55efbf026540 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf026320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1940d0 .functor NAND 1, L_0x55efbf194370, L_0x55efbf194370, C4<1>, C4<1>;
v0x55efbf026790_0 .net "in_a", 0 0, L_0x55efbf194370;  alias, 1 drivers
v0x55efbf026870_0 .net "in_b", 0 0, L_0x55efbf194370;  alias, 1 drivers
v0x55efbf026930_0 .net "out", 0 0, L_0x55efbf1940d0;  alias, 1 drivers
S_0x55efbf027020 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf027200 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf0272e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf027020;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf028d50_0 .net "in_a", 0 0, L_0x55efbf1947b0;  1 drivers
v0x55efbf028df0_0 .net "in_b", 0 0, L_0x55efbf194850;  1 drivers
v0x55efbf028eb0_0 .net "not_a", 0 0, L_0x55efbf1944b0;  1 drivers
v0x55efbf028f50_0 .net "not_b", 0 0, L_0x55efbf1945b0;  1 drivers
v0x55efbf028ff0_0 .net "out", 0 0, L_0x55efbf194740;  1 drivers
S_0x55efbf027530 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0272e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf194740 .functor NAND 1, L_0x55efbf1944b0, L_0x55efbf1945b0, C4<1>, C4<1>;
v0x55efbf0277a0_0 .net "in_a", 0 0, L_0x55efbf1944b0;  alias, 1 drivers
v0x55efbf027880_0 .net "in_b", 0 0, L_0x55efbf1945b0;  alias, 1 drivers
v0x55efbf027940_0 .net "out", 0 0, L_0x55efbf194740;  alias, 1 drivers
S_0x55efbf027a60 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0272e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0281c0_0 .net "in", 0 0, L_0x55efbf1947b0;  alias, 1 drivers
v0x55efbf0282b0_0 .net "out", 0 0, L_0x55efbf1944b0;  alias, 1 drivers
S_0x55efbf027c80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf027a60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1944b0 .functor NAND 1, L_0x55efbf1947b0, L_0x55efbf1947b0, C4<1>, C4<1>;
v0x55efbf027ef0_0 .net "in_a", 0 0, L_0x55efbf1947b0;  alias, 1 drivers
v0x55efbf027fd0_0 .net "in_b", 0 0, L_0x55efbf1947b0;  alias, 1 drivers
v0x55efbf0280c0_0 .net "out", 0 0, L_0x55efbf1944b0;  alias, 1 drivers
S_0x55efbf028400 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0272e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf028b10_0 .net "in", 0 0, L_0x55efbf194850;  alias, 1 drivers
v0x55efbf028c00_0 .net "out", 0 0, L_0x55efbf1945b0;  alias, 1 drivers
S_0x55efbf028620 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf028400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1945b0 .functor NAND 1, L_0x55efbf194850, L_0x55efbf194850, C4<1>, C4<1>;
v0x55efbf028870_0 .net "in_a", 0 0, L_0x55efbf194850;  alias, 1 drivers
v0x55efbf028950_0 .net "in_b", 0 0, L_0x55efbf194850;  alias, 1 drivers
v0x55efbf028a10_0 .net "out", 0 0, L_0x55efbf1945b0;  alias, 1 drivers
S_0x55efbf029100 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf0292e0 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf0293c0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf029100;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf02ae30_0 .net "in_a", 0 0, L_0x55efbf194410;  1 drivers
v0x55efbf02aed0_0 .net "in_b", 0 0, L_0x55efbf194d30;  1 drivers
v0x55efbf02af90_0 .net "not_a", 0 0, L_0x55efbf1949a0;  1 drivers
v0x55efbf02b030_0 .net "not_b", 0 0, L_0x55efbf194b30;  1 drivers
v0x55efbf02b0d0_0 .net "out", 0 0, L_0x55efbf194cc0;  1 drivers
S_0x55efbf029610 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0293c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf194cc0 .functor NAND 1, L_0x55efbf1949a0, L_0x55efbf194b30, C4<1>, C4<1>;
v0x55efbf029880_0 .net "in_a", 0 0, L_0x55efbf1949a0;  alias, 1 drivers
v0x55efbf029960_0 .net "in_b", 0 0, L_0x55efbf194b30;  alias, 1 drivers
v0x55efbf029a20_0 .net "out", 0 0, L_0x55efbf194cc0;  alias, 1 drivers
S_0x55efbf029b40 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0293c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf02a2a0_0 .net "in", 0 0, L_0x55efbf194410;  alias, 1 drivers
v0x55efbf02a390_0 .net "out", 0 0, L_0x55efbf1949a0;  alias, 1 drivers
S_0x55efbf029d60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf029b40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1949a0 .functor NAND 1, L_0x55efbf194410, L_0x55efbf194410, C4<1>, C4<1>;
v0x55efbf029fd0_0 .net "in_a", 0 0, L_0x55efbf194410;  alias, 1 drivers
v0x55efbf02a0b0_0 .net "in_b", 0 0, L_0x55efbf194410;  alias, 1 drivers
v0x55efbf02a1a0_0 .net "out", 0 0, L_0x55efbf1949a0;  alias, 1 drivers
S_0x55efbf02a4e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0293c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf02abf0_0 .net "in", 0 0, L_0x55efbf194d30;  alias, 1 drivers
v0x55efbf02ace0_0 .net "out", 0 0, L_0x55efbf194b30;  alias, 1 drivers
S_0x55efbf02a700 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf02a4e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf194b30 .functor NAND 1, L_0x55efbf194d30, L_0x55efbf194d30, C4<1>, C4<1>;
v0x55efbf02a950_0 .net "in_a", 0 0, L_0x55efbf194d30;  alias, 1 drivers
v0x55efbf02aa30_0 .net "in_b", 0 0, L_0x55efbf194d30;  alias, 1 drivers
v0x55efbf02aaf0_0 .net "out", 0 0, L_0x55efbf194b30;  alias, 1 drivers
S_0x55efbf02b1e0 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf02b3c0 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf02b4a0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf02b1e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf02cf10_0 .net "in_a", 0 0, L_0x55efbf1951b0;  1 drivers
v0x55efbf02cfb0_0 .net "in_b", 0 0, L_0x55efbf195250;  1 drivers
v0x55efbf02d070_0 .net "not_a", 0 0, L_0x55efbf1948f0;  1 drivers
v0x55efbf02d110_0 .net "not_b", 0 0, L_0x55efbf194fb0;  1 drivers
v0x55efbf02d1b0_0 .net "out", 0 0, L_0x55efbf195140;  1 drivers
S_0x55efbf02b6f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf02b4a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf195140 .functor NAND 1, L_0x55efbf1948f0, L_0x55efbf194fb0, C4<1>, C4<1>;
v0x55efbf02b960_0 .net "in_a", 0 0, L_0x55efbf1948f0;  alias, 1 drivers
v0x55efbf02ba40_0 .net "in_b", 0 0, L_0x55efbf194fb0;  alias, 1 drivers
v0x55efbf02bb00_0 .net "out", 0 0, L_0x55efbf195140;  alias, 1 drivers
S_0x55efbf02bc20 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf02b4a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf02c380_0 .net "in", 0 0, L_0x55efbf1951b0;  alias, 1 drivers
v0x55efbf02c470_0 .net "out", 0 0, L_0x55efbf1948f0;  alias, 1 drivers
S_0x55efbf02be40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf02bc20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1948f0 .functor NAND 1, L_0x55efbf1951b0, L_0x55efbf1951b0, C4<1>, C4<1>;
v0x55efbf02c0b0_0 .net "in_a", 0 0, L_0x55efbf1951b0;  alias, 1 drivers
v0x55efbf02c190_0 .net "in_b", 0 0, L_0x55efbf1951b0;  alias, 1 drivers
v0x55efbf02c280_0 .net "out", 0 0, L_0x55efbf1948f0;  alias, 1 drivers
S_0x55efbf02c5c0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf02b4a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf02ccd0_0 .net "in", 0 0, L_0x55efbf195250;  alias, 1 drivers
v0x55efbf02cdc0_0 .net "out", 0 0, L_0x55efbf194fb0;  alias, 1 drivers
S_0x55efbf02c7e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf02c5c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf194fb0 .functor NAND 1, L_0x55efbf195250, L_0x55efbf195250, C4<1>, C4<1>;
v0x55efbf02ca30_0 .net "in_a", 0 0, L_0x55efbf195250;  alias, 1 drivers
v0x55efbf02cb10_0 .net "in_b", 0 0, L_0x55efbf195250;  alias, 1 drivers
v0x55efbf02cbd0_0 .net "out", 0 0, L_0x55efbf194fb0;  alias, 1 drivers
S_0x55efbf02d2c0 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf02d4a0 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf02d580 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf02d2c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf02eff0_0 .net "in_a", 0 0, L_0x55efbf1956e0;  1 drivers
v0x55efbf02f090_0 .net "in_b", 0 0, L_0x55efbf195780;  1 drivers
v0x55efbf02f150_0 .net "not_a", 0 0, L_0x55efbf194dd0;  1 drivers
v0x55efbf02f1f0_0 .net "not_b", 0 0, L_0x55efbf1954e0;  1 drivers
v0x55efbf02f290_0 .net "out", 0 0, L_0x55efbf195670;  1 drivers
S_0x55efbf02d7d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf02d580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf195670 .functor NAND 1, L_0x55efbf194dd0, L_0x55efbf1954e0, C4<1>, C4<1>;
v0x55efbf02da40_0 .net "in_a", 0 0, L_0x55efbf194dd0;  alias, 1 drivers
v0x55efbf02db20_0 .net "in_b", 0 0, L_0x55efbf1954e0;  alias, 1 drivers
v0x55efbf02dbe0_0 .net "out", 0 0, L_0x55efbf195670;  alias, 1 drivers
S_0x55efbf02dd00 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf02d580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf02e460_0 .net "in", 0 0, L_0x55efbf1956e0;  alias, 1 drivers
v0x55efbf02e550_0 .net "out", 0 0, L_0x55efbf194dd0;  alias, 1 drivers
S_0x55efbf02df20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf02dd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf194dd0 .functor NAND 1, L_0x55efbf1956e0, L_0x55efbf1956e0, C4<1>, C4<1>;
v0x55efbf02e190_0 .net "in_a", 0 0, L_0x55efbf1956e0;  alias, 1 drivers
v0x55efbf02e270_0 .net "in_b", 0 0, L_0x55efbf1956e0;  alias, 1 drivers
v0x55efbf02e360_0 .net "out", 0 0, L_0x55efbf194dd0;  alias, 1 drivers
S_0x55efbf02e6a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf02d580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf02edb0_0 .net "in", 0 0, L_0x55efbf195780;  alias, 1 drivers
v0x55efbf02eea0_0 .net "out", 0 0, L_0x55efbf1954e0;  alias, 1 drivers
S_0x55efbf02e8c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf02e6a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1954e0 .functor NAND 1, L_0x55efbf195780, L_0x55efbf195780, C4<1>, C4<1>;
v0x55efbf02eb10_0 .net "in_a", 0 0, L_0x55efbf195780;  alias, 1 drivers
v0x55efbf02ebf0_0 .net "in_b", 0 0, L_0x55efbf195780;  alias, 1 drivers
v0x55efbf02ecb0_0 .net "out", 0 0, L_0x55efbf1954e0;  alias, 1 drivers
S_0x55efbf02f3a0 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf02f580 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf02f660 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf02f3a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0310d0_0 .net "in_a", 0 0, L_0x55efbf195c90;  1 drivers
v0x55efbf031170_0 .net "in_b", 0 0, L_0x55efbf195d30;  1 drivers
v0x55efbf031230_0 .net "not_a", 0 0, L_0x55efbf195900;  1 drivers
v0x55efbf0312d0_0 .net "not_b", 0 0, L_0x55efbf195a90;  1 drivers
v0x55efbf031370_0 .net "out", 0 0, L_0x55efbf195c20;  1 drivers
S_0x55efbf02f8b0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf02f660;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf195c20 .functor NAND 1, L_0x55efbf195900, L_0x55efbf195a90, C4<1>, C4<1>;
v0x55efbf02fb20_0 .net "in_a", 0 0, L_0x55efbf195900;  alias, 1 drivers
v0x55efbf02fc00_0 .net "in_b", 0 0, L_0x55efbf195a90;  alias, 1 drivers
v0x55efbf02fcc0_0 .net "out", 0 0, L_0x55efbf195c20;  alias, 1 drivers
S_0x55efbf02fde0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf02f660;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf030540_0 .net "in", 0 0, L_0x55efbf195c90;  alias, 1 drivers
v0x55efbf030630_0 .net "out", 0 0, L_0x55efbf195900;  alias, 1 drivers
S_0x55efbf030000 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf02fde0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf195900 .functor NAND 1, L_0x55efbf195c90, L_0x55efbf195c90, C4<1>, C4<1>;
v0x55efbf030270_0 .net "in_a", 0 0, L_0x55efbf195c90;  alias, 1 drivers
v0x55efbf030350_0 .net "in_b", 0 0, L_0x55efbf195c90;  alias, 1 drivers
v0x55efbf030440_0 .net "out", 0 0, L_0x55efbf195900;  alias, 1 drivers
S_0x55efbf030780 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf02f660;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf030e90_0 .net "in", 0 0, L_0x55efbf195d30;  alias, 1 drivers
v0x55efbf030f80_0 .net "out", 0 0, L_0x55efbf195a90;  alias, 1 drivers
S_0x55efbf0309a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf030780;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf195a90 .functor NAND 1, L_0x55efbf195d30, L_0x55efbf195d30, C4<1>, C4<1>;
v0x55efbf030bf0_0 .net "in_a", 0 0, L_0x55efbf195d30;  alias, 1 drivers
v0x55efbf030cd0_0 .net "in_b", 0 0, L_0x55efbf195d30;  alias, 1 drivers
v0x55efbf030d90_0 .net "out", 0 0, L_0x55efbf195a90;  alias, 1 drivers
S_0x55efbf031480 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf031660 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf031740 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf031480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0331b0_0 .net "in_a", 0 0, L_0x55efbf196250;  1 drivers
v0x55efbf033250_0 .net "in_b", 0 0, L_0x55efbf1962f0;  1 drivers
v0x55efbf033310_0 .net "not_a", 0 0, L_0x55efbf195ec0;  1 drivers
v0x55efbf0333b0_0 .net "not_b", 0 0, L_0x55efbf196050;  1 drivers
v0x55efbf033450_0 .net "out", 0 0, L_0x55efbf1961e0;  1 drivers
S_0x55efbf031990 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf031740;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1961e0 .functor NAND 1, L_0x55efbf195ec0, L_0x55efbf196050, C4<1>, C4<1>;
v0x55efbf031c00_0 .net "in_a", 0 0, L_0x55efbf195ec0;  alias, 1 drivers
v0x55efbf031ce0_0 .net "in_b", 0 0, L_0x55efbf196050;  alias, 1 drivers
v0x55efbf031da0_0 .net "out", 0 0, L_0x55efbf1961e0;  alias, 1 drivers
S_0x55efbf031ec0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf031740;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf032620_0 .net "in", 0 0, L_0x55efbf196250;  alias, 1 drivers
v0x55efbf032710_0 .net "out", 0 0, L_0x55efbf195ec0;  alias, 1 drivers
S_0x55efbf0320e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf031ec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf195ec0 .functor NAND 1, L_0x55efbf196250, L_0x55efbf196250, C4<1>, C4<1>;
v0x55efbf032350_0 .net "in_a", 0 0, L_0x55efbf196250;  alias, 1 drivers
v0x55efbf032430_0 .net "in_b", 0 0, L_0x55efbf196250;  alias, 1 drivers
v0x55efbf032520_0 .net "out", 0 0, L_0x55efbf195ec0;  alias, 1 drivers
S_0x55efbf032860 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf031740;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf032f70_0 .net "in", 0 0, L_0x55efbf1962f0;  alias, 1 drivers
v0x55efbf033060_0 .net "out", 0 0, L_0x55efbf196050;  alias, 1 drivers
S_0x55efbf032a80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf032860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf196050 .functor NAND 1, L_0x55efbf1962f0, L_0x55efbf1962f0, C4<1>, C4<1>;
v0x55efbf032cd0_0 .net "in_a", 0 0, L_0x55efbf1962f0;  alias, 1 drivers
v0x55efbf032db0_0 .net "in_b", 0 0, L_0x55efbf1962f0;  alias, 1 drivers
v0x55efbf032e70_0 .net "out", 0 0, L_0x55efbf196050;  alias, 1 drivers
S_0x55efbf033560 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbf014520;
 .timescale -9 -11;
P_0x55efbf033740 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf033820 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf033560;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf035290_0 .net "in_a", 0 0, L_0x55efbf196820;  1 drivers
v0x55efbf035330_0 .net "in_b", 0 0, L_0x55efbf196ad0;  1 drivers
v0x55efbf0353f0_0 .net "not_a", 0 0, L_0x55efbf196490;  1 drivers
v0x55efbf035490_0 .net "not_b", 0 0, L_0x55efbf196620;  1 drivers
v0x55efbf035530_0 .net "out", 0 0, L_0x55efbf1967b0;  1 drivers
S_0x55efbf033a70 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf033820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1967b0 .functor NAND 1, L_0x55efbf196490, L_0x55efbf196620, C4<1>, C4<1>;
v0x55efbf033ce0_0 .net "in_a", 0 0, L_0x55efbf196490;  alias, 1 drivers
v0x55efbf033dc0_0 .net "in_b", 0 0, L_0x55efbf196620;  alias, 1 drivers
v0x55efbf033e80_0 .net "out", 0 0, L_0x55efbf1967b0;  alias, 1 drivers
S_0x55efbf033fa0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf033820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf034700_0 .net "in", 0 0, L_0x55efbf196820;  alias, 1 drivers
v0x55efbf0347f0_0 .net "out", 0 0, L_0x55efbf196490;  alias, 1 drivers
S_0x55efbf0341c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf033fa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf196490 .functor NAND 1, L_0x55efbf196820, L_0x55efbf196820, C4<1>, C4<1>;
v0x55efbf034430_0 .net "in_a", 0 0, L_0x55efbf196820;  alias, 1 drivers
v0x55efbf034510_0 .net "in_b", 0 0, L_0x55efbf196820;  alias, 1 drivers
v0x55efbf034600_0 .net "out", 0 0, L_0x55efbf196490;  alias, 1 drivers
S_0x55efbf034940 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf033820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf035050_0 .net "in", 0 0, L_0x55efbf196ad0;  alias, 1 drivers
v0x55efbf035140_0 .net "out", 0 0, L_0x55efbf196620;  alias, 1 drivers
S_0x55efbf034b60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf034940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf196620 .functor NAND 1, L_0x55efbf196ad0, L_0x55efbf196ad0, C4<1>, C4<1>;
v0x55efbf034db0_0 .net "in_a", 0 0, L_0x55efbf196ad0;  alias, 1 drivers
v0x55efbf034e90_0 .net "in_b", 0 0, L_0x55efbf196ad0;  alias, 1 drivers
v0x55efbf034f50_0 .net "out", 0 0, L_0x55efbf196620;  alias, 1 drivers
S_0x55efbefb0af0 .scope module, "or_funnel_8_way_16_tb" "or_funnel_8_way_16_tb" 37 3;
 .timescale -9 -11;
P_0x55efbe99bae0 .param/l "period" 1 37 6, +C4<00000000000000000000000000010100>;
v0x55efbf13fe60_0 .var "a", 15 0;
v0x55efbf13ff40_0 .var "b", 15 0;
v0x55efbf140020_0 .var "c", 15 0;
v0x55efbf1400e0_0 .var "d", 15 0;
v0x55efbf1401c0_0 .var "e", 15 0;
v0x55efbf1402f0_0 .var "expected_out", 15 0;
v0x55efbf1403d0_0 .var "f", 15 0;
v0x55efbf1404b0_0 .var "g", 15 0;
v0x55efbf140590_0 .var "h", 15 0;
v0x55efbf140700_0 .var "in", 127 0;
v0x55efbf1407c0_0 .net "out", 15 0, L_0x55efbf19c710;  1 drivers
v0x55efbf140860_0 .var "rand_in", 127 0;
S_0x55efbf036460 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 37 11, 37 11 0, S_0x55efbefb0af0;
 .timescale -9 -11;
v0x55efbf036660_0 .var/2s "i", 31 0;
S_0x55efbf036760 .scope module, "UUT" "or_funnel_8_way_16" 37 7, 38 1 0, S_0x55efbefb0af0;
 .timescale -9 -11;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /OUTPUT 16 "out";
v0x55efbf13f5f0_0 .net "in", 127 0, v0x55efbf140700_0;  1 drivers
v0x55efbf13f6d0_0 .net "or_b_out", 15 0, L_0x55efbf1a16e0;  1 drivers
v0x55efbf13f7e0_0 .net "or_c_out", 15 0, L_0x55efbf1a6c80;  1 drivers
v0x55efbf13f8d0_0 .net "or_d_out", 15 0, L_0x55efbf1ac420;  1 drivers
v0x55efbf13f9e0_0 .net "or_e_out", 15 0, L_0x55efbf1b1ef0;  1 drivers
v0x55efbf13fb40_0 .net "or_f_out", 15 0, L_0x55efbf1b7660;  1 drivers
v0x55efbf13fc50_0 .net "or_g_out", 15 0, L_0x55efbf1bcd40;  1 drivers
v0x55efbf13fd60_0 .net "out", 15 0, L_0x55efbf19c710;  alias, 1 drivers
L_0x55efbf1acf80 .part v0x55efbf140700_0, 112, 16;
L_0x55efbf1ad020 .part v0x55efbf140700_0, 96, 16;
L_0x55efbf1b2a10 .part v0x55efbf140700_0, 80, 16;
L_0x55efbf1b2b40 .part v0x55efbf140700_0, 64, 16;
L_0x55efbf1b8180 .part v0x55efbf140700_0, 48, 16;
L_0x55efbf1b8220 .part v0x55efbf140700_0, 32, 16;
L_0x55efbf1bd860 .part v0x55efbf140700_0, 16, 16;
L_0x55efbf1bd900 .part v0x55efbf140700_0, 0, 16;
S_0x55efbf0369a0 .scope module, "OR_A" "or_16" 38 5, 32 1 0, S_0x55efbf036760;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf057ac0_0 .net "in_a", 15 0, L_0x55efbf1a16e0;  alias, 1 drivers
v0x55efbf057ba0_0 .net "in_b", 15 0, L_0x55efbf1a6c80;  alias, 1 drivers
v0x55efbf057c80_0 .net "out", 15 0, L_0x55efbf19c710;  alias, 1 drivers
L_0x55efbf197520 .part L_0x55efbf1a16e0, 0, 1;
L_0x55efbf1975c0 .part L_0x55efbf1a6c80, 0, 1;
L_0x55efbf1979f0 .part L_0x55efbf1a16e0, 1, 1;
L_0x55efbf197b20 .part L_0x55efbf1a6c80, 1, 1;
L_0x55efbf197fe0 .part L_0x55efbf1a16e0, 2, 1;
L_0x55efbf198080 .part L_0x55efbf1a6c80, 2, 1;
L_0x55efbf1984b0 .part L_0x55efbf1a16e0, 3, 1;
L_0x55efbf198550 .part L_0x55efbf1a6c80, 3, 1;
L_0x55efbf198980 .part L_0x55efbf1a16e0, 4, 1;
L_0x55efbf198a20 .part L_0x55efbf1a6c80, 4, 1;
L_0x55efbf198e50 .part L_0x55efbf1a16e0, 5, 1;
L_0x55efbf198ef0 .part L_0x55efbf1a6c80, 5, 1;
L_0x55efbf199270 .part L_0x55efbf1a16e0, 6, 1;
L_0x55efbf199310 .part L_0x55efbf1a6c80, 6, 1;
L_0x55efbf1996d0 .part L_0x55efbf1a16e0, 7, 1;
L_0x55efbf199770 .part L_0x55efbf1a6c80, 7, 1;
L_0x55efbf199c30 .part L_0x55efbf1a16e0, 8, 1;
L_0x55efbf199cd0 .part L_0x55efbf1a6c80, 8, 1;
L_0x55efbf19a110 .part L_0x55efbf1a16e0, 9, 1;
L_0x55efbf19a1b0 .part L_0x55efbf1a6c80, 9, 1;
L_0x55efbf199d70 .part L_0x55efbf1a16e0, 10, 1;
L_0x55efbf19a690 .part L_0x55efbf1a6c80, 10, 1;
L_0x55efbf19ab10 .part L_0x55efbf1a16e0, 11, 1;
L_0x55efbf19abb0 .part L_0x55efbf1a6c80, 11, 1;
L_0x55efbf19b040 .part L_0x55efbf1a16e0, 12, 1;
L_0x55efbf19b0e0 .part L_0x55efbf1a6c80, 12, 1;
L_0x55efbf19b580 .part L_0x55efbf1a16e0, 13, 1;
L_0x55efbf19b830 .part L_0x55efbf1a6c80, 13, 1;
L_0x55efbf19bf60 .part L_0x55efbf1a16e0, 14, 1;
L_0x55efbf19c000 .part L_0x55efbf1a6c80, 14, 1;
L_0x55efbf19c4c0 .part L_0x55efbf1a16e0, 15, 1;
L_0x55efbf19c560 .part L_0x55efbf1a6c80, 15, 1;
LS_0x55efbf19c710_0_0 .concat8 [ 1 1 1 1], L_0x55efbf1974b0, L_0x55efbf197980, L_0x55efbf197f70, L_0x55efbf198440;
LS_0x55efbf19c710_0_4 .concat8 [ 1 1 1 1], L_0x55efbf198910, L_0x55efbf198de0, L_0x55efbf199200, L_0x55efbf199660;
LS_0x55efbf19c710_0_8 .concat8 [ 1 1 1 1], L_0x55efbf199bc0, L_0x55efbf19a0a0, L_0x55efbf19a620, L_0x55efbf19aaa0;
LS_0x55efbf19c710_0_12 .concat8 [ 1 1 1 1], L_0x55efbf19afd0, L_0x55efbf19b510, L_0x55efbf19bef0, L_0x55efbf19c450;
L_0x55efbf19c710 .concat8 [ 4 4 4 4], LS_0x55efbf19c710_0_0, LS_0x55efbf19c710_0_4, LS_0x55efbf19c710_0_8, LS_0x55efbf19c710_0_12;
S_0x55efbf036c10 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf036e30 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbf036f10 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf036c10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf038980_0 .net "in_a", 0 0, L_0x55efbf197520;  1 drivers
v0x55efbf038a20_0 .net "in_b", 0 0, L_0x55efbf1975c0;  1 drivers
v0x55efbf038ae0_0 .net "not_a", 0 0, L_0x55efbf197190;  1 drivers
v0x55efbf038b80_0 .net "not_b", 0 0, L_0x55efbf197320;  1 drivers
v0x55efbf038c20_0 .net "out", 0 0, L_0x55efbf1974b0;  1 drivers
S_0x55efbf037160 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf036f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1974b0 .functor NAND 1, L_0x55efbf197190, L_0x55efbf197320, C4<1>, C4<1>;
v0x55efbf0373d0_0 .net "in_a", 0 0, L_0x55efbf197190;  alias, 1 drivers
v0x55efbf0374b0_0 .net "in_b", 0 0, L_0x55efbf197320;  alias, 1 drivers
v0x55efbf037570_0 .net "out", 0 0, L_0x55efbf1974b0;  alias, 1 drivers
S_0x55efbf037690 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf036f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf037df0_0 .net "in", 0 0, L_0x55efbf197520;  alias, 1 drivers
v0x55efbf037ee0_0 .net "out", 0 0, L_0x55efbf197190;  alias, 1 drivers
S_0x55efbf0378b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf037690;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf197190 .functor NAND 1, L_0x55efbf197520, L_0x55efbf197520, C4<1>, C4<1>;
v0x55efbf037b20_0 .net "in_a", 0 0, L_0x55efbf197520;  alias, 1 drivers
v0x55efbf037c00_0 .net "in_b", 0 0, L_0x55efbf197520;  alias, 1 drivers
v0x55efbf037cf0_0 .net "out", 0 0, L_0x55efbf197190;  alias, 1 drivers
S_0x55efbf038030 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf036f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf038740_0 .net "in", 0 0, L_0x55efbf1975c0;  alias, 1 drivers
v0x55efbf038830_0 .net "out", 0 0, L_0x55efbf197320;  alias, 1 drivers
S_0x55efbf038250 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf038030;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf197320 .functor NAND 1, L_0x55efbf1975c0, L_0x55efbf1975c0, C4<1>, C4<1>;
v0x55efbf0384a0_0 .net "in_a", 0 0, L_0x55efbf1975c0;  alias, 1 drivers
v0x55efbf038580_0 .net "in_b", 0 0, L_0x55efbf1975c0;  alias, 1 drivers
v0x55efbf038640_0 .net "out", 0 0, L_0x55efbf197320;  alias, 1 drivers
S_0x55efbf038d30 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf038f30 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbf038ff0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf038d30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf03aa60_0 .net "in_a", 0 0, L_0x55efbf1979f0;  1 drivers
v0x55efbf03ab00_0 .net "in_b", 0 0, L_0x55efbf197b20;  1 drivers
v0x55efbf03abc0_0 .net "not_a", 0 0, L_0x55efbf197660;  1 drivers
v0x55efbf03ac60_0 .net "not_b", 0 0, L_0x55efbf1977f0;  1 drivers
v0x55efbf03ad00_0 .net "out", 0 0, L_0x55efbf197980;  1 drivers
S_0x55efbf039240 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf038ff0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf197980 .functor NAND 1, L_0x55efbf197660, L_0x55efbf1977f0, C4<1>, C4<1>;
v0x55efbf0394b0_0 .net "in_a", 0 0, L_0x55efbf197660;  alias, 1 drivers
v0x55efbf039590_0 .net "in_b", 0 0, L_0x55efbf1977f0;  alias, 1 drivers
v0x55efbf039650_0 .net "out", 0 0, L_0x55efbf197980;  alias, 1 drivers
S_0x55efbf039770 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf038ff0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf039ed0_0 .net "in", 0 0, L_0x55efbf1979f0;  alias, 1 drivers
v0x55efbf039fc0_0 .net "out", 0 0, L_0x55efbf197660;  alias, 1 drivers
S_0x55efbf039990 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf039770;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf197660 .functor NAND 1, L_0x55efbf1979f0, L_0x55efbf1979f0, C4<1>, C4<1>;
v0x55efbf039c00_0 .net "in_a", 0 0, L_0x55efbf1979f0;  alias, 1 drivers
v0x55efbf039ce0_0 .net "in_b", 0 0, L_0x55efbf1979f0;  alias, 1 drivers
v0x55efbf039dd0_0 .net "out", 0 0, L_0x55efbf197660;  alias, 1 drivers
S_0x55efbf03a110 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf038ff0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf03a820_0 .net "in", 0 0, L_0x55efbf197b20;  alias, 1 drivers
v0x55efbf03a910_0 .net "out", 0 0, L_0x55efbf1977f0;  alias, 1 drivers
S_0x55efbf03a330 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf03a110;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1977f0 .functor NAND 1, L_0x55efbf197b20, L_0x55efbf197b20, C4<1>, C4<1>;
v0x55efbf03a580_0 .net "in_a", 0 0, L_0x55efbf197b20;  alias, 1 drivers
v0x55efbf03a660_0 .net "in_b", 0 0, L_0x55efbf197b20;  alias, 1 drivers
v0x55efbf03a720_0 .net "out", 0 0, L_0x55efbf1977f0;  alias, 1 drivers
S_0x55efbf03ae10 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf03aff0 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbf03b0b0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf03ae10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf03cb50_0 .net "in_a", 0 0, L_0x55efbf197fe0;  1 drivers
v0x55efbf03cbf0_0 .net "in_b", 0 0, L_0x55efbf198080;  1 drivers
v0x55efbf03ccb0_0 .net "not_a", 0 0, L_0x55efbf197c50;  1 drivers
v0x55efbf03cd50_0 .net "not_b", 0 0, L_0x55efbf197de0;  1 drivers
v0x55efbf03cdf0_0 .net "out", 0 0, L_0x55efbf197f70;  1 drivers
S_0x55efbf03b300 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf03b0b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf197f70 .functor NAND 1, L_0x55efbf197c50, L_0x55efbf197de0, C4<1>, C4<1>;
v0x55efbf03b570_0 .net "in_a", 0 0, L_0x55efbf197c50;  alias, 1 drivers
v0x55efbf03b650_0 .net "in_b", 0 0, L_0x55efbf197de0;  alias, 1 drivers
v0x55efbf03b710_0 .net "out", 0 0, L_0x55efbf197f70;  alias, 1 drivers
S_0x55efbf03b860 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf03b0b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf03bfc0_0 .net "in", 0 0, L_0x55efbf197fe0;  alias, 1 drivers
v0x55efbf03c0b0_0 .net "out", 0 0, L_0x55efbf197c50;  alias, 1 drivers
S_0x55efbf03ba80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf03b860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf197c50 .functor NAND 1, L_0x55efbf197fe0, L_0x55efbf197fe0, C4<1>, C4<1>;
v0x55efbf03bcf0_0 .net "in_a", 0 0, L_0x55efbf197fe0;  alias, 1 drivers
v0x55efbf03bdd0_0 .net "in_b", 0 0, L_0x55efbf197fe0;  alias, 1 drivers
v0x55efbf03bec0_0 .net "out", 0 0, L_0x55efbf197c50;  alias, 1 drivers
S_0x55efbf03c200 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf03b0b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf03c910_0 .net "in", 0 0, L_0x55efbf198080;  alias, 1 drivers
v0x55efbf03ca00_0 .net "out", 0 0, L_0x55efbf197de0;  alias, 1 drivers
S_0x55efbf03c420 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf03c200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf197de0 .functor NAND 1, L_0x55efbf198080, L_0x55efbf198080, C4<1>, C4<1>;
v0x55efbf03c670_0 .net "in_a", 0 0, L_0x55efbf198080;  alias, 1 drivers
v0x55efbf03c750_0 .net "in_b", 0 0, L_0x55efbf198080;  alias, 1 drivers
v0x55efbf03c810_0 .net "out", 0 0, L_0x55efbf197de0;  alias, 1 drivers
S_0x55efbf03cf00 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf03d0e0 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbf03d1c0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf03cf00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf03ec30_0 .net "in_a", 0 0, L_0x55efbf1984b0;  1 drivers
v0x55efbf03ecd0_0 .net "in_b", 0 0, L_0x55efbf198550;  1 drivers
v0x55efbf03ed90_0 .net "not_a", 0 0, L_0x55efbf198120;  1 drivers
v0x55efbf03ee30_0 .net "not_b", 0 0, L_0x55efbf1982b0;  1 drivers
v0x55efbf03eed0_0 .net "out", 0 0, L_0x55efbf198440;  1 drivers
S_0x55efbf03d410 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf03d1c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf198440 .functor NAND 1, L_0x55efbf198120, L_0x55efbf1982b0, C4<1>, C4<1>;
v0x55efbf03d680_0 .net "in_a", 0 0, L_0x55efbf198120;  alias, 1 drivers
v0x55efbf03d760_0 .net "in_b", 0 0, L_0x55efbf1982b0;  alias, 1 drivers
v0x55efbf03d820_0 .net "out", 0 0, L_0x55efbf198440;  alias, 1 drivers
S_0x55efbf03d940 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf03d1c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf03e0a0_0 .net "in", 0 0, L_0x55efbf1984b0;  alias, 1 drivers
v0x55efbf03e190_0 .net "out", 0 0, L_0x55efbf198120;  alias, 1 drivers
S_0x55efbf03db60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf03d940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf198120 .functor NAND 1, L_0x55efbf1984b0, L_0x55efbf1984b0, C4<1>, C4<1>;
v0x55efbf03ddd0_0 .net "in_a", 0 0, L_0x55efbf1984b0;  alias, 1 drivers
v0x55efbf03deb0_0 .net "in_b", 0 0, L_0x55efbf1984b0;  alias, 1 drivers
v0x55efbf03dfa0_0 .net "out", 0 0, L_0x55efbf198120;  alias, 1 drivers
S_0x55efbf03e2e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf03d1c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf03e9f0_0 .net "in", 0 0, L_0x55efbf198550;  alias, 1 drivers
v0x55efbf03eae0_0 .net "out", 0 0, L_0x55efbf1982b0;  alias, 1 drivers
S_0x55efbf03e500 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf03e2e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1982b0 .functor NAND 1, L_0x55efbf198550, L_0x55efbf198550, C4<1>, C4<1>;
v0x55efbf03e750_0 .net "in_a", 0 0, L_0x55efbf198550;  alias, 1 drivers
v0x55efbf03e830_0 .net "in_b", 0 0, L_0x55efbf198550;  alias, 1 drivers
v0x55efbf03e8f0_0 .net "out", 0 0, L_0x55efbf1982b0;  alias, 1 drivers
S_0x55efbf03efe0 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf03f210 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbf03f2f0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf03efe0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf040d30_0 .net "in_a", 0 0, L_0x55efbf198980;  1 drivers
v0x55efbf040dd0_0 .net "in_b", 0 0, L_0x55efbf198a20;  1 drivers
v0x55efbf040e90_0 .net "not_a", 0 0, L_0x55efbf1985f0;  1 drivers
v0x55efbf040f30_0 .net "not_b", 0 0, L_0x55efbf198780;  1 drivers
v0x55efbf040fd0_0 .net "out", 0 0, L_0x55efbf198910;  1 drivers
S_0x55efbf03f540 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf03f2f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf198910 .functor NAND 1, L_0x55efbf1985f0, L_0x55efbf198780, C4<1>, C4<1>;
v0x55efbf03f7b0_0 .net "in_a", 0 0, L_0x55efbf1985f0;  alias, 1 drivers
v0x55efbf03f890_0 .net "in_b", 0 0, L_0x55efbf198780;  alias, 1 drivers
v0x55efbf03f950_0 .net "out", 0 0, L_0x55efbf198910;  alias, 1 drivers
S_0x55efbf03fa70 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf03f2f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0401a0_0 .net "in", 0 0, L_0x55efbf198980;  alias, 1 drivers
v0x55efbf040290_0 .net "out", 0 0, L_0x55efbf1985f0;  alias, 1 drivers
S_0x55efbf03fc90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf03fa70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1985f0 .functor NAND 1, L_0x55efbf198980, L_0x55efbf198980, C4<1>, C4<1>;
v0x55efbf03ff00_0 .net "in_a", 0 0, L_0x55efbf198980;  alias, 1 drivers
v0x55efbf03ffe0_0 .net "in_b", 0 0, L_0x55efbf198980;  alias, 1 drivers
v0x55efbf0400a0_0 .net "out", 0 0, L_0x55efbf1985f0;  alias, 1 drivers
S_0x55efbf0403e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf03f2f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf040af0_0 .net "in", 0 0, L_0x55efbf198a20;  alias, 1 drivers
v0x55efbf040be0_0 .net "out", 0 0, L_0x55efbf198780;  alias, 1 drivers
S_0x55efbf040600 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0403e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf198780 .functor NAND 1, L_0x55efbf198a20, L_0x55efbf198a20, C4<1>, C4<1>;
v0x55efbf040850_0 .net "in_a", 0 0, L_0x55efbf198a20;  alias, 1 drivers
v0x55efbf040930_0 .net "in_b", 0 0, L_0x55efbf198a20;  alias, 1 drivers
v0x55efbf0409f0_0 .net "out", 0 0, L_0x55efbf198780;  alias, 1 drivers
S_0x55efbf0410e0 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf0412c0 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbf0413a0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0410e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf042e10_0 .net "in_a", 0 0, L_0x55efbf198e50;  1 drivers
v0x55efbf042eb0_0 .net "in_b", 0 0, L_0x55efbf198ef0;  1 drivers
v0x55efbf042f70_0 .net "not_a", 0 0, L_0x55efbf198ac0;  1 drivers
v0x55efbf043010_0 .net "not_b", 0 0, L_0x55efbf198c50;  1 drivers
v0x55efbf0430b0_0 .net "out", 0 0, L_0x55efbf198de0;  1 drivers
S_0x55efbf0415f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0413a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf198de0 .functor NAND 1, L_0x55efbf198ac0, L_0x55efbf198c50, C4<1>, C4<1>;
v0x55efbf041860_0 .net "in_a", 0 0, L_0x55efbf198ac0;  alias, 1 drivers
v0x55efbf041940_0 .net "in_b", 0 0, L_0x55efbf198c50;  alias, 1 drivers
v0x55efbf041a00_0 .net "out", 0 0, L_0x55efbf198de0;  alias, 1 drivers
S_0x55efbf041b20 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0413a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf042280_0 .net "in", 0 0, L_0x55efbf198e50;  alias, 1 drivers
v0x55efbf042370_0 .net "out", 0 0, L_0x55efbf198ac0;  alias, 1 drivers
S_0x55efbf041d40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf041b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf198ac0 .functor NAND 1, L_0x55efbf198e50, L_0x55efbf198e50, C4<1>, C4<1>;
v0x55efbf041fb0_0 .net "in_a", 0 0, L_0x55efbf198e50;  alias, 1 drivers
v0x55efbf042090_0 .net "in_b", 0 0, L_0x55efbf198e50;  alias, 1 drivers
v0x55efbf042180_0 .net "out", 0 0, L_0x55efbf198ac0;  alias, 1 drivers
S_0x55efbf0424c0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0413a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf042bd0_0 .net "in", 0 0, L_0x55efbf198ef0;  alias, 1 drivers
v0x55efbf042cc0_0 .net "out", 0 0, L_0x55efbf198c50;  alias, 1 drivers
S_0x55efbf0426e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0424c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf198c50 .functor NAND 1, L_0x55efbf198ef0, L_0x55efbf198ef0, C4<1>, C4<1>;
v0x55efbf042930_0 .net "in_a", 0 0, L_0x55efbf198ef0;  alias, 1 drivers
v0x55efbf042a10_0 .net "in_b", 0 0, L_0x55efbf198ef0;  alias, 1 drivers
v0x55efbf042ad0_0 .net "out", 0 0, L_0x55efbf198c50;  alias, 1 drivers
S_0x55efbf0431c0 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf0433a0 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbf043480 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0431c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf044ef0_0 .net "in_a", 0 0, L_0x55efbf199270;  1 drivers
v0x55efbf044f90_0 .net "in_b", 0 0, L_0x55efbf199310;  1 drivers
v0x55efbf045050_0 .net "not_a", 0 0, L_0x55efbf199000;  1 drivers
v0x55efbf0450f0_0 .net "not_b", 0 0, L_0x55efbf199070;  1 drivers
v0x55efbf045190_0 .net "out", 0 0, L_0x55efbf199200;  1 drivers
S_0x55efbf0436d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf043480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf199200 .functor NAND 1, L_0x55efbf199000, L_0x55efbf199070, C4<1>, C4<1>;
v0x55efbf043940_0 .net "in_a", 0 0, L_0x55efbf199000;  alias, 1 drivers
v0x55efbf043a20_0 .net "in_b", 0 0, L_0x55efbf199070;  alias, 1 drivers
v0x55efbf043ae0_0 .net "out", 0 0, L_0x55efbf199200;  alias, 1 drivers
S_0x55efbf043c00 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf043480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf044360_0 .net "in", 0 0, L_0x55efbf199270;  alias, 1 drivers
v0x55efbf044450_0 .net "out", 0 0, L_0x55efbf199000;  alias, 1 drivers
S_0x55efbf043e20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf043c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf199000 .functor NAND 1, L_0x55efbf199270, L_0x55efbf199270, C4<1>, C4<1>;
v0x55efbf044090_0 .net "in_a", 0 0, L_0x55efbf199270;  alias, 1 drivers
v0x55efbf044170_0 .net "in_b", 0 0, L_0x55efbf199270;  alias, 1 drivers
v0x55efbf044260_0 .net "out", 0 0, L_0x55efbf199000;  alias, 1 drivers
S_0x55efbf0445a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf043480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf044cb0_0 .net "in", 0 0, L_0x55efbf199310;  alias, 1 drivers
v0x55efbf044da0_0 .net "out", 0 0, L_0x55efbf199070;  alias, 1 drivers
S_0x55efbf0447c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0445a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf199070 .functor NAND 1, L_0x55efbf199310, L_0x55efbf199310, C4<1>, C4<1>;
v0x55efbf044a10_0 .net "in_a", 0 0, L_0x55efbf199310;  alias, 1 drivers
v0x55efbf044af0_0 .net "in_b", 0 0, L_0x55efbf199310;  alias, 1 drivers
v0x55efbf044bb0_0 .net "out", 0 0, L_0x55efbf199070;  alias, 1 drivers
S_0x55efbf0452a0 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf045480 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf045560 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0452a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf046fd0_0 .net "in_a", 0 0, L_0x55efbf1996d0;  1 drivers
v0x55efbf047070_0 .net "in_b", 0 0, L_0x55efbf199770;  1 drivers
v0x55efbf047130_0 .net "not_a", 0 0, L_0x55efbf198f90;  1 drivers
v0x55efbf0471d0_0 .net "not_b", 0 0, L_0x55efbf1994d0;  1 drivers
v0x55efbf047270_0 .net "out", 0 0, L_0x55efbf199660;  1 drivers
S_0x55efbf0457b0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf045560;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf199660 .functor NAND 1, L_0x55efbf198f90, L_0x55efbf1994d0, C4<1>, C4<1>;
v0x55efbf045a20_0 .net "in_a", 0 0, L_0x55efbf198f90;  alias, 1 drivers
v0x55efbf045b00_0 .net "in_b", 0 0, L_0x55efbf1994d0;  alias, 1 drivers
v0x55efbf045bc0_0 .net "out", 0 0, L_0x55efbf199660;  alias, 1 drivers
S_0x55efbf045ce0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf045560;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf046440_0 .net "in", 0 0, L_0x55efbf1996d0;  alias, 1 drivers
v0x55efbf046530_0 .net "out", 0 0, L_0x55efbf198f90;  alias, 1 drivers
S_0x55efbf045f00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf045ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf198f90 .functor NAND 1, L_0x55efbf1996d0, L_0x55efbf1996d0, C4<1>, C4<1>;
v0x55efbf046170_0 .net "in_a", 0 0, L_0x55efbf1996d0;  alias, 1 drivers
v0x55efbf046250_0 .net "in_b", 0 0, L_0x55efbf1996d0;  alias, 1 drivers
v0x55efbf046340_0 .net "out", 0 0, L_0x55efbf198f90;  alias, 1 drivers
S_0x55efbf046680 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf045560;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf046d90_0 .net "in", 0 0, L_0x55efbf199770;  alias, 1 drivers
v0x55efbf046e80_0 .net "out", 0 0, L_0x55efbf1994d0;  alias, 1 drivers
S_0x55efbf0468a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf046680;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1994d0 .functor NAND 1, L_0x55efbf199770, L_0x55efbf199770, C4<1>, C4<1>;
v0x55efbf046af0_0 .net "in_a", 0 0, L_0x55efbf199770;  alias, 1 drivers
v0x55efbf046bd0_0 .net "in_b", 0 0, L_0x55efbf199770;  alias, 1 drivers
v0x55efbf046c90_0 .net "out", 0 0, L_0x55efbf1994d0;  alias, 1 drivers
S_0x55efbf047380 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf03f1c0 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf047680 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf047380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0490f0_0 .net "in_a", 0 0, L_0x55efbf199c30;  1 drivers
v0x55efbf049190_0 .net "in_b", 0 0, L_0x55efbf199cd0;  1 drivers
v0x55efbf049250_0 .net "not_a", 0 0, L_0x55efbf1998a0;  1 drivers
v0x55efbf0492f0_0 .net "not_b", 0 0, L_0x55efbf199a30;  1 drivers
v0x55efbf049390_0 .net "out", 0 0, L_0x55efbf199bc0;  1 drivers
S_0x55efbf0478d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf047680;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf199bc0 .functor NAND 1, L_0x55efbf1998a0, L_0x55efbf199a30, C4<1>, C4<1>;
v0x55efbf047b40_0 .net "in_a", 0 0, L_0x55efbf1998a0;  alias, 1 drivers
v0x55efbf047c20_0 .net "in_b", 0 0, L_0x55efbf199a30;  alias, 1 drivers
v0x55efbf047ce0_0 .net "out", 0 0, L_0x55efbf199bc0;  alias, 1 drivers
S_0x55efbf047e00 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf047680;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf048560_0 .net "in", 0 0, L_0x55efbf199c30;  alias, 1 drivers
v0x55efbf048650_0 .net "out", 0 0, L_0x55efbf1998a0;  alias, 1 drivers
S_0x55efbf048020 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf047e00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1998a0 .functor NAND 1, L_0x55efbf199c30, L_0x55efbf199c30, C4<1>, C4<1>;
v0x55efbf048290_0 .net "in_a", 0 0, L_0x55efbf199c30;  alias, 1 drivers
v0x55efbf048370_0 .net "in_b", 0 0, L_0x55efbf199c30;  alias, 1 drivers
v0x55efbf048460_0 .net "out", 0 0, L_0x55efbf1998a0;  alias, 1 drivers
S_0x55efbf0487a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf047680;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf048eb0_0 .net "in", 0 0, L_0x55efbf199cd0;  alias, 1 drivers
v0x55efbf048fa0_0 .net "out", 0 0, L_0x55efbf199a30;  alias, 1 drivers
S_0x55efbf0489c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0487a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf199a30 .functor NAND 1, L_0x55efbf199cd0, L_0x55efbf199cd0, C4<1>, C4<1>;
v0x55efbf048c10_0 .net "in_a", 0 0, L_0x55efbf199cd0;  alias, 1 drivers
v0x55efbf048cf0_0 .net "in_b", 0 0, L_0x55efbf199cd0;  alias, 1 drivers
v0x55efbf048db0_0 .net "out", 0 0, L_0x55efbf199a30;  alias, 1 drivers
S_0x55efbf0494a0 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf049680 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf049760 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0494a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf04b1d0_0 .net "in_a", 0 0, L_0x55efbf19a110;  1 drivers
v0x55efbf04b270_0 .net "in_b", 0 0, L_0x55efbf19a1b0;  1 drivers
v0x55efbf04b330_0 .net "not_a", 0 0, L_0x55efbf199e10;  1 drivers
v0x55efbf04b3d0_0 .net "not_b", 0 0, L_0x55efbf199f10;  1 drivers
v0x55efbf04b470_0 .net "out", 0 0, L_0x55efbf19a0a0;  1 drivers
S_0x55efbf0499b0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf049760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19a0a0 .functor NAND 1, L_0x55efbf199e10, L_0x55efbf199f10, C4<1>, C4<1>;
v0x55efbf049c20_0 .net "in_a", 0 0, L_0x55efbf199e10;  alias, 1 drivers
v0x55efbf049d00_0 .net "in_b", 0 0, L_0x55efbf199f10;  alias, 1 drivers
v0x55efbf049dc0_0 .net "out", 0 0, L_0x55efbf19a0a0;  alias, 1 drivers
S_0x55efbf049ee0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf049760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf04a640_0 .net "in", 0 0, L_0x55efbf19a110;  alias, 1 drivers
v0x55efbf04a730_0 .net "out", 0 0, L_0x55efbf199e10;  alias, 1 drivers
S_0x55efbf04a100 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf049ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf199e10 .functor NAND 1, L_0x55efbf19a110, L_0x55efbf19a110, C4<1>, C4<1>;
v0x55efbf04a370_0 .net "in_a", 0 0, L_0x55efbf19a110;  alias, 1 drivers
v0x55efbf04a450_0 .net "in_b", 0 0, L_0x55efbf19a110;  alias, 1 drivers
v0x55efbf04a540_0 .net "out", 0 0, L_0x55efbf199e10;  alias, 1 drivers
S_0x55efbf04a880 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf049760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf04af90_0 .net "in", 0 0, L_0x55efbf19a1b0;  alias, 1 drivers
v0x55efbf04b080_0 .net "out", 0 0, L_0x55efbf199f10;  alias, 1 drivers
S_0x55efbf04aaa0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf04a880;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf199f10 .functor NAND 1, L_0x55efbf19a1b0, L_0x55efbf19a1b0, C4<1>, C4<1>;
v0x55efbf04acf0_0 .net "in_a", 0 0, L_0x55efbf19a1b0;  alias, 1 drivers
v0x55efbf04add0_0 .net "in_b", 0 0, L_0x55efbf19a1b0;  alias, 1 drivers
v0x55efbf04ae90_0 .net "out", 0 0, L_0x55efbf199f10;  alias, 1 drivers
S_0x55efbf04b580 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf04b760 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf04b840 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf04b580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf04d2b0_0 .net "in_a", 0 0, L_0x55efbf199d70;  1 drivers
v0x55efbf04d350_0 .net "in_b", 0 0, L_0x55efbf19a690;  1 drivers
v0x55efbf04d410_0 .net "not_a", 0 0, L_0x55efbf19a300;  1 drivers
v0x55efbf04d4b0_0 .net "not_b", 0 0, L_0x55efbf19a490;  1 drivers
v0x55efbf04d550_0 .net "out", 0 0, L_0x55efbf19a620;  1 drivers
S_0x55efbf04ba90 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf04b840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19a620 .functor NAND 1, L_0x55efbf19a300, L_0x55efbf19a490, C4<1>, C4<1>;
v0x55efbf04bd00_0 .net "in_a", 0 0, L_0x55efbf19a300;  alias, 1 drivers
v0x55efbf04bde0_0 .net "in_b", 0 0, L_0x55efbf19a490;  alias, 1 drivers
v0x55efbf04bea0_0 .net "out", 0 0, L_0x55efbf19a620;  alias, 1 drivers
S_0x55efbf04bfc0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf04b840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf04c720_0 .net "in", 0 0, L_0x55efbf199d70;  alias, 1 drivers
v0x55efbf04c810_0 .net "out", 0 0, L_0x55efbf19a300;  alias, 1 drivers
S_0x55efbf04c1e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf04bfc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19a300 .functor NAND 1, L_0x55efbf199d70, L_0x55efbf199d70, C4<1>, C4<1>;
v0x55efbf04c450_0 .net "in_a", 0 0, L_0x55efbf199d70;  alias, 1 drivers
v0x55efbf04c530_0 .net "in_b", 0 0, L_0x55efbf199d70;  alias, 1 drivers
v0x55efbf04c620_0 .net "out", 0 0, L_0x55efbf19a300;  alias, 1 drivers
S_0x55efbf04c960 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf04b840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf04d070_0 .net "in", 0 0, L_0x55efbf19a690;  alias, 1 drivers
v0x55efbf04d160_0 .net "out", 0 0, L_0x55efbf19a490;  alias, 1 drivers
S_0x55efbf04cb80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf04c960;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19a490 .functor NAND 1, L_0x55efbf19a690, L_0x55efbf19a690, C4<1>, C4<1>;
v0x55efbf04cdd0_0 .net "in_a", 0 0, L_0x55efbf19a690;  alias, 1 drivers
v0x55efbf04ceb0_0 .net "in_b", 0 0, L_0x55efbf19a690;  alias, 1 drivers
v0x55efbf04cf70_0 .net "out", 0 0, L_0x55efbf19a490;  alias, 1 drivers
S_0x55efbf04d660 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf04d840 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf04d920 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf04d660;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf04f390_0 .net "in_a", 0 0, L_0x55efbf19ab10;  1 drivers
v0x55efbf04f430_0 .net "in_b", 0 0, L_0x55efbf19abb0;  1 drivers
v0x55efbf04f4f0_0 .net "not_a", 0 0, L_0x55efbf19a250;  1 drivers
v0x55efbf04f590_0 .net "not_b", 0 0, L_0x55efbf19a910;  1 drivers
v0x55efbf04f630_0 .net "out", 0 0, L_0x55efbf19aaa0;  1 drivers
S_0x55efbf04db70 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf04d920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19aaa0 .functor NAND 1, L_0x55efbf19a250, L_0x55efbf19a910, C4<1>, C4<1>;
v0x55efbf04dde0_0 .net "in_a", 0 0, L_0x55efbf19a250;  alias, 1 drivers
v0x55efbf04dec0_0 .net "in_b", 0 0, L_0x55efbf19a910;  alias, 1 drivers
v0x55efbf04df80_0 .net "out", 0 0, L_0x55efbf19aaa0;  alias, 1 drivers
S_0x55efbf04e0a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf04d920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf04e800_0 .net "in", 0 0, L_0x55efbf19ab10;  alias, 1 drivers
v0x55efbf04e8f0_0 .net "out", 0 0, L_0x55efbf19a250;  alias, 1 drivers
S_0x55efbf04e2c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf04e0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19a250 .functor NAND 1, L_0x55efbf19ab10, L_0x55efbf19ab10, C4<1>, C4<1>;
v0x55efbf04e530_0 .net "in_a", 0 0, L_0x55efbf19ab10;  alias, 1 drivers
v0x55efbf04e610_0 .net "in_b", 0 0, L_0x55efbf19ab10;  alias, 1 drivers
v0x55efbf04e700_0 .net "out", 0 0, L_0x55efbf19a250;  alias, 1 drivers
S_0x55efbf04ea40 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf04d920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf04f150_0 .net "in", 0 0, L_0x55efbf19abb0;  alias, 1 drivers
v0x55efbf04f240_0 .net "out", 0 0, L_0x55efbf19a910;  alias, 1 drivers
S_0x55efbf04ec60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf04ea40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19a910 .functor NAND 1, L_0x55efbf19abb0, L_0x55efbf19abb0, C4<1>, C4<1>;
v0x55efbf04eeb0_0 .net "in_a", 0 0, L_0x55efbf19abb0;  alias, 1 drivers
v0x55efbf04ef90_0 .net "in_b", 0 0, L_0x55efbf19abb0;  alias, 1 drivers
v0x55efbf04f050_0 .net "out", 0 0, L_0x55efbf19a910;  alias, 1 drivers
S_0x55efbf04f740 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf04f920 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf04fa00 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf04f740;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf051470_0 .net "in_a", 0 0, L_0x55efbf19b040;  1 drivers
v0x55efbf051510_0 .net "in_b", 0 0, L_0x55efbf19b0e0;  1 drivers
v0x55efbf0515d0_0 .net "not_a", 0 0, L_0x55efbf19a730;  1 drivers
v0x55efbf051670_0 .net "not_b", 0 0, L_0x55efbf19ae40;  1 drivers
v0x55efbf051710_0 .net "out", 0 0, L_0x55efbf19afd0;  1 drivers
S_0x55efbf04fc50 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf04fa00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19afd0 .functor NAND 1, L_0x55efbf19a730, L_0x55efbf19ae40, C4<1>, C4<1>;
v0x55efbf04fec0_0 .net "in_a", 0 0, L_0x55efbf19a730;  alias, 1 drivers
v0x55efbf04ffa0_0 .net "in_b", 0 0, L_0x55efbf19ae40;  alias, 1 drivers
v0x55efbf050060_0 .net "out", 0 0, L_0x55efbf19afd0;  alias, 1 drivers
S_0x55efbf050180 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf04fa00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0508e0_0 .net "in", 0 0, L_0x55efbf19b040;  alias, 1 drivers
v0x55efbf0509d0_0 .net "out", 0 0, L_0x55efbf19a730;  alias, 1 drivers
S_0x55efbf0503a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf050180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19a730 .functor NAND 1, L_0x55efbf19b040, L_0x55efbf19b040, C4<1>, C4<1>;
v0x55efbf050610_0 .net "in_a", 0 0, L_0x55efbf19b040;  alias, 1 drivers
v0x55efbf0506f0_0 .net "in_b", 0 0, L_0x55efbf19b040;  alias, 1 drivers
v0x55efbf0507e0_0 .net "out", 0 0, L_0x55efbf19a730;  alias, 1 drivers
S_0x55efbf050b20 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf04fa00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf051230_0 .net "in", 0 0, L_0x55efbf19b0e0;  alias, 1 drivers
v0x55efbf051320_0 .net "out", 0 0, L_0x55efbf19ae40;  alias, 1 drivers
S_0x55efbf050d40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf050b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19ae40 .functor NAND 1, L_0x55efbf19b0e0, L_0x55efbf19b0e0, C4<1>, C4<1>;
v0x55efbf050f90_0 .net "in_a", 0 0, L_0x55efbf19b0e0;  alias, 1 drivers
v0x55efbf051070_0 .net "in_b", 0 0, L_0x55efbf19b0e0;  alias, 1 drivers
v0x55efbf051130_0 .net "out", 0 0, L_0x55efbf19ae40;  alias, 1 drivers
S_0x55efbf051820 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf051a00 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf051ae0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf051820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf053550_0 .net "in_a", 0 0, L_0x55efbf19b580;  1 drivers
v0x55efbf0535f0_0 .net "in_b", 0 0, L_0x55efbf19b830;  1 drivers
v0x55efbf0536b0_0 .net "not_a", 0 0, L_0x55efbf19ac50;  1 drivers
v0x55efbf053750_0 .net "not_b", 0 0, L_0x55efbf19b380;  1 drivers
v0x55efbf0537f0_0 .net "out", 0 0, L_0x55efbf19b510;  1 drivers
S_0x55efbf051d30 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf051ae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19b510 .functor NAND 1, L_0x55efbf19ac50, L_0x55efbf19b380, C4<1>, C4<1>;
v0x55efbf051fa0_0 .net "in_a", 0 0, L_0x55efbf19ac50;  alias, 1 drivers
v0x55efbf052080_0 .net "in_b", 0 0, L_0x55efbf19b380;  alias, 1 drivers
v0x55efbf052140_0 .net "out", 0 0, L_0x55efbf19b510;  alias, 1 drivers
S_0x55efbf052260 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf051ae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0529c0_0 .net "in", 0 0, L_0x55efbf19b580;  alias, 1 drivers
v0x55efbf052ab0_0 .net "out", 0 0, L_0x55efbf19ac50;  alias, 1 drivers
S_0x55efbf052480 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf052260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19ac50 .functor NAND 1, L_0x55efbf19b580, L_0x55efbf19b580, C4<1>, C4<1>;
v0x55efbf0526f0_0 .net "in_a", 0 0, L_0x55efbf19b580;  alias, 1 drivers
v0x55efbf0527d0_0 .net "in_b", 0 0, L_0x55efbf19b580;  alias, 1 drivers
v0x55efbf0528c0_0 .net "out", 0 0, L_0x55efbf19ac50;  alias, 1 drivers
S_0x55efbf052c00 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf051ae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf053310_0 .net "in", 0 0, L_0x55efbf19b830;  alias, 1 drivers
v0x55efbf053400_0 .net "out", 0 0, L_0x55efbf19b380;  alias, 1 drivers
S_0x55efbf052e20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf052c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19b380 .functor NAND 1, L_0x55efbf19b830, L_0x55efbf19b830, C4<1>, C4<1>;
v0x55efbf053070_0 .net "in_a", 0 0, L_0x55efbf19b830;  alias, 1 drivers
v0x55efbf053150_0 .net "in_b", 0 0, L_0x55efbf19b830;  alias, 1 drivers
v0x55efbf053210_0 .net "out", 0 0, L_0x55efbf19b380;  alias, 1 drivers
S_0x55efbf053900 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf053ae0 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf053bc0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf053900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf055630_0 .net "in_a", 0 0, L_0x55efbf19bf60;  1 drivers
v0x55efbf0556d0_0 .net "in_b", 0 0, L_0x55efbf19c000;  1 drivers
v0x55efbf055790_0 .net "not_a", 0 0, L_0x55efbf19bbd0;  1 drivers
v0x55efbf055830_0 .net "not_b", 0 0, L_0x55efbf19bd60;  1 drivers
v0x55efbf0558d0_0 .net "out", 0 0, L_0x55efbf19bef0;  1 drivers
S_0x55efbf053e10 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf053bc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19bef0 .functor NAND 1, L_0x55efbf19bbd0, L_0x55efbf19bd60, C4<1>, C4<1>;
v0x55efbf054080_0 .net "in_a", 0 0, L_0x55efbf19bbd0;  alias, 1 drivers
v0x55efbf054160_0 .net "in_b", 0 0, L_0x55efbf19bd60;  alias, 1 drivers
v0x55efbf054220_0 .net "out", 0 0, L_0x55efbf19bef0;  alias, 1 drivers
S_0x55efbf054340 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf053bc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf054aa0_0 .net "in", 0 0, L_0x55efbf19bf60;  alias, 1 drivers
v0x55efbf054b90_0 .net "out", 0 0, L_0x55efbf19bbd0;  alias, 1 drivers
S_0x55efbf054560 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf054340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19bbd0 .functor NAND 1, L_0x55efbf19bf60, L_0x55efbf19bf60, C4<1>, C4<1>;
v0x55efbf0547d0_0 .net "in_a", 0 0, L_0x55efbf19bf60;  alias, 1 drivers
v0x55efbf0548b0_0 .net "in_b", 0 0, L_0x55efbf19bf60;  alias, 1 drivers
v0x55efbf0549a0_0 .net "out", 0 0, L_0x55efbf19bbd0;  alias, 1 drivers
S_0x55efbf054ce0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf053bc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0553f0_0 .net "in", 0 0, L_0x55efbf19c000;  alias, 1 drivers
v0x55efbf0554e0_0 .net "out", 0 0, L_0x55efbf19bd60;  alias, 1 drivers
S_0x55efbf054f00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf054ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19bd60 .functor NAND 1, L_0x55efbf19c000, L_0x55efbf19c000, C4<1>, C4<1>;
v0x55efbf055150_0 .net "in_a", 0 0, L_0x55efbf19c000;  alias, 1 drivers
v0x55efbf055230_0 .net "in_b", 0 0, L_0x55efbf19c000;  alias, 1 drivers
v0x55efbf0552f0_0 .net "out", 0 0, L_0x55efbf19bd60;  alias, 1 drivers
S_0x55efbf0559e0 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbf0369a0;
 .timescale -9 -11;
P_0x55efbf055bc0 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf055ca0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0559e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf057710_0 .net "in_a", 0 0, L_0x55efbf19c4c0;  1 drivers
v0x55efbf0577b0_0 .net "in_b", 0 0, L_0x55efbf19c560;  1 drivers
v0x55efbf057870_0 .net "not_a", 0 0, L_0x55efbf19bae0;  1 drivers
v0x55efbf057910_0 .net "not_b", 0 0, L_0x55efbf19c2c0;  1 drivers
v0x55efbf0579b0_0 .net "out", 0 0, L_0x55efbf19c450;  1 drivers
S_0x55efbf055ef0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf055ca0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19c450 .functor NAND 1, L_0x55efbf19bae0, L_0x55efbf19c2c0, C4<1>, C4<1>;
v0x55efbf056160_0 .net "in_a", 0 0, L_0x55efbf19bae0;  alias, 1 drivers
v0x55efbf056240_0 .net "in_b", 0 0, L_0x55efbf19c2c0;  alias, 1 drivers
v0x55efbf056300_0 .net "out", 0 0, L_0x55efbf19c450;  alias, 1 drivers
S_0x55efbf056420 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf055ca0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf056b80_0 .net "in", 0 0, L_0x55efbf19c4c0;  alias, 1 drivers
v0x55efbf056c70_0 .net "out", 0 0, L_0x55efbf19bae0;  alias, 1 drivers
S_0x55efbf056640 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf056420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19bae0 .functor NAND 1, L_0x55efbf19c4c0, L_0x55efbf19c4c0, C4<1>, C4<1>;
v0x55efbf0568b0_0 .net "in_a", 0 0, L_0x55efbf19c4c0;  alias, 1 drivers
v0x55efbf056990_0 .net "in_b", 0 0, L_0x55efbf19c4c0;  alias, 1 drivers
v0x55efbf056a80_0 .net "out", 0 0, L_0x55efbf19bae0;  alias, 1 drivers
S_0x55efbf056dc0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf055ca0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0574d0_0 .net "in", 0 0, L_0x55efbf19c560;  alias, 1 drivers
v0x55efbf0575c0_0 .net "out", 0 0, L_0x55efbf19c2c0;  alias, 1 drivers
S_0x55efbf056fe0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf056dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19c2c0 .functor NAND 1, L_0x55efbf19c560, L_0x55efbf19c560, C4<1>, C4<1>;
v0x55efbf057230_0 .net "in_a", 0 0, L_0x55efbf19c560;  alias, 1 drivers
v0x55efbf057310_0 .net "in_b", 0 0, L_0x55efbf19c560;  alias, 1 drivers
v0x55efbf0573d0_0 .net "out", 0 0, L_0x55efbf19c2c0;  alias, 1 drivers
S_0x55efbf057dc0 .scope module, "OR_B" "or_16" 38 7, 32 1 0, S_0x55efbf036760;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf078ed0_0 .net "in_a", 15 0, L_0x55efbf1ac420;  alias, 1 drivers
v0x55efbf078fb0_0 .net "in_b", 15 0, L_0x55efbf1b1ef0;  alias, 1 drivers
v0x55efbf079090_0 .net "out", 15 0, L_0x55efbf1a16e0;  alias, 1 drivers
L_0x55efbf19cbd0 .part L_0x55efbf1ac420, 0, 1;
L_0x55efbf19cc70 .part L_0x55efbf1b1ef0, 0, 1;
L_0x55efbf19d0a0 .part L_0x55efbf1ac420, 1, 1;
L_0x55efbf19d1d0 .part L_0x55efbf1b1ef0, 1, 1;
L_0x55efbf19d690 .part L_0x55efbf1ac420, 2, 1;
L_0x55efbf19d730 .part L_0x55efbf1b1ef0, 2, 1;
L_0x55efbf19db60 .part L_0x55efbf1ac420, 3, 1;
L_0x55efbf19dc00 .part L_0x55efbf1b1ef0, 3, 1;
L_0x55efbf19e030 .part L_0x55efbf1ac420, 4, 1;
L_0x55efbf19e0d0 .part L_0x55efbf1b1ef0, 4, 1;
L_0x55efbf19e500 .part L_0x55efbf1ac420, 5, 1;
L_0x55efbf19e5a0 .part L_0x55efbf1b1ef0, 5, 1;
L_0x55efbf19e920 .part L_0x55efbf1ac420, 6, 1;
L_0x55efbf19e9c0 .part L_0x55efbf1b1ef0, 6, 1;
L_0x55efbf19ed80 .part L_0x55efbf1ac420, 7, 1;
L_0x55efbf19ee20 .part L_0x55efbf1b1ef0, 7, 1;
L_0x55efbf19f2e0 .part L_0x55efbf1ac420, 8, 1;
L_0x55efbf19f380 .part L_0x55efbf1b1ef0, 8, 1;
L_0x55efbf19f7c0 .part L_0x55efbf1ac420, 9, 1;
L_0x55efbf19f860 .part L_0x55efbf1b1ef0, 9, 1;
L_0x55efbf19f420 .part L_0x55efbf1ac420, 10, 1;
L_0x55efbf19fd40 .part L_0x55efbf1b1ef0, 10, 1;
L_0x55efbf1a01c0 .part L_0x55efbf1ac420, 11, 1;
L_0x55efbf1a0260 .part L_0x55efbf1b1ef0, 11, 1;
L_0x55efbf1a06f0 .part L_0x55efbf1ac420, 12, 1;
L_0x55efbf1a0790 .part L_0x55efbf1b1ef0, 12, 1;
L_0x55efbf1a0c30 .part L_0x55efbf1ac420, 13, 1;
L_0x55efbf1a0ee0 .part L_0x55efbf1b1ef0, 13, 1;
L_0x55efbf1a15a0 .part L_0x55efbf1ac420, 14, 1;
L_0x55efbf1a1640 .part L_0x55efbf1b1ef0, 14, 1;
L_0x55efbf1a1b00 .part L_0x55efbf1ac420, 15, 1;
L_0x55efbf1a1ba0 .part L_0x55efbf1b1ef0, 15, 1;
LS_0x55efbf1a16e0_0_0 .concat8 [ 1 1 1 1], L_0x55efbf19cb60, L_0x55efbf19d030, L_0x55efbf19d620, L_0x55efbf19daf0;
LS_0x55efbf1a16e0_0_4 .concat8 [ 1 1 1 1], L_0x55efbf19dfc0, L_0x55efbf19e490, L_0x55efbf19e8b0, L_0x55efbf19ed10;
LS_0x55efbf1a16e0_0_8 .concat8 [ 1 1 1 1], L_0x55efbf19f270, L_0x55efbf19f750, L_0x55efbf19fcd0, L_0x55efbf1a0150;
LS_0x55efbf1a16e0_0_12 .concat8 [ 1 1 1 1], L_0x55efbf1a0680, L_0x55efbf1a0bc0, L_0x55efbf1a1530, L_0x55efbf1a1a90;
L_0x55efbf1a16e0 .concat8 [ 4 4 4 4], LS_0x55efbf1a16e0_0_0, LS_0x55efbf1a16e0_0_4, LS_0x55efbf1a16e0_0_8, LS_0x55efbf1a16e0_0_12;
S_0x55efbf057ff0 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf058210 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbf0582f0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf057ff0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf059d90_0 .net "in_a", 0 0, L_0x55efbf19cbd0;  1 drivers
v0x55efbf059e30_0 .net "in_b", 0 0, L_0x55efbf19cc70;  1 drivers
v0x55efbf059ef0_0 .net "not_a", 0 0, L_0x55efbf19c840;  1 drivers
v0x55efbf059f90_0 .net "not_b", 0 0, L_0x55efbf19c9d0;  1 drivers
v0x55efbf05a030_0 .net "out", 0 0, L_0x55efbf19cb60;  1 drivers
S_0x55efbf058540 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0582f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19cb60 .functor NAND 1, L_0x55efbf19c840, L_0x55efbf19c9d0, C4<1>, C4<1>;
v0x55efbf0587b0_0 .net "in_a", 0 0, L_0x55efbf19c840;  alias, 1 drivers
v0x55efbf058890_0 .net "in_b", 0 0, L_0x55efbf19c9d0;  alias, 1 drivers
v0x55efbf058950_0 .net "out", 0 0, L_0x55efbf19cb60;  alias, 1 drivers
S_0x55efbf058aa0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0582f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf059200_0 .net "in", 0 0, L_0x55efbf19cbd0;  alias, 1 drivers
v0x55efbf0592f0_0 .net "out", 0 0, L_0x55efbf19c840;  alias, 1 drivers
S_0x55efbf058cc0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf058aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19c840 .functor NAND 1, L_0x55efbf19cbd0, L_0x55efbf19cbd0, C4<1>, C4<1>;
v0x55efbf058f30_0 .net "in_a", 0 0, L_0x55efbf19cbd0;  alias, 1 drivers
v0x55efbf059010_0 .net "in_b", 0 0, L_0x55efbf19cbd0;  alias, 1 drivers
v0x55efbf059100_0 .net "out", 0 0, L_0x55efbf19c840;  alias, 1 drivers
S_0x55efbf059440 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0582f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf059b50_0 .net "in", 0 0, L_0x55efbf19cc70;  alias, 1 drivers
v0x55efbf059c40_0 .net "out", 0 0, L_0x55efbf19c9d0;  alias, 1 drivers
S_0x55efbf059660 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf059440;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19c9d0 .functor NAND 1, L_0x55efbf19cc70, L_0x55efbf19cc70, C4<1>, C4<1>;
v0x55efbf0598b0_0 .net "in_a", 0 0, L_0x55efbf19cc70;  alias, 1 drivers
v0x55efbf059990_0 .net "in_b", 0 0, L_0x55efbf19cc70;  alias, 1 drivers
v0x55efbf059a50_0 .net "out", 0 0, L_0x55efbf19c9d0;  alias, 1 drivers
S_0x55efbf05a140 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf05a340 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbf05a400 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf05a140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf05be70_0 .net "in_a", 0 0, L_0x55efbf19d0a0;  1 drivers
v0x55efbf05bf10_0 .net "in_b", 0 0, L_0x55efbf19d1d0;  1 drivers
v0x55efbf05bfd0_0 .net "not_a", 0 0, L_0x55efbf19cd10;  1 drivers
v0x55efbf05c070_0 .net "not_b", 0 0, L_0x55efbf19cea0;  1 drivers
v0x55efbf05c110_0 .net "out", 0 0, L_0x55efbf19d030;  1 drivers
S_0x55efbf05a650 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf05a400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19d030 .functor NAND 1, L_0x55efbf19cd10, L_0x55efbf19cea0, C4<1>, C4<1>;
v0x55efbf05a8c0_0 .net "in_a", 0 0, L_0x55efbf19cd10;  alias, 1 drivers
v0x55efbf05a9a0_0 .net "in_b", 0 0, L_0x55efbf19cea0;  alias, 1 drivers
v0x55efbf05aa60_0 .net "out", 0 0, L_0x55efbf19d030;  alias, 1 drivers
S_0x55efbf05ab80 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf05a400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf05b2e0_0 .net "in", 0 0, L_0x55efbf19d0a0;  alias, 1 drivers
v0x55efbf05b3d0_0 .net "out", 0 0, L_0x55efbf19cd10;  alias, 1 drivers
S_0x55efbf05ada0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf05ab80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19cd10 .functor NAND 1, L_0x55efbf19d0a0, L_0x55efbf19d0a0, C4<1>, C4<1>;
v0x55efbf05b010_0 .net "in_a", 0 0, L_0x55efbf19d0a0;  alias, 1 drivers
v0x55efbf05b0f0_0 .net "in_b", 0 0, L_0x55efbf19d0a0;  alias, 1 drivers
v0x55efbf05b1e0_0 .net "out", 0 0, L_0x55efbf19cd10;  alias, 1 drivers
S_0x55efbf05b520 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf05a400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf05bc30_0 .net "in", 0 0, L_0x55efbf19d1d0;  alias, 1 drivers
v0x55efbf05bd20_0 .net "out", 0 0, L_0x55efbf19cea0;  alias, 1 drivers
S_0x55efbf05b740 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf05b520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19cea0 .functor NAND 1, L_0x55efbf19d1d0, L_0x55efbf19d1d0, C4<1>, C4<1>;
v0x55efbf05b990_0 .net "in_a", 0 0, L_0x55efbf19d1d0;  alias, 1 drivers
v0x55efbf05ba70_0 .net "in_b", 0 0, L_0x55efbf19d1d0;  alias, 1 drivers
v0x55efbf05bb30_0 .net "out", 0 0, L_0x55efbf19cea0;  alias, 1 drivers
S_0x55efbf05c220 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf05c400 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbf05c4c0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf05c220;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf05df60_0 .net "in_a", 0 0, L_0x55efbf19d690;  1 drivers
v0x55efbf05e000_0 .net "in_b", 0 0, L_0x55efbf19d730;  1 drivers
v0x55efbf05e0c0_0 .net "not_a", 0 0, L_0x55efbf19d300;  1 drivers
v0x55efbf05e160_0 .net "not_b", 0 0, L_0x55efbf19d490;  1 drivers
v0x55efbf05e200_0 .net "out", 0 0, L_0x55efbf19d620;  1 drivers
S_0x55efbf05c710 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf05c4c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19d620 .functor NAND 1, L_0x55efbf19d300, L_0x55efbf19d490, C4<1>, C4<1>;
v0x55efbf05c980_0 .net "in_a", 0 0, L_0x55efbf19d300;  alias, 1 drivers
v0x55efbf05ca60_0 .net "in_b", 0 0, L_0x55efbf19d490;  alias, 1 drivers
v0x55efbf05cb20_0 .net "out", 0 0, L_0x55efbf19d620;  alias, 1 drivers
S_0x55efbf05cc70 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf05c4c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf05d3d0_0 .net "in", 0 0, L_0x55efbf19d690;  alias, 1 drivers
v0x55efbf05d4c0_0 .net "out", 0 0, L_0x55efbf19d300;  alias, 1 drivers
S_0x55efbf05ce90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf05cc70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19d300 .functor NAND 1, L_0x55efbf19d690, L_0x55efbf19d690, C4<1>, C4<1>;
v0x55efbf05d100_0 .net "in_a", 0 0, L_0x55efbf19d690;  alias, 1 drivers
v0x55efbf05d1e0_0 .net "in_b", 0 0, L_0x55efbf19d690;  alias, 1 drivers
v0x55efbf05d2d0_0 .net "out", 0 0, L_0x55efbf19d300;  alias, 1 drivers
S_0x55efbf05d610 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf05c4c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf05dd20_0 .net "in", 0 0, L_0x55efbf19d730;  alias, 1 drivers
v0x55efbf05de10_0 .net "out", 0 0, L_0x55efbf19d490;  alias, 1 drivers
S_0x55efbf05d830 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf05d610;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19d490 .functor NAND 1, L_0x55efbf19d730, L_0x55efbf19d730, C4<1>, C4<1>;
v0x55efbf05da80_0 .net "in_a", 0 0, L_0x55efbf19d730;  alias, 1 drivers
v0x55efbf05db60_0 .net "in_b", 0 0, L_0x55efbf19d730;  alias, 1 drivers
v0x55efbf05dc20_0 .net "out", 0 0, L_0x55efbf19d490;  alias, 1 drivers
S_0x55efbf05e310 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf05e4f0 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbf05e5d0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf05e310;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf060040_0 .net "in_a", 0 0, L_0x55efbf19db60;  1 drivers
v0x55efbf0600e0_0 .net "in_b", 0 0, L_0x55efbf19dc00;  1 drivers
v0x55efbf0601a0_0 .net "not_a", 0 0, L_0x55efbf19d7d0;  1 drivers
v0x55efbf060240_0 .net "not_b", 0 0, L_0x55efbf19d960;  1 drivers
v0x55efbf0602e0_0 .net "out", 0 0, L_0x55efbf19daf0;  1 drivers
S_0x55efbf05e820 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf05e5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19daf0 .functor NAND 1, L_0x55efbf19d7d0, L_0x55efbf19d960, C4<1>, C4<1>;
v0x55efbf05ea90_0 .net "in_a", 0 0, L_0x55efbf19d7d0;  alias, 1 drivers
v0x55efbf05eb70_0 .net "in_b", 0 0, L_0x55efbf19d960;  alias, 1 drivers
v0x55efbf05ec30_0 .net "out", 0 0, L_0x55efbf19daf0;  alias, 1 drivers
S_0x55efbf05ed50 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf05e5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf05f4b0_0 .net "in", 0 0, L_0x55efbf19db60;  alias, 1 drivers
v0x55efbf05f5a0_0 .net "out", 0 0, L_0x55efbf19d7d0;  alias, 1 drivers
S_0x55efbf05ef70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf05ed50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19d7d0 .functor NAND 1, L_0x55efbf19db60, L_0x55efbf19db60, C4<1>, C4<1>;
v0x55efbf05f1e0_0 .net "in_a", 0 0, L_0x55efbf19db60;  alias, 1 drivers
v0x55efbf05f2c0_0 .net "in_b", 0 0, L_0x55efbf19db60;  alias, 1 drivers
v0x55efbf05f3b0_0 .net "out", 0 0, L_0x55efbf19d7d0;  alias, 1 drivers
S_0x55efbf05f6f0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf05e5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf05fe00_0 .net "in", 0 0, L_0x55efbf19dc00;  alias, 1 drivers
v0x55efbf05fef0_0 .net "out", 0 0, L_0x55efbf19d960;  alias, 1 drivers
S_0x55efbf05f910 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf05f6f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19d960 .functor NAND 1, L_0x55efbf19dc00, L_0x55efbf19dc00, C4<1>, C4<1>;
v0x55efbf05fb60_0 .net "in_a", 0 0, L_0x55efbf19dc00;  alias, 1 drivers
v0x55efbf05fc40_0 .net "in_b", 0 0, L_0x55efbf19dc00;  alias, 1 drivers
v0x55efbf05fd00_0 .net "out", 0 0, L_0x55efbf19d960;  alias, 1 drivers
S_0x55efbf0603f0 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf060620 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbf060700 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0603f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf062140_0 .net "in_a", 0 0, L_0x55efbf19e030;  1 drivers
v0x55efbf0621e0_0 .net "in_b", 0 0, L_0x55efbf19e0d0;  1 drivers
v0x55efbf0622a0_0 .net "not_a", 0 0, L_0x55efbf19dca0;  1 drivers
v0x55efbf062340_0 .net "not_b", 0 0, L_0x55efbf19de30;  1 drivers
v0x55efbf0623e0_0 .net "out", 0 0, L_0x55efbf19dfc0;  1 drivers
S_0x55efbf060950 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf060700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19dfc0 .functor NAND 1, L_0x55efbf19dca0, L_0x55efbf19de30, C4<1>, C4<1>;
v0x55efbf060bc0_0 .net "in_a", 0 0, L_0x55efbf19dca0;  alias, 1 drivers
v0x55efbf060ca0_0 .net "in_b", 0 0, L_0x55efbf19de30;  alias, 1 drivers
v0x55efbf060d60_0 .net "out", 0 0, L_0x55efbf19dfc0;  alias, 1 drivers
S_0x55efbf060e80 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf060700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0615b0_0 .net "in", 0 0, L_0x55efbf19e030;  alias, 1 drivers
v0x55efbf0616a0_0 .net "out", 0 0, L_0x55efbf19dca0;  alias, 1 drivers
S_0x55efbf0610a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf060e80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19dca0 .functor NAND 1, L_0x55efbf19e030, L_0x55efbf19e030, C4<1>, C4<1>;
v0x55efbf061310_0 .net "in_a", 0 0, L_0x55efbf19e030;  alias, 1 drivers
v0x55efbf0613f0_0 .net "in_b", 0 0, L_0x55efbf19e030;  alias, 1 drivers
v0x55efbf0614b0_0 .net "out", 0 0, L_0x55efbf19dca0;  alias, 1 drivers
S_0x55efbf0617f0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf060700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf061f00_0 .net "in", 0 0, L_0x55efbf19e0d0;  alias, 1 drivers
v0x55efbf061ff0_0 .net "out", 0 0, L_0x55efbf19de30;  alias, 1 drivers
S_0x55efbf061a10 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0617f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19de30 .functor NAND 1, L_0x55efbf19e0d0, L_0x55efbf19e0d0, C4<1>, C4<1>;
v0x55efbf061c60_0 .net "in_a", 0 0, L_0x55efbf19e0d0;  alias, 1 drivers
v0x55efbf061d40_0 .net "in_b", 0 0, L_0x55efbf19e0d0;  alias, 1 drivers
v0x55efbf061e00_0 .net "out", 0 0, L_0x55efbf19de30;  alias, 1 drivers
S_0x55efbf0624f0 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf0626d0 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbf0627b0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0624f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf064220_0 .net "in_a", 0 0, L_0x55efbf19e500;  1 drivers
v0x55efbf0642c0_0 .net "in_b", 0 0, L_0x55efbf19e5a0;  1 drivers
v0x55efbf064380_0 .net "not_a", 0 0, L_0x55efbf19e170;  1 drivers
v0x55efbf064420_0 .net "not_b", 0 0, L_0x55efbf19e300;  1 drivers
v0x55efbf0644c0_0 .net "out", 0 0, L_0x55efbf19e490;  1 drivers
S_0x55efbf062a00 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0627b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19e490 .functor NAND 1, L_0x55efbf19e170, L_0x55efbf19e300, C4<1>, C4<1>;
v0x55efbf062c70_0 .net "in_a", 0 0, L_0x55efbf19e170;  alias, 1 drivers
v0x55efbf062d50_0 .net "in_b", 0 0, L_0x55efbf19e300;  alias, 1 drivers
v0x55efbf062e10_0 .net "out", 0 0, L_0x55efbf19e490;  alias, 1 drivers
S_0x55efbf062f30 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0627b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf063690_0 .net "in", 0 0, L_0x55efbf19e500;  alias, 1 drivers
v0x55efbf063780_0 .net "out", 0 0, L_0x55efbf19e170;  alias, 1 drivers
S_0x55efbf063150 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf062f30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19e170 .functor NAND 1, L_0x55efbf19e500, L_0x55efbf19e500, C4<1>, C4<1>;
v0x55efbf0633c0_0 .net "in_a", 0 0, L_0x55efbf19e500;  alias, 1 drivers
v0x55efbf0634a0_0 .net "in_b", 0 0, L_0x55efbf19e500;  alias, 1 drivers
v0x55efbf063590_0 .net "out", 0 0, L_0x55efbf19e170;  alias, 1 drivers
S_0x55efbf0638d0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0627b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf063fe0_0 .net "in", 0 0, L_0x55efbf19e5a0;  alias, 1 drivers
v0x55efbf0640d0_0 .net "out", 0 0, L_0x55efbf19e300;  alias, 1 drivers
S_0x55efbf063af0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0638d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19e300 .functor NAND 1, L_0x55efbf19e5a0, L_0x55efbf19e5a0, C4<1>, C4<1>;
v0x55efbf063d40_0 .net "in_a", 0 0, L_0x55efbf19e5a0;  alias, 1 drivers
v0x55efbf063e20_0 .net "in_b", 0 0, L_0x55efbf19e5a0;  alias, 1 drivers
v0x55efbf063ee0_0 .net "out", 0 0, L_0x55efbf19e300;  alias, 1 drivers
S_0x55efbf0645d0 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf0647b0 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbf064890 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0645d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf066300_0 .net "in_a", 0 0, L_0x55efbf19e920;  1 drivers
v0x55efbf0663a0_0 .net "in_b", 0 0, L_0x55efbf19e9c0;  1 drivers
v0x55efbf066460_0 .net "not_a", 0 0, L_0x55efbf19e6b0;  1 drivers
v0x55efbf066500_0 .net "not_b", 0 0, L_0x55efbf19e720;  1 drivers
v0x55efbf0665a0_0 .net "out", 0 0, L_0x55efbf19e8b0;  1 drivers
S_0x55efbf064ae0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf064890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19e8b0 .functor NAND 1, L_0x55efbf19e6b0, L_0x55efbf19e720, C4<1>, C4<1>;
v0x55efbf064d50_0 .net "in_a", 0 0, L_0x55efbf19e6b0;  alias, 1 drivers
v0x55efbf064e30_0 .net "in_b", 0 0, L_0x55efbf19e720;  alias, 1 drivers
v0x55efbf064ef0_0 .net "out", 0 0, L_0x55efbf19e8b0;  alias, 1 drivers
S_0x55efbf065010 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf064890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf065770_0 .net "in", 0 0, L_0x55efbf19e920;  alias, 1 drivers
v0x55efbf065860_0 .net "out", 0 0, L_0x55efbf19e6b0;  alias, 1 drivers
S_0x55efbf065230 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf065010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19e6b0 .functor NAND 1, L_0x55efbf19e920, L_0x55efbf19e920, C4<1>, C4<1>;
v0x55efbf0654a0_0 .net "in_a", 0 0, L_0x55efbf19e920;  alias, 1 drivers
v0x55efbf065580_0 .net "in_b", 0 0, L_0x55efbf19e920;  alias, 1 drivers
v0x55efbf065670_0 .net "out", 0 0, L_0x55efbf19e6b0;  alias, 1 drivers
S_0x55efbf0659b0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf064890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0660c0_0 .net "in", 0 0, L_0x55efbf19e9c0;  alias, 1 drivers
v0x55efbf0661b0_0 .net "out", 0 0, L_0x55efbf19e720;  alias, 1 drivers
S_0x55efbf065bd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0659b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19e720 .functor NAND 1, L_0x55efbf19e9c0, L_0x55efbf19e9c0, C4<1>, C4<1>;
v0x55efbf065e20_0 .net "in_a", 0 0, L_0x55efbf19e9c0;  alias, 1 drivers
v0x55efbf065f00_0 .net "in_b", 0 0, L_0x55efbf19e9c0;  alias, 1 drivers
v0x55efbf065fc0_0 .net "out", 0 0, L_0x55efbf19e720;  alias, 1 drivers
S_0x55efbf0666b0 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf066890 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf066970 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0666b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0683e0_0 .net "in_a", 0 0, L_0x55efbf19ed80;  1 drivers
v0x55efbf068480_0 .net "in_b", 0 0, L_0x55efbf19ee20;  1 drivers
v0x55efbf068540_0 .net "not_a", 0 0, L_0x55efbf19e640;  1 drivers
v0x55efbf0685e0_0 .net "not_b", 0 0, L_0x55efbf19eb80;  1 drivers
v0x55efbf068680_0 .net "out", 0 0, L_0x55efbf19ed10;  1 drivers
S_0x55efbf066bc0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf066970;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19ed10 .functor NAND 1, L_0x55efbf19e640, L_0x55efbf19eb80, C4<1>, C4<1>;
v0x55efbf066e30_0 .net "in_a", 0 0, L_0x55efbf19e640;  alias, 1 drivers
v0x55efbf066f10_0 .net "in_b", 0 0, L_0x55efbf19eb80;  alias, 1 drivers
v0x55efbf066fd0_0 .net "out", 0 0, L_0x55efbf19ed10;  alias, 1 drivers
S_0x55efbf0670f0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf066970;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf067850_0 .net "in", 0 0, L_0x55efbf19ed80;  alias, 1 drivers
v0x55efbf067940_0 .net "out", 0 0, L_0x55efbf19e640;  alias, 1 drivers
S_0x55efbf067310 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0670f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19e640 .functor NAND 1, L_0x55efbf19ed80, L_0x55efbf19ed80, C4<1>, C4<1>;
v0x55efbf067580_0 .net "in_a", 0 0, L_0x55efbf19ed80;  alias, 1 drivers
v0x55efbf067660_0 .net "in_b", 0 0, L_0x55efbf19ed80;  alias, 1 drivers
v0x55efbf067750_0 .net "out", 0 0, L_0x55efbf19e640;  alias, 1 drivers
S_0x55efbf067a90 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf066970;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0681a0_0 .net "in", 0 0, L_0x55efbf19ee20;  alias, 1 drivers
v0x55efbf068290_0 .net "out", 0 0, L_0x55efbf19eb80;  alias, 1 drivers
S_0x55efbf067cb0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf067a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19eb80 .functor NAND 1, L_0x55efbf19ee20, L_0x55efbf19ee20, C4<1>, C4<1>;
v0x55efbf067f00_0 .net "in_a", 0 0, L_0x55efbf19ee20;  alias, 1 drivers
v0x55efbf067fe0_0 .net "in_b", 0 0, L_0x55efbf19ee20;  alias, 1 drivers
v0x55efbf0680a0_0 .net "out", 0 0, L_0x55efbf19eb80;  alias, 1 drivers
S_0x55efbf068790 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf0605d0 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf068a90 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf068790;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf06a500_0 .net "in_a", 0 0, L_0x55efbf19f2e0;  1 drivers
v0x55efbf06a5a0_0 .net "in_b", 0 0, L_0x55efbf19f380;  1 drivers
v0x55efbf06a660_0 .net "not_a", 0 0, L_0x55efbf19ef50;  1 drivers
v0x55efbf06a700_0 .net "not_b", 0 0, L_0x55efbf19f0e0;  1 drivers
v0x55efbf06a7a0_0 .net "out", 0 0, L_0x55efbf19f270;  1 drivers
S_0x55efbf068ce0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf068a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19f270 .functor NAND 1, L_0x55efbf19ef50, L_0x55efbf19f0e0, C4<1>, C4<1>;
v0x55efbf068f50_0 .net "in_a", 0 0, L_0x55efbf19ef50;  alias, 1 drivers
v0x55efbf069030_0 .net "in_b", 0 0, L_0x55efbf19f0e0;  alias, 1 drivers
v0x55efbf0690f0_0 .net "out", 0 0, L_0x55efbf19f270;  alias, 1 drivers
S_0x55efbf069210 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf068a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf069970_0 .net "in", 0 0, L_0x55efbf19f2e0;  alias, 1 drivers
v0x55efbf069a60_0 .net "out", 0 0, L_0x55efbf19ef50;  alias, 1 drivers
S_0x55efbf069430 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf069210;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19ef50 .functor NAND 1, L_0x55efbf19f2e0, L_0x55efbf19f2e0, C4<1>, C4<1>;
v0x55efbf0696a0_0 .net "in_a", 0 0, L_0x55efbf19f2e0;  alias, 1 drivers
v0x55efbf069780_0 .net "in_b", 0 0, L_0x55efbf19f2e0;  alias, 1 drivers
v0x55efbf069870_0 .net "out", 0 0, L_0x55efbf19ef50;  alias, 1 drivers
S_0x55efbf069bb0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf068a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf06a2c0_0 .net "in", 0 0, L_0x55efbf19f380;  alias, 1 drivers
v0x55efbf06a3b0_0 .net "out", 0 0, L_0x55efbf19f0e0;  alias, 1 drivers
S_0x55efbf069dd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf069bb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19f0e0 .functor NAND 1, L_0x55efbf19f380, L_0x55efbf19f380, C4<1>, C4<1>;
v0x55efbf06a020_0 .net "in_a", 0 0, L_0x55efbf19f380;  alias, 1 drivers
v0x55efbf06a100_0 .net "in_b", 0 0, L_0x55efbf19f380;  alias, 1 drivers
v0x55efbf06a1c0_0 .net "out", 0 0, L_0x55efbf19f0e0;  alias, 1 drivers
S_0x55efbf06a8b0 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf06aa90 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf06ab70 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf06a8b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf06c5e0_0 .net "in_a", 0 0, L_0x55efbf19f7c0;  1 drivers
v0x55efbf06c680_0 .net "in_b", 0 0, L_0x55efbf19f860;  1 drivers
v0x55efbf06c740_0 .net "not_a", 0 0, L_0x55efbf19f4c0;  1 drivers
v0x55efbf06c7e0_0 .net "not_b", 0 0, L_0x55efbf19f5c0;  1 drivers
v0x55efbf06c880_0 .net "out", 0 0, L_0x55efbf19f750;  1 drivers
S_0x55efbf06adc0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf06ab70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19f750 .functor NAND 1, L_0x55efbf19f4c0, L_0x55efbf19f5c0, C4<1>, C4<1>;
v0x55efbf06b030_0 .net "in_a", 0 0, L_0x55efbf19f4c0;  alias, 1 drivers
v0x55efbf06b110_0 .net "in_b", 0 0, L_0x55efbf19f5c0;  alias, 1 drivers
v0x55efbf06b1d0_0 .net "out", 0 0, L_0x55efbf19f750;  alias, 1 drivers
S_0x55efbf06b2f0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf06ab70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf06ba50_0 .net "in", 0 0, L_0x55efbf19f7c0;  alias, 1 drivers
v0x55efbf06bb40_0 .net "out", 0 0, L_0x55efbf19f4c0;  alias, 1 drivers
S_0x55efbf06b510 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf06b2f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19f4c0 .functor NAND 1, L_0x55efbf19f7c0, L_0x55efbf19f7c0, C4<1>, C4<1>;
v0x55efbf06b780_0 .net "in_a", 0 0, L_0x55efbf19f7c0;  alias, 1 drivers
v0x55efbf06b860_0 .net "in_b", 0 0, L_0x55efbf19f7c0;  alias, 1 drivers
v0x55efbf06b950_0 .net "out", 0 0, L_0x55efbf19f4c0;  alias, 1 drivers
S_0x55efbf06bc90 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf06ab70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf06c3a0_0 .net "in", 0 0, L_0x55efbf19f860;  alias, 1 drivers
v0x55efbf06c490_0 .net "out", 0 0, L_0x55efbf19f5c0;  alias, 1 drivers
S_0x55efbf06beb0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf06bc90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19f5c0 .functor NAND 1, L_0x55efbf19f860, L_0x55efbf19f860, C4<1>, C4<1>;
v0x55efbf06c100_0 .net "in_a", 0 0, L_0x55efbf19f860;  alias, 1 drivers
v0x55efbf06c1e0_0 .net "in_b", 0 0, L_0x55efbf19f860;  alias, 1 drivers
v0x55efbf06c2a0_0 .net "out", 0 0, L_0x55efbf19f5c0;  alias, 1 drivers
S_0x55efbf06c990 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf06cb70 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf06cc50 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf06c990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf06e6c0_0 .net "in_a", 0 0, L_0x55efbf19f420;  1 drivers
v0x55efbf06e760_0 .net "in_b", 0 0, L_0x55efbf19fd40;  1 drivers
v0x55efbf06e820_0 .net "not_a", 0 0, L_0x55efbf19f9b0;  1 drivers
v0x55efbf06e8c0_0 .net "not_b", 0 0, L_0x55efbf19fb40;  1 drivers
v0x55efbf06e960_0 .net "out", 0 0, L_0x55efbf19fcd0;  1 drivers
S_0x55efbf06cea0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf06cc50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19fcd0 .functor NAND 1, L_0x55efbf19f9b0, L_0x55efbf19fb40, C4<1>, C4<1>;
v0x55efbf06d110_0 .net "in_a", 0 0, L_0x55efbf19f9b0;  alias, 1 drivers
v0x55efbf06d1f0_0 .net "in_b", 0 0, L_0x55efbf19fb40;  alias, 1 drivers
v0x55efbf06d2b0_0 .net "out", 0 0, L_0x55efbf19fcd0;  alias, 1 drivers
S_0x55efbf06d3d0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf06cc50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf06db30_0 .net "in", 0 0, L_0x55efbf19f420;  alias, 1 drivers
v0x55efbf06dc20_0 .net "out", 0 0, L_0x55efbf19f9b0;  alias, 1 drivers
S_0x55efbf06d5f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf06d3d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19f9b0 .functor NAND 1, L_0x55efbf19f420, L_0x55efbf19f420, C4<1>, C4<1>;
v0x55efbf06d860_0 .net "in_a", 0 0, L_0x55efbf19f420;  alias, 1 drivers
v0x55efbf06d940_0 .net "in_b", 0 0, L_0x55efbf19f420;  alias, 1 drivers
v0x55efbf06da30_0 .net "out", 0 0, L_0x55efbf19f9b0;  alias, 1 drivers
S_0x55efbf06dd70 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf06cc50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf06e480_0 .net "in", 0 0, L_0x55efbf19fd40;  alias, 1 drivers
v0x55efbf06e570_0 .net "out", 0 0, L_0x55efbf19fb40;  alias, 1 drivers
S_0x55efbf06df90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf06dd70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19fb40 .functor NAND 1, L_0x55efbf19fd40, L_0x55efbf19fd40, C4<1>, C4<1>;
v0x55efbf06e1e0_0 .net "in_a", 0 0, L_0x55efbf19fd40;  alias, 1 drivers
v0x55efbf06e2c0_0 .net "in_b", 0 0, L_0x55efbf19fd40;  alias, 1 drivers
v0x55efbf06e380_0 .net "out", 0 0, L_0x55efbf19fb40;  alias, 1 drivers
S_0x55efbf06ea70 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf06ec50 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf06ed30 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf06ea70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0707a0_0 .net "in_a", 0 0, L_0x55efbf1a01c0;  1 drivers
v0x55efbf070840_0 .net "in_b", 0 0, L_0x55efbf1a0260;  1 drivers
v0x55efbf070900_0 .net "not_a", 0 0, L_0x55efbf19f900;  1 drivers
v0x55efbf0709a0_0 .net "not_b", 0 0, L_0x55efbf19ffc0;  1 drivers
v0x55efbf070a40_0 .net "out", 0 0, L_0x55efbf1a0150;  1 drivers
S_0x55efbf06ef80 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf06ed30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a0150 .functor NAND 1, L_0x55efbf19f900, L_0x55efbf19ffc0, C4<1>, C4<1>;
v0x55efbf06f1f0_0 .net "in_a", 0 0, L_0x55efbf19f900;  alias, 1 drivers
v0x55efbf06f2d0_0 .net "in_b", 0 0, L_0x55efbf19ffc0;  alias, 1 drivers
v0x55efbf06f390_0 .net "out", 0 0, L_0x55efbf1a0150;  alias, 1 drivers
S_0x55efbf06f4b0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf06ed30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf06fc10_0 .net "in", 0 0, L_0x55efbf1a01c0;  alias, 1 drivers
v0x55efbf06fd00_0 .net "out", 0 0, L_0x55efbf19f900;  alias, 1 drivers
S_0x55efbf06f6d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf06f4b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19f900 .functor NAND 1, L_0x55efbf1a01c0, L_0x55efbf1a01c0, C4<1>, C4<1>;
v0x55efbf06f940_0 .net "in_a", 0 0, L_0x55efbf1a01c0;  alias, 1 drivers
v0x55efbf06fa20_0 .net "in_b", 0 0, L_0x55efbf1a01c0;  alias, 1 drivers
v0x55efbf06fb10_0 .net "out", 0 0, L_0x55efbf19f900;  alias, 1 drivers
S_0x55efbf06fe50 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf06ed30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf070560_0 .net "in", 0 0, L_0x55efbf1a0260;  alias, 1 drivers
v0x55efbf070650_0 .net "out", 0 0, L_0x55efbf19ffc0;  alias, 1 drivers
S_0x55efbf070070 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf06fe50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19ffc0 .functor NAND 1, L_0x55efbf1a0260, L_0x55efbf1a0260, C4<1>, C4<1>;
v0x55efbf0702c0_0 .net "in_a", 0 0, L_0x55efbf1a0260;  alias, 1 drivers
v0x55efbf0703a0_0 .net "in_b", 0 0, L_0x55efbf1a0260;  alias, 1 drivers
v0x55efbf070460_0 .net "out", 0 0, L_0x55efbf19ffc0;  alias, 1 drivers
S_0x55efbf070b50 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf070d30 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf070e10 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf070b50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf072880_0 .net "in_a", 0 0, L_0x55efbf1a06f0;  1 drivers
v0x55efbf072920_0 .net "in_b", 0 0, L_0x55efbf1a0790;  1 drivers
v0x55efbf0729e0_0 .net "not_a", 0 0, L_0x55efbf19fde0;  1 drivers
v0x55efbf072a80_0 .net "not_b", 0 0, L_0x55efbf1a04f0;  1 drivers
v0x55efbf072b20_0 .net "out", 0 0, L_0x55efbf1a0680;  1 drivers
S_0x55efbf071060 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf070e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a0680 .functor NAND 1, L_0x55efbf19fde0, L_0x55efbf1a04f0, C4<1>, C4<1>;
v0x55efbf0712d0_0 .net "in_a", 0 0, L_0x55efbf19fde0;  alias, 1 drivers
v0x55efbf0713b0_0 .net "in_b", 0 0, L_0x55efbf1a04f0;  alias, 1 drivers
v0x55efbf071470_0 .net "out", 0 0, L_0x55efbf1a0680;  alias, 1 drivers
S_0x55efbf071590 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf070e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf071cf0_0 .net "in", 0 0, L_0x55efbf1a06f0;  alias, 1 drivers
v0x55efbf071de0_0 .net "out", 0 0, L_0x55efbf19fde0;  alias, 1 drivers
S_0x55efbf0717b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf071590;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf19fde0 .functor NAND 1, L_0x55efbf1a06f0, L_0x55efbf1a06f0, C4<1>, C4<1>;
v0x55efbf071a20_0 .net "in_a", 0 0, L_0x55efbf1a06f0;  alias, 1 drivers
v0x55efbf071b00_0 .net "in_b", 0 0, L_0x55efbf1a06f0;  alias, 1 drivers
v0x55efbf071bf0_0 .net "out", 0 0, L_0x55efbf19fde0;  alias, 1 drivers
S_0x55efbf071f30 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf070e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf072640_0 .net "in", 0 0, L_0x55efbf1a0790;  alias, 1 drivers
v0x55efbf072730_0 .net "out", 0 0, L_0x55efbf1a04f0;  alias, 1 drivers
S_0x55efbf072150 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf071f30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a04f0 .functor NAND 1, L_0x55efbf1a0790, L_0x55efbf1a0790, C4<1>, C4<1>;
v0x55efbf0723a0_0 .net "in_a", 0 0, L_0x55efbf1a0790;  alias, 1 drivers
v0x55efbf072480_0 .net "in_b", 0 0, L_0x55efbf1a0790;  alias, 1 drivers
v0x55efbf072540_0 .net "out", 0 0, L_0x55efbf1a04f0;  alias, 1 drivers
S_0x55efbf072c30 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf072e10 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf072ef0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf072c30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf074960_0 .net "in_a", 0 0, L_0x55efbf1a0c30;  1 drivers
v0x55efbf074a00_0 .net "in_b", 0 0, L_0x55efbf1a0ee0;  1 drivers
v0x55efbf074ac0_0 .net "not_a", 0 0, L_0x55efbf1a0300;  1 drivers
v0x55efbf074b60_0 .net "not_b", 0 0, L_0x55efbf1a0a30;  1 drivers
v0x55efbf074c00_0 .net "out", 0 0, L_0x55efbf1a0bc0;  1 drivers
S_0x55efbf073140 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf072ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a0bc0 .functor NAND 1, L_0x55efbf1a0300, L_0x55efbf1a0a30, C4<1>, C4<1>;
v0x55efbf0733b0_0 .net "in_a", 0 0, L_0x55efbf1a0300;  alias, 1 drivers
v0x55efbf073490_0 .net "in_b", 0 0, L_0x55efbf1a0a30;  alias, 1 drivers
v0x55efbf073550_0 .net "out", 0 0, L_0x55efbf1a0bc0;  alias, 1 drivers
S_0x55efbf073670 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf072ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf073dd0_0 .net "in", 0 0, L_0x55efbf1a0c30;  alias, 1 drivers
v0x55efbf073ec0_0 .net "out", 0 0, L_0x55efbf1a0300;  alias, 1 drivers
S_0x55efbf073890 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf073670;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a0300 .functor NAND 1, L_0x55efbf1a0c30, L_0x55efbf1a0c30, C4<1>, C4<1>;
v0x55efbf073b00_0 .net "in_a", 0 0, L_0x55efbf1a0c30;  alias, 1 drivers
v0x55efbf073be0_0 .net "in_b", 0 0, L_0x55efbf1a0c30;  alias, 1 drivers
v0x55efbf073cd0_0 .net "out", 0 0, L_0x55efbf1a0300;  alias, 1 drivers
S_0x55efbf074010 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf072ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf074720_0 .net "in", 0 0, L_0x55efbf1a0ee0;  alias, 1 drivers
v0x55efbf074810_0 .net "out", 0 0, L_0x55efbf1a0a30;  alias, 1 drivers
S_0x55efbf074230 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf074010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a0a30 .functor NAND 1, L_0x55efbf1a0ee0, L_0x55efbf1a0ee0, C4<1>, C4<1>;
v0x55efbf074480_0 .net "in_a", 0 0, L_0x55efbf1a0ee0;  alias, 1 drivers
v0x55efbf074560_0 .net "in_b", 0 0, L_0x55efbf1a0ee0;  alias, 1 drivers
v0x55efbf074620_0 .net "out", 0 0, L_0x55efbf1a0a30;  alias, 1 drivers
S_0x55efbf074d10 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf074ef0 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf074fd0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf074d10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf076a40_0 .net "in_a", 0 0, L_0x55efbf1a15a0;  1 drivers
v0x55efbf076ae0_0 .net "in_b", 0 0, L_0x55efbf1a1640;  1 drivers
v0x55efbf076ba0_0 .net "not_a", 0 0, L_0x55efbf1a0830;  1 drivers
v0x55efbf076c40_0 .net "not_b", 0 0, L_0x55efbf1a13a0;  1 drivers
v0x55efbf076ce0_0 .net "out", 0 0, L_0x55efbf1a1530;  1 drivers
S_0x55efbf075220 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf074fd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a1530 .functor NAND 1, L_0x55efbf1a0830, L_0x55efbf1a13a0, C4<1>, C4<1>;
v0x55efbf075490_0 .net "in_a", 0 0, L_0x55efbf1a0830;  alias, 1 drivers
v0x55efbf075570_0 .net "in_b", 0 0, L_0x55efbf1a13a0;  alias, 1 drivers
v0x55efbf075630_0 .net "out", 0 0, L_0x55efbf1a1530;  alias, 1 drivers
S_0x55efbf075750 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf074fd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf075eb0_0 .net "in", 0 0, L_0x55efbf1a15a0;  alias, 1 drivers
v0x55efbf075fa0_0 .net "out", 0 0, L_0x55efbf1a0830;  alias, 1 drivers
S_0x55efbf075970 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf075750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a0830 .functor NAND 1, L_0x55efbf1a15a0, L_0x55efbf1a15a0, C4<1>, C4<1>;
v0x55efbf075be0_0 .net "in_a", 0 0, L_0x55efbf1a15a0;  alias, 1 drivers
v0x55efbf075cc0_0 .net "in_b", 0 0, L_0x55efbf1a15a0;  alias, 1 drivers
v0x55efbf075db0_0 .net "out", 0 0, L_0x55efbf1a0830;  alias, 1 drivers
S_0x55efbf0760f0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf074fd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf076800_0 .net "in", 0 0, L_0x55efbf1a1640;  alias, 1 drivers
v0x55efbf0768f0_0 .net "out", 0 0, L_0x55efbf1a13a0;  alias, 1 drivers
S_0x55efbf076310 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0760f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a13a0 .functor NAND 1, L_0x55efbf1a1640, L_0x55efbf1a1640, C4<1>, C4<1>;
v0x55efbf076560_0 .net "in_a", 0 0, L_0x55efbf1a1640;  alias, 1 drivers
v0x55efbf076640_0 .net "in_b", 0 0, L_0x55efbf1a1640;  alias, 1 drivers
v0x55efbf076700_0 .net "out", 0 0, L_0x55efbf1a13a0;  alias, 1 drivers
S_0x55efbf076df0 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbf057dc0;
 .timescale -9 -11;
P_0x55efbf076fd0 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf0770b0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf076df0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf078b20_0 .net "in_a", 0 0, L_0x55efbf1a1b00;  1 drivers
v0x55efbf078bc0_0 .net "in_b", 0 0, L_0x55efbf1a1ba0;  1 drivers
v0x55efbf078c80_0 .net "not_a", 0 0, L_0x55efbf1a1190;  1 drivers
v0x55efbf078d20_0 .net "not_b", 0 0, L_0x55efbf1a1900;  1 drivers
v0x55efbf078dc0_0 .net "out", 0 0, L_0x55efbf1a1a90;  1 drivers
S_0x55efbf077300 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0770b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a1a90 .functor NAND 1, L_0x55efbf1a1190, L_0x55efbf1a1900, C4<1>, C4<1>;
v0x55efbf077570_0 .net "in_a", 0 0, L_0x55efbf1a1190;  alias, 1 drivers
v0x55efbf077650_0 .net "in_b", 0 0, L_0x55efbf1a1900;  alias, 1 drivers
v0x55efbf077710_0 .net "out", 0 0, L_0x55efbf1a1a90;  alias, 1 drivers
S_0x55efbf077830 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0770b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf077f90_0 .net "in", 0 0, L_0x55efbf1a1b00;  alias, 1 drivers
v0x55efbf078080_0 .net "out", 0 0, L_0x55efbf1a1190;  alias, 1 drivers
S_0x55efbf077a50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf077830;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a1190 .functor NAND 1, L_0x55efbf1a1b00, L_0x55efbf1a1b00, C4<1>, C4<1>;
v0x55efbf077cc0_0 .net "in_a", 0 0, L_0x55efbf1a1b00;  alias, 1 drivers
v0x55efbf077da0_0 .net "in_b", 0 0, L_0x55efbf1a1b00;  alias, 1 drivers
v0x55efbf077e90_0 .net "out", 0 0, L_0x55efbf1a1190;  alias, 1 drivers
S_0x55efbf0781d0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0770b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0788e0_0 .net "in", 0 0, L_0x55efbf1a1ba0;  alias, 1 drivers
v0x55efbf0789d0_0 .net "out", 0 0, L_0x55efbf1a1900;  alias, 1 drivers
S_0x55efbf0783f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0781d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a1900 .functor NAND 1, L_0x55efbf1a1ba0, L_0x55efbf1a1ba0, C4<1>, C4<1>;
v0x55efbf078640_0 .net "in_a", 0 0, L_0x55efbf1a1ba0;  alias, 1 drivers
v0x55efbf078720_0 .net "in_b", 0 0, L_0x55efbf1a1ba0;  alias, 1 drivers
v0x55efbf0787e0_0 .net "out", 0 0, L_0x55efbf1a1900;  alias, 1 drivers
S_0x55efbf0791c0 .scope module, "OR_C" "or_16" 38 8, 32 1 0, S_0x55efbf036760;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf0ba2e0_0 .net "in_a", 15 0, L_0x55efbf1b7660;  alias, 1 drivers
v0x55efbf0ba3c0_0 .net "in_b", 15 0, L_0x55efbf1bcd40;  alias, 1 drivers
v0x55efbf0ba4a0_0 .net "out", 15 0, L_0x55efbf1a6c80;  alias, 1 drivers
L_0x55efbf1a2170 .part L_0x55efbf1b7660, 0, 1;
L_0x55efbf1a2210 .part L_0x55efbf1bcd40, 0, 1;
L_0x55efbf1a2640 .part L_0x55efbf1b7660, 1, 1;
L_0x55efbf1a2770 .part L_0x55efbf1bcd40, 1, 1;
L_0x55efbf1a2c30 .part L_0x55efbf1b7660, 2, 1;
L_0x55efbf1a2cd0 .part L_0x55efbf1bcd40, 2, 1;
L_0x55efbf1a3100 .part L_0x55efbf1b7660, 3, 1;
L_0x55efbf1a31a0 .part L_0x55efbf1bcd40, 3, 1;
L_0x55efbf1a35d0 .part L_0x55efbf1b7660, 4, 1;
L_0x55efbf1a3670 .part L_0x55efbf1bcd40, 4, 1;
L_0x55efbf1a3aa0 .part L_0x55efbf1b7660, 5, 1;
L_0x55efbf1a3b40 .part L_0x55efbf1bcd40, 5, 1;
L_0x55efbf1a3ec0 .part L_0x55efbf1b7660, 6, 1;
L_0x55efbf1a3f60 .part L_0x55efbf1bcd40, 6, 1;
L_0x55efbf1a4320 .part L_0x55efbf1b7660, 7, 1;
L_0x55efbf1a43c0 .part L_0x55efbf1bcd40, 7, 1;
L_0x55efbf1a4880 .part L_0x55efbf1b7660, 8, 1;
L_0x55efbf1a4920 .part L_0x55efbf1bcd40, 8, 1;
L_0x55efbf1a4d60 .part L_0x55efbf1b7660, 9, 1;
L_0x55efbf1a4e00 .part L_0x55efbf1bcd40, 9, 1;
L_0x55efbf1a49c0 .part L_0x55efbf1b7660, 10, 1;
L_0x55efbf1a52e0 .part L_0x55efbf1bcd40, 10, 1;
L_0x55efbf1a5760 .part L_0x55efbf1b7660, 11, 1;
L_0x55efbf1a5800 .part L_0x55efbf1bcd40, 11, 1;
L_0x55efbf1a5c90 .part L_0x55efbf1b7660, 12, 1;
L_0x55efbf1a5d30 .part L_0x55efbf1bcd40, 12, 1;
L_0x55efbf1a61d0 .part L_0x55efbf1b7660, 13, 1;
L_0x55efbf1a6480 .part L_0x55efbf1bcd40, 13, 1;
L_0x55efbf1a6b40 .part L_0x55efbf1b7660, 14, 1;
L_0x55efbf1a6be0 .part L_0x55efbf1bcd40, 14, 1;
L_0x55efbf1a70a0 .part L_0x55efbf1b7660, 15, 1;
L_0x55efbf1a7140 .part L_0x55efbf1bcd40, 15, 1;
LS_0x55efbf1a6c80_0_0 .concat8 [ 1 1 1 1], L_0x55efbf1a2100, L_0x55efbf1a25d0, L_0x55efbf1a2bc0, L_0x55efbf1a3090;
LS_0x55efbf1a6c80_0_4 .concat8 [ 1 1 1 1], L_0x55efbf1a3560, L_0x55efbf1a3a30, L_0x55efbf1a3e50, L_0x55efbf1a42b0;
LS_0x55efbf1a6c80_0_8 .concat8 [ 1 1 1 1], L_0x55efbf1a4810, L_0x55efbf1a4cf0, L_0x55efbf1a5270, L_0x55efbf1a56f0;
LS_0x55efbf1a6c80_0_12 .concat8 [ 1 1 1 1], L_0x55efbf1a5c20, L_0x55efbf1a6160, L_0x55efbf1a6ad0, L_0x55efbf1a7030;
L_0x55efbf1a6c80 .concat8 [ 4 4 4 4], LS_0x55efbf1a6c80_0_0, LS_0x55efbf1a6c80_0_4, LS_0x55efbf1a6c80_0_8, LS_0x55efbf1a6c80_0_12;
S_0x55efbf079420 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf079620 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbf079700 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf079420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf09b1a0_0 .net "in_a", 0 0, L_0x55efbf1a2170;  1 drivers
v0x55efbf09b240_0 .net "in_b", 0 0, L_0x55efbf1a2210;  1 drivers
v0x55efbf09b300_0 .net "not_a", 0 0, L_0x55efbf1a1de0;  1 drivers
v0x55efbf09b3a0_0 .net "not_b", 0 0, L_0x55efbf1a1f70;  1 drivers
v0x55efbf09b440_0 .net "out", 0 0, L_0x55efbf1a2100;  1 drivers
S_0x55efbf079950 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf079700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a2100 .functor NAND 1, L_0x55efbf1a1de0, L_0x55efbf1a1f70, C4<1>, C4<1>;
v0x55efbf079bc0_0 .net "in_a", 0 0, L_0x55efbf1a1de0;  alias, 1 drivers
v0x55efbf079ca0_0 .net "in_b", 0 0, L_0x55efbf1a1f70;  alias, 1 drivers
v0x55efbf079d60_0 .net "out", 0 0, L_0x55efbf1a2100;  alias, 1 drivers
S_0x55efbf079eb0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf079700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf07a610_0 .net "in", 0 0, L_0x55efbf1a2170;  alias, 1 drivers
v0x55efbf07a700_0 .net "out", 0 0, L_0x55efbf1a1de0;  alias, 1 drivers
S_0x55efbf07a0d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf079eb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a1de0 .functor NAND 1, L_0x55efbf1a2170, L_0x55efbf1a2170, C4<1>, C4<1>;
v0x55efbf07a340_0 .net "in_a", 0 0, L_0x55efbf1a2170;  alias, 1 drivers
v0x55efbf07a420_0 .net "in_b", 0 0, L_0x55efbf1a2170;  alias, 1 drivers
v0x55efbf07a510_0 .net "out", 0 0, L_0x55efbf1a1de0;  alias, 1 drivers
S_0x55efbf07a850 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf079700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf09af60_0 .net "in", 0 0, L_0x55efbf1a2210;  alias, 1 drivers
v0x55efbf09b050_0 .net "out", 0 0, L_0x55efbf1a1f70;  alias, 1 drivers
S_0x55efbf07aa70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf07a850;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a1f70 .functor NAND 1, L_0x55efbf1a2210, L_0x55efbf1a2210, C4<1>, C4<1>;
v0x55efbf07acc0_0 .net "in_a", 0 0, L_0x55efbf1a2210;  alias, 1 drivers
v0x55efbf07ada0_0 .net "in_b", 0 0, L_0x55efbf1a2210;  alias, 1 drivers
v0x55efbf07ae60_0 .net "out", 0 0, L_0x55efbf1a1f70;  alias, 1 drivers
S_0x55efbf09b550 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf09b750 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbf09b810 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf09b550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf09d280_0 .net "in_a", 0 0, L_0x55efbf1a2640;  1 drivers
v0x55efbf09d320_0 .net "in_b", 0 0, L_0x55efbf1a2770;  1 drivers
v0x55efbf09d3e0_0 .net "not_a", 0 0, L_0x55efbf1a22b0;  1 drivers
v0x55efbf09d480_0 .net "not_b", 0 0, L_0x55efbf1a2440;  1 drivers
v0x55efbf09d520_0 .net "out", 0 0, L_0x55efbf1a25d0;  1 drivers
S_0x55efbf09ba60 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf09b810;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a25d0 .functor NAND 1, L_0x55efbf1a22b0, L_0x55efbf1a2440, C4<1>, C4<1>;
v0x55efbf09bcd0_0 .net "in_a", 0 0, L_0x55efbf1a22b0;  alias, 1 drivers
v0x55efbf09bdb0_0 .net "in_b", 0 0, L_0x55efbf1a2440;  alias, 1 drivers
v0x55efbf09be70_0 .net "out", 0 0, L_0x55efbf1a25d0;  alias, 1 drivers
S_0x55efbf09bf90 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf09b810;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf09c6f0_0 .net "in", 0 0, L_0x55efbf1a2640;  alias, 1 drivers
v0x55efbf09c7e0_0 .net "out", 0 0, L_0x55efbf1a22b0;  alias, 1 drivers
S_0x55efbf09c1b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf09bf90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a22b0 .functor NAND 1, L_0x55efbf1a2640, L_0x55efbf1a2640, C4<1>, C4<1>;
v0x55efbf09c420_0 .net "in_a", 0 0, L_0x55efbf1a2640;  alias, 1 drivers
v0x55efbf09c500_0 .net "in_b", 0 0, L_0x55efbf1a2640;  alias, 1 drivers
v0x55efbf09c5f0_0 .net "out", 0 0, L_0x55efbf1a22b0;  alias, 1 drivers
S_0x55efbf09c930 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf09b810;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf09d040_0 .net "in", 0 0, L_0x55efbf1a2770;  alias, 1 drivers
v0x55efbf09d130_0 .net "out", 0 0, L_0x55efbf1a2440;  alias, 1 drivers
S_0x55efbf09cb50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf09c930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a2440 .functor NAND 1, L_0x55efbf1a2770, L_0x55efbf1a2770, C4<1>, C4<1>;
v0x55efbf09cda0_0 .net "in_a", 0 0, L_0x55efbf1a2770;  alias, 1 drivers
v0x55efbf09ce80_0 .net "in_b", 0 0, L_0x55efbf1a2770;  alias, 1 drivers
v0x55efbf09cf40_0 .net "out", 0 0, L_0x55efbf1a2440;  alias, 1 drivers
S_0x55efbf09d630 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf09d810 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbf09d8d0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf09d630;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf09f370_0 .net "in_a", 0 0, L_0x55efbf1a2c30;  1 drivers
v0x55efbf09f410_0 .net "in_b", 0 0, L_0x55efbf1a2cd0;  1 drivers
v0x55efbf09f4d0_0 .net "not_a", 0 0, L_0x55efbf1a28a0;  1 drivers
v0x55efbf09f570_0 .net "not_b", 0 0, L_0x55efbf1a2a30;  1 drivers
v0x55efbf09f610_0 .net "out", 0 0, L_0x55efbf1a2bc0;  1 drivers
S_0x55efbf09db20 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf09d8d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a2bc0 .functor NAND 1, L_0x55efbf1a28a0, L_0x55efbf1a2a30, C4<1>, C4<1>;
v0x55efbf09dd90_0 .net "in_a", 0 0, L_0x55efbf1a28a0;  alias, 1 drivers
v0x55efbf09de70_0 .net "in_b", 0 0, L_0x55efbf1a2a30;  alias, 1 drivers
v0x55efbf09df30_0 .net "out", 0 0, L_0x55efbf1a2bc0;  alias, 1 drivers
S_0x55efbf09e080 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf09d8d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf09e7e0_0 .net "in", 0 0, L_0x55efbf1a2c30;  alias, 1 drivers
v0x55efbf09e8d0_0 .net "out", 0 0, L_0x55efbf1a28a0;  alias, 1 drivers
S_0x55efbf09e2a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf09e080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a28a0 .functor NAND 1, L_0x55efbf1a2c30, L_0x55efbf1a2c30, C4<1>, C4<1>;
v0x55efbf09e510_0 .net "in_a", 0 0, L_0x55efbf1a2c30;  alias, 1 drivers
v0x55efbf09e5f0_0 .net "in_b", 0 0, L_0x55efbf1a2c30;  alias, 1 drivers
v0x55efbf09e6e0_0 .net "out", 0 0, L_0x55efbf1a28a0;  alias, 1 drivers
S_0x55efbf09ea20 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf09d8d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf09f130_0 .net "in", 0 0, L_0x55efbf1a2cd0;  alias, 1 drivers
v0x55efbf09f220_0 .net "out", 0 0, L_0x55efbf1a2a30;  alias, 1 drivers
S_0x55efbf09ec40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf09ea20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a2a30 .functor NAND 1, L_0x55efbf1a2cd0, L_0x55efbf1a2cd0, C4<1>, C4<1>;
v0x55efbf09ee90_0 .net "in_a", 0 0, L_0x55efbf1a2cd0;  alias, 1 drivers
v0x55efbf09ef70_0 .net "in_b", 0 0, L_0x55efbf1a2cd0;  alias, 1 drivers
v0x55efbf09f030_0 .net "out", 0 0, L_0x55efbf1a2a30;  alias, 1 drivers
S_0x55efbf09f720 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf09f900 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbf09f9e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf09f720;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0a1450_0 .net "in_a", 0 0, L_0x55efbf1a3100;  1 drivers
v0x55efbf0a14f0_0 .net "in_b", 0 0, L_0x55efbf1a31a0;  1 drivers
v0x55efbf0a15b0_0 .net "not_a", 0 0, L_0x55efbf1a2d70;  1 drivers
v0x55efbf0a1650_0 .net "not_b", 0 0, L_0x55efbf1a2f00;  1 drivers
v0x55efbf0a16f0_0 .net "out", 0 0, L_0x55efbf1a3090;  1 drivers
S_0x55efbf09fc30 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf09f9e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3090 .functor NAND 1, L_0x55efbf1a2d70, L_0x55efbf1a2f00, C4<1>, C4<1>;
v0x55efbf09fea0_0 .net "in_a", 0 0, L_0x55efbf1a2d70;  alias, 1 drivers
v0x55efbf09ff80_0 .net "in_b", 0 0, L_0x55efbf1a2f00;  alias, 1 drivers
v0x55efbf0a0040_0 .net "out", 0 0, L_0x55efbf1a3090;  alias, 1 drivers
S_0x55efbf0a0160 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf09f9e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a08c0_0 .net "in", 0 0, L_0x55efbf1a3100;  alias, 1 drivers
v0x55efbf0a09b0_0 .net "out", 0 0, L_0x55efbf1a2d70;  alias, 1 drivers
S_0x55efbf0a0380 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a0160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a2d70 .functor NAND 1, L_0x55efbf1a3100, L_0x55efbf1a3100, C4<1>, C4<1>;
v0x55efbf0a05f0_0 .net "in_a", 0 0, L_0x55efbf1a3100;  alias, 1 drivers
v0x55efbf0a06d0_0 .net "in_b", 0 0, L_0x55efbf1a3100;  alias, 1 drivers
v0x55efbf0a07c0_0 .net "out", 0 0, L_0x55efbf1a2d70;  alias, 1 drivers
S_0x55efbf0a0b00 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf09f9e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a1210_0 .net "in", 0 0, L_0x55efbf1a31a0;  alias, 1 drivers
v0x55efbf0a1300_0 .net "out", 0 0, L_0x55efbf1a2f00;  alias, 1 drivers
S_0x55efbf0a0d20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a0b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a2f00 .functor NAND 1, L_0x55efbf1a31a0, L_0x55efbf1a31a0, C4<1>, C4<1>;
v0x55efbf0a0f70_0 .net "in_a", 0 0, L_0x55efbf1a31a0;  alias, 1 drivers
v0x55efbf0a1050_0 .net "in_b", 0 0, L_0x55efbf1a31a0;  alias, 1 drivers
v0x55efbf0a1110_0 .net "out", 0 0, L_0x55efbf1a2f00;  alias, 1 drivers
S_0x55efbf0a1800 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0a1a30 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbf0a1b10 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0a1800;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0a3550_0 .net "in_a", 0 0, L_0x55efbf1a35d0;  1 drivers
v0x55efbf0a35f0_0 .net "in_b", 0 0, L_0x55efbf1a3670;  1 drivers
v0x55efbf0a36b0_0 .net "not_a", 0 0, L_0x55efbf1a3240;  1 drivers
v0x55efbf0a3750_0 .net "not_b", 0 0, L_0x55efbf1a33d0;  1 drivers
v0x55efbf0a37f0_0 .net "out", 0 0, L_0x55efbf1a3560;  1 drivers
S_0x55efbf0a1d60 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0a1b10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3560 .functor NAND 1, L_0x55efbf1a3240, L_0x55efbf1a33d0, C4<1>, C4<1>;
v0x55efbf0a1fd0_0 .net "in_a", 0 0, L_0x55efbf1a3240;  alias, 1 drivers
v0x55efbf0a20b0_0 .net "in_b", 0 0, L_0x55efbf1a33d0;  alias, 1 drivers
v0x55efbf0a2170_0 .net "out", 0 0, L_0x55efbf1a3560;  alias, 1 drivers
S_0x55efbf0a2290 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0a1b10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a29c0_0 .net "in", 0 0, L_0x55efbf1a35d0;  alias, 1 drivers
v0x55efbf0a2ab0_0 .net "out", 0 0, L_0x55efbf1a3240;  alias, 1 drivers
S_0x55efbf0a24b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a2290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3240 .functor NAND 1, L_0x55efbf1a35d0, L_0x55efbf1a35d0, C4<1>, C4<1>;
v0x55efbf0a2720_0 .net "in_a", 0 0, L_0x55efbf1a35d0;  alias, 1 drivers
v0x55efbf0a2800_0 .net "in_b", 0 0, L_0x55efbf1a35d0;  alias, 1 drivers
v0x55efbf0a28c0_0 .net "out", 0 0, L_0x55efbf1a3240;  alias, 1 drivers
S_0x55efbf0a2c00 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0a1b10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a3310_0 .net "in", 0 0, L_0x55efbf1a3670;  alias, 1 drivers
v0x55efbf0a3400_0 .net "out", 0 0, L_0x55efbf1a33d0;  alias, 1 drivers
S_0x55efbf0a2e20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a2c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a33d0 .functor NAND 1, L_0x55efbf1a3670, L_0x55efbf1a3670, C4<1>, C4<1>;
v0x55efbf0a3070_0 .net "in_a", 0 0, L_0x55efbf1a3670;  alias, 1 drivers
v0x55efbf0a3150_0 .net "in_b", 0 0, L_0x55efbf1a3670;  alias, 1 drivers
v0x55efbf0a3210_0 .net "out", 0 0, L_0x55efbf1a33d0;  alias, 1 drivers
S_0x55efbf0a3900 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0a3ae0 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbf0a3bc0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0a3900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0a5630_0 .net "in_a", 0 0, L_0x55efbf1a3aa0;  1 drivers
v0x55efbf0a56d0_0 .net "in_b", 0 0, L_0x55efbf1a3b40;  1 drivers
v0x55efbf0a5790_0 .net "not_a", 0 0, L_0x55efbf1a3710;  1 drivers
v0x55efbf0a5830_0 .net "not_b", 0 0, L_0x55efbf1a38a0;  1 drivers
v0x55efbf0a58d0_0 .net "out", 0 0, L_0x55efbf1a3a30;  1 drivers
S_0x55efbf0a3e10 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0a3bc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3a30 .functor NAND 1, L_0x55efbf1a3710, L_0x55efbf1a38a0, C4<1>, C4<1>;
v0x55efbf0a4080_0 .net "in_a", 0 0, L_0x55efbf1a3710;  alias, 1 drivers
v0x55efbf0a4160_0 .net "in_b", 0 0, L_0x55efbf1a38a0;  alias, 1 drivers
v0x55efbf0a4220_0 .net "out", 0 0, L_0x55efbf1a3a30;  alias, 1 drivers
S_0x55efbf0a4340 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0a3bc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a4aa0_0 .net "in", 0 0, L_0x55efbf1a3aa0;  alias, 1 drivers
v0x55efbf0a4b90_0 .net "out", 0 0, L_0x55efbf1a3710;  alias, 1 drivers
S_0x55efbf0a4560 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a4340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3710 .functor NAND 1, L_0x55efbf1a3aa0, L_0x55efbf1a3aa0, C4<1>, C4<1>;
v0x55efbf0a47d0_0 .net "in_a", 0 0, L_0x55efbf1a3aa0;  alias, 1 drivers
v0x55efbf0a48b0_0 .net "in_b", 0 0, L_0x55efbf1a3aa0;  alias, 1 drivers
v0x55efbf0a49a0_0 .net "out", 0 0, L_0x55efbf1a3710;  alias, 1 drivers
S_0x55efbf0a4ce0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0a3bc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a53f0_0 .net "in", 0 0, L_0x55efbf1a3b40;  alias, 1 drivers
v0x55efbf0a54e0_0 .net "out", 0 0, L_0x55efbf1a38a0;  alias, 1 drivers
S_0x55efbf0a4f00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a4ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a38a0 .functor NAND 1, L_0x55efbf1a3b40, L_0x55efbf1a3b40, C4<1>, C4<1>;
v0x55efbf0a5150_0 .net "in_a", 0 0, L_0x55efbf1a3b40;  alias, 1 drivers
v0x55efbf0a5230_0 .net "in_b", 0 0, L_0x55efbf1a3b40;  alias, 1 drivers
v0x55efbf0a52f0_0 .net "out", 0 0, L_0x55efbf1a38a0;  alias, 1 drivers
S_0x55efbf0a59e0 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0a5bc0 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbf0a5ca0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0a59e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0a7710_0 .net "in_a", 0 0, L_0x55efbf1a3ec0;  1 drivers
v0x55efbf0a77b0_0 .net "in_b", 0 0, L_0x55efbf1a3f60;  1 drivers
v0x55efbf0a7870_0 .net "not_a", 0 0, L_0x55efbf1a3c50;  1 drivers
v0x55efbf0a7910_0 .net "not_b", 0 0, L_0x55efbf1a3cc0;  1 drivers
v0x55efbf0a79b0_0 .net "out", 0 0, L_0x55efbf1a3e50;  1 drivers
S_0x55efbf0a5ef0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0a5ca0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3e50 .functor NAND 1, L_0x55efbf1a3c50, L_0x55efbf1a3cc0, C4<1>, C4<1>;
v0x55efbf0a6160_0 .net "in_a", 0 0, L_0x55efbf1a3c50;  alias, 1 drivers
v0x55efbf0a6240_0 .net "in_b", 0 0, L_0x55efbf1a3cc0;  alias, 1 drivers
v0x55efbf0a6300_0 .net "out", 0 0, L_0x55efbf1a3e50;  alias, 1 drivers
S_0x55efbf0a6420 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0a5ca0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a6b80_0 .net "in", 0 0, L_0x55efbf1a3ec0;  alias, 1 drivers
v0x55efbf0a6c70_0 .net "out", 0 0, L_0x55efbf1a3c50;  alias, 1 drivers
S_0x55efbf0a6640 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a6420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3c50 .functor NAND 1, L_0x55efbf1a3ec0, L_0x55efbf1a3ec0, C4<1>, C4<1>;
v0x55efbf0a68b0_0 .net "in_a", 0 0, L_0x55efbf1a3ec0;  alias, 1 drivers
v0x55efbf0a6990_0 .net "in_b", 0 0, L_0x55efbf1a3ec0;  alias, 1 drivers
v0x55efbf0a6a80_0 .net "out", 0 0, L_0x55efbf1a3c50;  alias, 1 drivers
S_0x55efbf0a6dc0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0a5ca0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a74d0_0 .net "in", 0 0, L_0x55efbf1a3f60;  alias, 1 drivers
v0x55efbf0a75c0_0 .net "out", 0 0, L_0x55efbf1a3cc0;  alias, 1 drivers
S_0x55efbf0a6fe0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a6dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3cc0 .functor NAND 1, L_0x55efbf1a3f60, L_0x55efbf1a3f60, C4<1>, C4<1>;
v0x55efbf0a7230_0 .net "in_a", 0 0, L_0x55efbf1a3f60;  alias, 1 drivers
v0x55efbf0a7310_0 .net "in_b", 0 0, L_0x55efbf1a3f60;  alias, 1 drivers
v0x55efbf0a73d0_0 .net "out", 0 0, L_0x55efbf1a3cc0;  alias, 1 drivers
S_0x55efbf0a7ac0 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0a7ca0 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf0a7d80 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0a7ac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0a97f0_0 .net "in_a", 0 0, L_0x55efbf1a4320;  1 drivers
v0x55efbf0a9890_0 .net "in_b", 0 0, L_0x55efbf1a43c0;  1 drivers
v0x55efbf0a9950_0 .net "not_a", 0 0, L_0x55efbf1a3be0;  1 drivers
v0x55efbf0a99f0_0 .net "not_b", 0 0, L_0x55efbf1a4120;  1 drivers
v0x55efbf0a9a90_0 .net "out", 0 0, L_0x55efbf1a42b0;  1 drivers
S_0x55efbf0a7fd0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0a7d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a42b0 .functor NAND 1, L_0x55efbf1a3be0, L_0x55efbf1a4120, C4<1>, C4<1>;
v0x55efbf0a8240_0 .net "in_a", 0 0, L_0x55efbf1a3be0;  alias, 1 drivers
v0x55efbf0a8320_0 .net "in_b", 0 0, L_0x55efbf1a4120;  alias, 1 drivers
v0x55efbf0a83e0_0 .net "out", 0 0, L_0x55efbf1a42b0;  alias, 1 drivers
S_0x55efbf0a8500 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0a7d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a8c60_0 .net "in", 0 0, L_0x55efbf1a4320;  alias, 1 drivers
v0x55efbf0a8d50_0 .net "out", 0 0, L_0x55efbf1a3be0;  alias, 1 drivers
S_0x55efbf0a8720 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a8500;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a3be0 .functor NAND 1, L_0x55efbf1a4320, L_0x55efbf1a4320, C4<1>, C4<1>;
v0x55efbf0a8990_0 .net "in_a", 0 0, L_0x55efbf1a4320;  alias, 1 drivers
v0x55efbf0a8a70_0 .net "in_b", 0 0, L_0x55efbf1a4320;  alias, 1 drivers
v0x55efbf0a8b60_0 .net "out", 0 0, L_0x55efbf1a3be0;  alias, 1 drivers
S_0x55efbf0a8ea0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0a7d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0a95b0_0 .net "in", 0 0, L_0x55efbf1a43c0;  alias, 1 drivers
v0x55efbf0a96a0_0 .net "out", 0 0, L_0x55efbf1a4120;  alias, 1 drivers
S_0x55efbf0a90c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0a8ea0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a4120 .functor NAND 1, L_0x55efbf1a43c0, L_0x55efbf1a43c0, C4<1>, C4<1>;
v0x55efbf0a9310_0 .net "in_a", 0 0, L_0x55efbf1a43c0;  alias, 1 drivers
v0x55efbf0a93f0_0 .net "in_b", 0 0, L_0x55efbf1a43c0;  alias, 1 drivers
v0x55efbf0a94b0_0 .net "out", 0 0, L_0x55efbf1a4120;  alias, 1 drivers
S_0x55efbf0a9ba0 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0a19e0 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf0a9ea0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0a9ba0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0ab910_0 .net "in_a", 0 0, L_0x55efbf1a4880;  1 drivers
v0x55efbf0ab9b0_0 .net "in_b", 0 0, L_0x55efbf1a4920;  1 drivers
v0x55efbf0aba70_0 .net "not_a", 0 0, L_0x55efbf1a44f0;  1 drivers
v0x55efbf0abb10_0 .net "not_b", 0 0, L_0x55efbf1a4680;  1 drivers
v0x55efbf0abbb0_0 .net "out", 0 0, L_0x55efbf1a4810;  1 drivers
S_0x55efbf0aa0f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0a9ea0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a4810 .functor NAND 1, L_0x55efbf1a44f0, L_0x55efbf1a4680, C4<1>, C4<1>;
v0x55efbf0aa360_0 .net "in_a", 0 0, L_0x55efbf1a44f0;  alias, 1 drivers
v0x55efbf0aa440_0 .net "in_b", 0 0, L_0x55efbf1a4680;  alias, 1 drivers
v0x55efbf0aa500_0 .net "out", 0 0, L_0x55efbf1a4810;  alias, 1 drivers
S_0x55efbf0aa620 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0a9ea0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0aad80_0 .net "in", 0 0, L_0x55efbf1a4880;  alias, 1 drivers
v0x55efbf0aae70_0 .net "out", 0 0, L_0x55efbf1a44f0;  alias, 1 drivers
S_0x55efbf0aa840 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0aa620;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a44f0 .functor NAND 1, L_0x55efbf1a4880, L_0x55efbf1a4880, C4<1>, C4<1>;
v0x55efbf0aaab0_0 .net "in_a", 0 0, L_0x55efbf1a4880;  alias, 1 drivers
v0x55efbf0aab90_0 .net "in_b", 0 0, L_0x55efbf1a4880;  alias, 1 drivers
v0x55efbf0aac80_0 .net "out", 0 0, L_0x55efbf1a44f0;  alias, 1 drivers
S_0x55efbf0aafc0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0a9ea0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ab6d0_0 .net "in", 0 0, L_0x55efbf1a4920;  alias, 1 drivers
v0x55efbf0ab7c0_0 .net "out", 0 0, L_0x55efbf1a4680;  alias, 1 drivers
S_0x55efbf0ab1e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0aafc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a4680 .functor NAND 1, L_0x55efbf1a4920, L_0x55efbf1a4920, C4<1>, C4<1>;
v0x55efbf0ab430_0 .net "in_a", 0 0, L_0x55efbf1a4920;  alias, 1 drivers
v0x55efbf0ab510_0 .net "in_b", 0 0, L_0x55efbf1a4920;  alias, 1 drivers
v0x55efbf0ab5d0_0 .net "out", 0 0, L_0x55efbf1a4680;  alias, 1 drivers
S_0x55efbf0abcc0 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0abea0 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf0abf80 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0abcc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0ad9f0_0 .net "in_a", 0 0, L_0x55efbf1a4d60;  1 drivers
v0x55efbf0ada90_0 .net "in_b", 0 0, L_0x55efbf1a4e00;  1 drivers
v0x55efbf0adb50_0 .net "not_a", 0 0, L_0x55efbf1a4a60;  1 drivers
v0x55efbf0adbf0_0 .net "not_b", 0 0, L_0x55efbf1a4b60;  1 drivers
v0x55efbf0adc90_0 .net "out", 0 0, L_0x55efbf1a4cf0;  1 drivers
S_0x55efbf0ac1d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0abf80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a4cf0 .functor NAND 1, L_0x55efbf1a4a60, L_0x55efbf1a4b60, C4<1>, C4<1>;
v0x55efbf0ac440_0 .net "in_a", 0 0, L_0x55efbf1a4a60;  alias, 1 drivers
v0x55efbf0ac520_0 .net "in_b", 0 0, L_0x55efbf1a4b60;  alias, 1 drivers
v0x55efbf0ac5e0_0 .net "out", 0 0, L_0x55efbf1a4cf0;  alias, 1 drivers
S_0x55efbf0ac700 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0abf80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ace60_0 .net "in", 0 0, L_0x55efbf1a4d60;  alias, 1 drivers
v0x55efbf0acf50_0 .net "out", 0 0, L_0x55efbf1a4a60;  alias, 1 drivers
S_0x55efbf0ac920 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ac700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a4a60 .functor NAND 1, L_0x55efbf1a4d60, L_0x55efbf1a4d60, C4<1>, C4<1>;
v0x55efbf0acb90_0 .net "in_a", 0 0, L_0x55efbf1a4d60;  alias, 1 drivers
v0x55efbf0acc70_0 .net "in_b", 0 0, L_0x55efbf1a4d60;  alias, 1 drivers
v0x55efbf0acd60_0 .net "out", 0 0, L_0x55efbf1a4a60;  alias, 1 drivers
S_0x55efbf0ad0a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0abf80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ad7b0_0 .net "in", 0 0, L_0x55efbf1a4e00;  alias, 1 drivers
v0x55efbf0ad8a0_0 .net "out", 0 0, L_0x55efbf1a4b60;  alias, 1 drivers
S_0x55efbf0ad2c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ad0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a4b60 .functor NAND 1, L_0x55efbf1a4e00, L_0x55efbf1a4e00, C4<1>, C4<1>;
v0x55efbf0ad510_0 .net "in_a", 0 0, L_0x55efbf1a4e00;  alias, 1 drivers
v0x55efbf0ad5f0_0 .net "in_b", 0 0, L_0x55efbf1a4e00;  alias, 1 drivers
v0x55efbf0ad6b0_0 .net "out", 0 0, L_0x55efbf1a4b60;  alias, 1 drivers
S_0x55efbf0adda0 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0adf80 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf0ae060 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0adda0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0afad0_0 .net "in_a", 0 0, L_0x55efbf1a49c0;  1 drivers
v0x55efbf0afb70_0 .net "in_b", 0 0, L_0x55efbf1a52e0;  1 drivers
v0x55efbf0afc30_0 .net "not_a", 0 0, L_0x55efbf1a4f50;  1 drivers
v0x55efbf0afcd0_0 .net "not_b", 0 0, L_0x55efbf1a50e0;  1 drivers
v0x55efbf0afd70_0 .net "out", 0 0, L_0x55efbf1a5270;  1 drivers
S_0x55efbf0ae2b0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0ae060;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a5270 .functor NAND 1, L_0x55efbf1a4f50, L_0x55efbf1a50e0, C4<1>, C4<1>;
v0x55efbf0ae520_0 .net "in_a", 0 0, L_0x55efbf1a4f50;  alias, 1 drivers
v0x55efbf0ae600_0 .net "in_b", 0 0, L_0x55efbf1a50e0;  alias, 1 drivers
v0x55efbf0ae6c0_0 .net "out", 0 0, L_0x55efbf1a5270;  alias, 1 drivers
S_0x55efbf0ae7e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0ae060;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0aef40_0 .net "in", 0 0, L_0x55efbf1a49c0;  alias, 1 drivers
v0x55efbf0af030_0 .net "out", 0 0, L_0x55efbf1a4f50;  alias, 1 drivers
S_0x55efbf0aea00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ae7e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a4f50 .functor NAND 1, L_0x55efbf1a49c0, L_0x55efbf1a49c0, C4<1>, C4<1>;
v0x55efbf0aec70_0 .net "in_a", 0 0, L_0x55efbf1a49c0;  alias, 1 drivers
v0x55efbf0aed50_0 .net "in_b", 0 0, L_0x55efbf1a49c0;  alias, 1 drivers
v0x55efbf0aee40_0 .net "out", 0 0, L_0x55efbf1a4f50;  alias, 1 drivers
S_0x55efbf0af180 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0ae060;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0af890_0 .net "in", 0 0, L_0x55efbf1a52e0;  alias, 1 drivers
v0x55efbf0af980_0 .net "out", 0 0, L_0x55efbf1a50e0;  alias, 1 drivers
S_0x55efbf0af3a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0af180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a50e0 .functor NAND 1, L_0x55efbf1a52e0, L_0x55efbf1a52e0, C4<1>, C4<1>;
v0x55efbf0af5f0_0 .net "in_a", 0 0, L_0x55efbf1a52e0;  alias, 1 drivers
v0x55efbf0af6d0_0 .net "in_b", 0 0, L_0x55efbf1a52e0;  alias, 1 drivers
v0x55efbf0af790_0 .net "out", 0 0, L_0x55efbf1a50e0;  alias, 1 drivers
S_0x55efbf0afe80 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0b0060 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf0b0140 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0afe80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0b1bb0_0 .net "in_a", 0 0, L_0x55efbf1a5760;  1 drivers
v0x55efbf0b1c50_0 .net "in_b", 0 0, L_0x55efbf1a5800;  1 drivers
v0x55efbf0b1d10_0 .net "not_a", 0 0, L_0x55efbf1a4ea0;  1 drivers
v0x55efbf0b1db0_0 .net "not_b", 0 0, L_0x55efbf1a5560;  1 drivers
v0x55efbf0b1e50_0 .net "out", 0 0, L_0x55efbf1a56f0;  1 drivers
S_0x55efbf0b0390 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0b0140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a56f0 .functor NAND 1, L_0x55efbf1a4ea0, L_0x55efbf1a5560, C4<1>, C4<1>;
v0x55efbf0b0600_0 .net "in_a", 0 0, L_0x55efbf1a4ea0;  alias, 1 drivers
v0x55efbf0b06e0_0 .net "in_b", 0 0, L_0x55efbf1a5560;  alias, 1 drivers
v0x55efbf0b07a0_0 .net "out", 0 0, L_0x55efbf1a56f0;  alias, 1 drivers
S_0x55efbf0b08c0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0b0140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b1020_0 .net "in", 0 0, L_0x55efbf1a5760;  alias, 1 drivers
v0x55efbf0b1110_0 .net "out", 0 0, L_0x55efbf1a4ea0;  alias, 1 drivers
S_0x55efbf0b0ae0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b08c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a4ea0 .functor NAND 1, L_0x55efbf1a5760, L_0x55efbf1a5760, C4<1>, C4<1>;
v0x55efbf0b0d50_0 .net "in_a", 0 0, L_0x55efbf1a5760;  alias, 1 drivers
v0x55efbf0b0e30_0 .net "in_b", 0 0, L_0x55efbf1a5760;  alias, 1 drivers
v0x55efbf0b0f20_0 .net "out", 0 0, L_0x55efbf1a4ea0;  alias, 1 drivers
S_0x55efbf0b1260 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0b0140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b1970_0 .net "in", 0 0, L_0x55efbf1a5800;  alias, 1 drivers
v0x55efbf0b1a60_0 .net "out", 0 0, L_0x55efbf1a5560;  alias, 1 drivers
S_0x55efbf0b1480 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b1260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a5560 .functor NAND 1, L_0x55efbf1a5800, L_0x55efbf1a5800, C4<1>, C4<1>;
v0x55efbf0b16d0_0 .net "in_a", 0 0, L_0x55efbf1a5800;  alias, 1 drivers
v0x55efbf0b17b0_0 .net "in_b", 0 0, L_0x55efbf1a5800;  alias, 1 drivers
v0x55efbf0b1870_0 .net "out", 0 0, L_0x55efbf1a5560;  alias, 1 drivers
S_0x55efbf0b1f60 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0b2140 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf0b2220 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0b1f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0b3c90_0 .net "in_a", 0 0, L_0x55efbf1a5c90;  1 drivers
v0x55efbf0b3d30_0 .net "in_b", 0 0, L_0x55efbf1a5d30;  1 drivers
v0x55efbf0b3df0_0 .net "not_a", 0 0, L_0x55efbf1a5380;  1 drivers
v0x55efbf0b3e90_0 .net "not_b", 0 0, L_0x55efbf1a5a90;  1 drivers
v0x55efbf0b3f30_0 .net "out", 0 0, L_0x55efbf1a5c20;  1 drivers
S_0x55efbf0b2470 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0b2220;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a5c20 .functor NAND 1, L_0x55efbf1a5380, L_0x55efbf1a5a90, C4<1>, C4<1>;
v0x55efbf0b26e0_0 .net "in_a", 0 0, L_0x55efbf1a5380;  alias, 1 drivers
v0x55efbf0b27c0_0 .net "in_b", 0 0, L_0x55efbf1a5a90;  alias, 1 drivers
v0x55efbf0b2880_0 .net "out", 0 0, L_0x55efbf1a5c20;  alias, 1 drivers
S_0x55efbf0b29a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0b2220;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b3100_0 .net "in", 0 0, L_0x55efbf1a5c90;  alias, 1 drivers
v0x55efbf0b31f0_0 .net "out", 0 0, L_0x55efbf1a5380;  alias, 1 drivers
S_0x55efbf0b2bc0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b29a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a5380 .functor NAND 1, L_0x55efbf1a5c90, L_0x55efbf1a5c90, C4<1>, C4<1>;
v0x55efbf0b2e30_0 .net "in_a", 0 0, L_0x55efbf1a5c90;  alias, 1 drivers
v0x55efbf0b2f10_0 .net "in_b", 0 0, L_0x55efbf1a5c90;  alias, 1 drivers
v0x55efbf0b3000_0 .net "out", 0 0, L_0x55efbf1a5380;  alias, 1 drivers
S_0x55efbf0b3340 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0b2220;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b3a50_0 .net "in", 0 0, L_0x55efbf1a5d30;  alias, 1 drivers
v0x55efbf0b3b40_0 .net "out", 0 0, L_0x55efbf1a5a90;  alias, 1 drivers
S_0x55efbf0b3560 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b3340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a5a90 .functor NAND 1, L_0x55efbf1a5d30, L_0x55efbf1a5d30, C4<1>, C4<1>;
v0x55efbf0b37b0_0 .net "in_a", 0 0, L_0x55efbf1a5d30;  alias, 1 drivers
v0x55efbf0b3890_0 .net "in_b", 0 0, L_0x55efbf1a5d30;  alias, 1 drivers
v0x55efbf0b3950_0 .net "out", 0 0, L_0x55efbf1a5a90;  alias, 1 drivers
S_0x55efbf0b4040 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0b4220 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf0b4300 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0b4040;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0b5d70_0 .net "in_a", 0 0, L_0x55efbf1a61d0;  1 drivers
v0x55efbf0b5e10_0 .net "in_b", 0 0, L_0x55efbf1a6480;  1 drivers
v0x55efbf0b5ed0_0 .net "not_a", 0 0, L_0x55efbf1a58a0;  1 drivers
v0x55efbf0b5f70_0 .net "not_b", 0 0, L_0x55efbf1a5fd0;  1 drivers
v0x55efbf0b6010_0 .net "out", 0 0, L_0x55efbf1a6160;  1 drivers
S_0x55efbf0b4550 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0b4300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a6160 .functor NAND 1, L_0x55efbf1a58a0, L_0x55efbf1a5fd0, C4<1>, C4<1>;
v0x55efbf0b47c0_0 .net "in_a", 0 0, L_0x55efbf1a58a0;  alias, 1 drivers
v0x55efbf0b48a0_0 .net "in_b", 0 0, L_0x55efbf1a5fd0;  alias, 1 drivers
v0x55efbf0b4960_0 .net "out", 0 0, L_0x55efbf1a6160;  alias, 1 drivers
S_0x55efbf0b4a80 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0b4300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b51e0_0 .net "in", 0 0, L_0x55efbf1a61d0;  alias, 1 drivers
v0x55efbf0b52d0_0 .net "out", 0 0, L_0x55efbf1a58a0;  alias, 1 drivers
S_0x55efbf0b4ca0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b4a80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a58a0 .functor NAND 1, L_0x55efbf1a61d0, L_0x55efbf1a61d0, C4<1>, C4<1>;
v0x55efbf0b4f10_0 .net "in_a", 0 0, L_0x55efbf1a61d0;  alias, 1 drivers
v0x55efbf0b4ff0_0 .net "in_b", 0 0, L_0x55efbf1a61d0;  alias, 1 drivers
v0x55efbf0b50e0_0 .net "out", 0 0, L_0x55efbf1a58a0;  alias, 1 drivers
S_0x55efbf0b5420 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0b4300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b5b30_0 .net "in", 0 0, L_0x55efbf1a6480;  alias, 1 drivers
v0x55efbf0b5c20_0 .net "out", 0 0, L_0x55efbf1a5fd0;  alias, 1 drivers
S_0x55efbf0b5640 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b5420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a5fd0 .functor NAND 1, L_0x55efbf1a6480, L_0x55efbf1a6480, C4<1>, C4<1>;
v0x55efbf0b5890_0 .net "in_a", 0 0, L_0x55efbf1a6480;  alias, 1 drivers
v0x55efbf0b5970_0 .net "in_b", 0 0, L_0x55efbf1a6480;  alias, 1 drivers
v0x55efbf0b5a30_0 .net "out", 0 0, L_0x55efbf1a5fd0;  alias, 1 drivers
S_0x55efbf0b6120 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0b6300 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf0b63e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0b6120;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0b7e50_0 .net "in_a", 0 0, L_0x55efbf1a6b40;  1 drivers
v0x55efbf0b7ef0_0 .net "in_b", 0 0, L_0x55efbf1a6be0;  1 drivers
v0x55efbf0b7fb0_0 .net "not_a", 0 0, L_0x55efbf1a5dd0;  1 drivers
v0x55efbf0b8050_0 .net "not_b", 0 0, L_0x55efbf1a6940;  1 drivers
v0x55efbf0b80f0_0 .net "out", 0 0, L_0x55efbf1a6ad0;  1 drivers
S_0x55efbf0b6630 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0b63e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a6ad0 .functor NAND 1, L_0x55efbf1a5dd0, L_0x55efbf1a6940, C4<1>, C4<1>;
v0x55efbf0b68a0_0 .net "in_a", 0 0, L_0x55efbf1a5dd0;  alias, 1 drivers
v0x55efbf0b6980_0 .net "in_b", 0 0, L_0x55efbf1a6940;  alias, 1 drivers
v0x55efbf0b6a40_0 .net "out", 0 0, L_0x55efbf1a6ad0;  alias, 1 drivers
S_0x55efbf0b6b60 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0b63e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b72c0_0 .net "in", 0 0, L_0x55efbf1a6b40;  alias, 1 drivers
v0x55efbf0b73b0_0 .net "out", 0 0, L_0x55efbf1a5dd0;  alias, 1 drivers
S_0x55efbf0b6d80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b6b60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a5dd0 .functor NAND 1, L_0x55efbf1a6b40, L_0x55efbf1a6b40, C4<1>, C4<1>;
v0x55efbf0b6ff0_0 .net "in_a", 0 0, L_0x55efbf1a6b40;  alias, 1 drivers
v0x55efbf0b70d0_0 .net "in_b", 0 0, L_0x55efbf1a6b40;  alias, 1 drivers
v0x55efbf0b71c0_0 .net "out", 0 0, L_0x55efbf1a5dd0;  alias, 1 drivers
S_0x55efbf0b7500 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0b63e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b7c10_0 .net "in", 0 0, L_0x55efbf1a6be0;  alias, 1 drivers
v0x55efbf0b7d00_0 .net "out", 0 0, L_0x55efbf1a6940;  alias, 1 drivers
S_0x55efbf0b7720 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b7500;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a6940 .functor NAND 1, L_0x55efbf1a6be0, L_0x55efbf1a6be0, C4<1>, C4<1>;
v0x55efbf0b7970_0 .net "in_a", 0 0, L_0x55efbf1a6be0;  alias, 1 drivers
v0x55efbf0b7a50_0 .net "in_b", 0 0, L_0x55efbf1a6be0;  alias, 1 drivers
v0x55efbf0b7b10_0 .net "out", 0 0, L_0x55efbf1a6940;  alias, 1 drivers
S_0x55efbf0b8200 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbf0791c0;
 .timescale -9 -11;
P_0x55efbf0b83e0 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf0b84c0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0b8200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0b9f30_0 .net "in_a", 0 0, L_0x55efbf1a70a0;  1 drivers
v0x55efbf0b9fd0_0 .net "in_b", 0 0, L_0x55efbf1a7140;  1 drivers
v0x55efbf0ba090_0 .net "not_a", 0 0, L_0x55efbf1a6730;  1 drivers
v0x55efbf0ba130_0 .net "not_b", 0 0, L_0x55efbf1a6ea0;  1 drivers
v0x55efbf0ba1d0_0 .net "out", 0 0, L_0x55efbf1a7030;  1 drivers
S_0x55efbf0b8710 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0b84c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a7030 .functor NAND 1, L_0x55efbf1a6730, L_0x55efbf1a6ea0, C4<1>, C4<1>;
v0x55efbf0b8980_0 .net "in_a", 0 0, L_0x55efbf1a6730;  alias, 1 drivers
v0x55efbf0b8a60_0 .net "in_b", 0 0, L_0x55efbf1a6ea0;  alias, 1 drivers
v0x55efbf0b8b20_0 .net "out", 0 0, L_0x55efbf1a7030;  alias, 1 drivers
S_0x55efbf0b8c40 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0b84c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b93a0_0 .net "in", 0 0, L_0x55efbf1a70a0;  alias, 1 drivers
v0x55efbf0b9490_0 .net "out", 0 0, L_0x55efbf1a6730;  alias, 1 drivers
S_0x55efbf0b8e60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b8c40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a6730 .functor NAND 1, L_0x55efbf1a70a0, L_0x55efbf1a70a0, C4<1>, C4<1>;
v0x55efbf0b90d0_0 .net "in_a", 0 0, L_0x55efbf1a70a0;  alias, 1 drivers
v0x55efbf0b91b0_0 .net "in_b", 0 0, L_0x55efbf1a70a0;  alias, 1 drivers
v0x55efbf0b92a0_0 .net "out", 0 0, L_0x55efbf1a6730;  alias, 1 drivers
S_0x55efbf0b95e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0b84c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0b9cf0_0 .net "in", 0 0, L_0x55efbf1a7140;  alias, 1 drivers
v0x55efbf0b9de0_0 .net "out", 0 0, L_0x55efbf1a6ea0;  alias, 1 drivers
S_0x55efbf0b9800 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0b95e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a6ea0 .functor NAND 1, L_0x55efbf1a7140, L_0x55efbf1a7140, C4<1>, C4<1>;
v0x55efbf0b9a50_0 .net "in_a", 0 0, L_0x55efbf1a7140;  alias, 1 drivers
v0x55efbf0b9b30_0 .net "in_b", 0 0, L_0x55efbf1a7140;  alias, 1 drivers
v0x55efbf0b9bf0_0 .net "out", 0 0, L_0x55efbf1a6ea0;  alias, 1 drivers
S_0x55efbf0ba5d0 .scope module, "OR_D" "or_16" 38 10, 32 1 0, S_0x55efbf036760;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf0db6e0_0 .net "in_a", 15 0, L_0x55efbf1acf80;  1 drivers
v0x55efbf0db7c0_0 .net "in_b", 15 0, L_0x55efbf1ad020;  1 drivers
v0x55efbf0db8a0_0 .net "out", 15 0, L_0x55efbf1ac420;  alias, 1 drivers
L_0x55efbf1a7710 .part L_0x55efbf1acf80, 0, 1;
L_0x55efbf1a77b0 .part L_0x55efbf1ad020, 0, 1;
L_0x55efbf1a7be0 .part L_0x55efbf1acf80, 1, 1;
L_0x55efbf1a7c80 .part L_0x55efbf1ad020, 1, 1;
L_0x55efbf1a80b0 .part L_0x55efbf1acf80, 2, 1;
L_0x55efbf1a8150 .part L_0x55efbf1ad020, 2, 1;
L_0x55efbf1a8580 .part L_0x55efbf1acf80, 3, 1;
L_0x55efbf1a86b0 .part L_0x55efbf1ad020, 3, 1;
L_0x55efbf1a8b70 .part L_0x55efbf1acf80, 4, 1;
L_0x55efbf1a8c10 .part L_0x55efbf1ad020, 4, 1;
L_0x55efbf1a90e0 .part L_0x55efbf1acf80, 5, 1;
L_0x55efbf1a9180 .part L_0x55efbf1ad020, 5, 1;
L_0x55efbf1a96e0 .part L_0x55efbf1acf80, 6, 1;
L_0x55efbf1a9780 .part L_0x55efbf1ad020, 6, 1;
L_0x55efbf1a9c00 .part L_0x55efbf1acf80, 7, 1;
L_0x55efbf1a9ca0 .part L_0x55efbf1ad020, 7, 1;
L_0x55efbf1aa100 .part L_0x55efbf1acf80, 8, 1;
L_0x55efbf1aa1a0 .part L_0x55efbf1ad020, 8, 1;
L_0x55efbf1aa6a0 .part L_0x55efbf1acf80, 9, 1;
L_0x55efbf1aa740 .part L_0x55efbf1ad020, 9, 1;
L_0x55efbf1aa240 .part L_0x55efbf1acf80, 10, 1;
L_0x55efbf1aace0 .part L_0x55efbf1ad020, 10, 1;
L_0x55efbf1ab1e0 .part L_0x55efbf1acf80, 11, 1;
L_0x55efbf1ab280 .part L_0x55efbf1ad020, 11, 1;
L_0x55efbf1ab790 .part L_0x55efbf1acf80, 12, 1;
L_0x55efbf1ab830 .part L_0x55efbf1ad020, 12, 1;
L_0x55efbf1abd30 .part L_0x55efbf1acf80, 13, 1;
L_0x55efbf1abdd0 .part L_0x55efbf1ad020, 13, 1;
L_0x55efbf1ac2e0 .part L_0x55efbf1acf80, 14, 1;
L_0x55efbf1ac380 .part L_0x55efbf1ad020, 14, 1;
L_0x55efbf1ac880 .part L_0x55efbf1acf80, 15, 1;
L_0x55efbf1acb30 .part L_0x55efbf1ad020, 15, 1;
LS_0x55efbf1ac420_0_0 .concat8 [ 1 1 1 1], L_0x55efbf1a76a0, L_0x55efbf1a7b70, L_0x55efbf1a8040, L_0x55efbf1a8510;
LS_0x55efbf1ac420_0_4 .concat8 [ 1 1 1 1], L_0x55efbf1a8b00, L_0x55efbf1a9030, L_0x55efbf1a9630, L_0x55efbf1a9b50;
LS_0x55efbf1ac420_0_8 .concat8 [ 1 1 1 1], L_0x55efbf1aa050, L_0x55efbf1aa5f0, L_0x55efbf1aac30, L_0x55efbf1ab130;
LS_0x55efbf1ac420_0_12 .concat8 [ 1 1 1 1], L_0x55efbf1ab6e0, L_0x55efbf1abc80, L_0x55efbf1ac230, L_0x55efbf1ac7d0;
L_0x55efbf1ac420 .concat8 [ 4 4 4 4], LS_0x55efbf1ac420_0_0, LS_0x55efbf1ac420_0_4, LS_0x55efbf1ac420_0_8, LS_0x55efbf1ac420_0_12;
S_0x55efbf0ba800 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0baa20 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbf0bab00 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0ba800;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0bc5a0_0 .net "in_a", 0 0, L_0x55efbf1a7710;  1 drivers
v0x55efbf0bc640_0 .net "in_b", 0 0, L_0x55efbf1a77b0;  1 drivers
v0x55efbf0bc700_0 .net "not_a", 0 0, L_0x55efbf1a7380;  1 drivers
v0x55efbf0bc7a0_0 .net "not_b", 0 0, L_0x55efbf1a7510;  1 drivers
v0x55efbf0bc840_0 .net "out", 0 0, L_0x55efbf1a76a0;  1 drivers
S_0x55efbf0bad50 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0bab00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a76a0 .functor NAND 1, L_0x55efbf1a7380, L_0x55efbf1a7510, C4<1>, C4<1>;
v0x55efbf0bafc0_0 .net "in_a", 0 0, L_0x55efbf1a7380;  alias, 1 drivers
v0x55efbf0bb0a0_0 .net "in_b", 0 0, L_0x55efbf1a7510;  alias, 1 drivers
v0x55efbf0bb160_0 .net "out", 0 0, L_0x55efbf1a76a0;  alias, 1 drivers
S_0x55efbf0bb2b0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0bab00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0bba10_0 .net "in", 0 0, L_0x55efbf1a7710;  alias, 1 drivers
v0x55efbf0bbb00_0 .net "out", 0 0, L_0x55efbf1a7380;  alias, 1 drivers
S_0x55efbf0bb4d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0bb2b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a7380 .functor NAND 1, L_0x55efbf1a7710, L_0x55efbf1a7710, C4<1>, C4<1>;
v0x55efbf0bb740_0 .net "in_a", 0 0, L_0x55efbf1a7710;  alias, 1 drivers
v0x55efbf0bb820_0 .net "in_b", 0 0, L_0x55efbf1a7710;  alias, 1 drivers
v0x55efbf0bb910_0 .net "out", 0 0, L_0x55efbf1a7380;  alias, 1 drivers
S_0x55efbf0bbc50 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0bab00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0bc360_0 .net "in", 0 0, L_0x55efbf1a77b0;  alias, 1 drivers
v0x55efbf0bc450_0 .net "out", 0 0, L_0x55efbf1a7510;  alias, 1 drivers
S_0x55efbf0bbe70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0bbc50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a7510 .functor NAND 1, L_0x55efbf1a77b0, L_0x55efbf1a77b0, C4<1>, C4<1>;
v0x55efbf0bc0c0_0 .net "in_a", 0 0, L_0x55efbf1a77b0;  alias, 1 drivers
v0x55efbf0bc1a0_0 .net "in_b", 0 0, L_0x55efbf1a77b0;  alias, 1 drivers
v0x55efbf0bc260_0 .net "out", 0 0, L_0x55efbf1a7510;  alias, 1 drivers
S_0x55efbf0bc950 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0bcb50 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbf0bcc10 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0bc950;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0be680_0 .net "in_a", 0 0, L_0x55efbf1a7be0;  1 drivers
v0x55efbf0be720_0 .net "in_b", 0 0, L_0x55efbf1a7c80;  1 drivers
v0x55efbf0be7e0_0 .net "not_a", 0 0, L_0x55efbf1a7850;  1 drivers
v0x55efbf0be880_0 .net "not_b", 0 0, L_0x55efbf1a79e0;  1 drivers
v0x55efbf0be920_0 .net "out", 0 0, L_0x55efbf1a7b70;  1 drivers
S_0x55efbf0bce60 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0bcc10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a7b70 .functor NAND 1, L_0x55efbf1a7850, L_0x55efbf1a79e0, C4<1>, C4<1>;
v0x55efbf0bd0d0_0 .net "in_a", 0 0, L_0x55efbf1a7850;  alias, 1 drivers
v0x55efbf0bd1b0_0 .net "in_b", 0 0, L_0x55efbf1a79e0;  alias, 1 drivers
v0x55efbf0bd270_0 .net "out", 0 0, L_0x55efbf1a7b70;  alias, 1 drivers
S_0x55efbf0bd390 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0bcc10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0bdaf0_0 .net "in", 0 0, L_0x55efbf1a7be0;  alias, 1 drivers
v0x55efbf0bdbe0_0 .net "out", 0 0, L_0x55efbf1a7850;  alias, 1 drivers
S_0x55efbf0bd5b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0bd390;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a7850 .functor NAND 1, L_0x55efbf1a7be0, L_0x55efbf1a7be0, C4<1>, C4<1>;
v0x55efbf0bd820_0 .net "in_a", 0 0, L_0x55efbf1a7be0;  alias, 1 drivers
v0x55efbf0bd900_0 .net "in_b", 0 0, L_0x55efbf1a7be0;  alias, 1 drivers
v0x55efbf0bd9f0_0 .net "out", 0 0, L_0x55efbf1a7850;  alias, 1 drivers
S_0x55efbf0bdd30 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0bcc10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0be440_0 .net "in", 0 0, L_0x55efbf1a7c80;  alias, 1 drivers
v0x55efbf0be530_0 .net "out", 0 0, L_0x55efbf1a79e0;  alias, 1 drivers
S_0x55efbf0bdf50 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0bdd30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a79e0 .functor NAND 1, L_0x55efbf1a7c80, L_0x55efbf1a7c80, C4<1>, C4<1>;
v0x55efbf0be1a0_0 .net "in_a", 0 0, L_0x55efbf1a7c80;  alias, 1 drivers
v0x55efbf0be280_0 .net "in_b", 0 0, L_0x55efbf1a7c80;  alias, 1 drivers
v0x55efbf0be340_0 .net "out", 0 0, L_0x55efbf1a79e0;  alias, 1 drivers
S_0x55efbf0bea30 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0bec10 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbf0becd0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0bea30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0c0770_0 .net "in_a", 0 0, L_0x55efbf1a80b0;  1 drivers
v0x55efbf0c0810_0 .net "in_b", 0 0, L_0x55efbf1a8150;  1 drivers
v0x55efbf0c08d0_0 .net "not_a", 0 0, L_0x55efbf1a7d20;  1 drivers
v0x55efbf0c0970_0 .net "not_b", 0 0, L_0x55efbf1a7eb0;  1 drivers
v0x55efbf0c0a10_0 .net "out", 0 0, L_0x55efbf1a8040;  1 drivers
S_0x55efbf0bef20 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0becd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a8040 .functor NAND 1, L_0x55efbf1a7d20, L_0x55efbf1a7eb0, C4<1>, C4<1>;
v0x55efbf0bf190_0 .net "in_a", 0 0, L_0x55efbf1a7d20;  alias, 1 drivers
v0x55efbf0bf270_0 .net "in_b", 0 0, L_0x55efbf1a7eb0;  alias, 1 drivers
v0x55efbf0bf330_0 .net "out", 0 0, L_0x55efbf1a8040;  alias, 1 drivers
S_0x55efbf0bf480 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0becd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0bfbe0_0 .net "in", 0 0, L_0x55efbf1a80b0;  alias, 1 drivers
v0x55efbf0bfcd0_0 .net "out", 0 0, L_0x55efbf1a7d20;  alias, 1 drivers
S_0x55efbf0bf6a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0bf480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a7d20 .functor NAND 1, L_0x55efbf1a80b0, L_0x55efbf1a80b0, C4<1>, C4<1>;
v0x55efbf0bf910_0 .net "in_a", 0 0, L_0x55efbf1a80b0;  alias, 1 drivers
v0x55efbf0bf9f0_0 .net "in_b", 0 0, L_0x55efbf1a80b0;  alias, 1 drivers
v0x55efbf0bfae0_0 .net "out", 0 0, L_0x55efbf1a7d20;  alias, 1 drivers
S_0x55efbf0bfe20 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0becd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c0530_0 .net "in", 0 0, L_0x55efbf1a8150;  alias, 1 drivers
v0x55efbf0c0620_0 .net "out", 0 0, L_0x55efbf1a7eb0;  alias, 1 drivers
S_0x55efbf0c0040 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0bfe20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a7eb0 .functor NAND 1, L_0x55efbf1a8150, L_0x55efbf1a8150, C4<1>, C4<1>;
v0x55efbf0c0290_0 .net "in_a", 0 0, L_0x55efbf1a8150;  alias, 1 drivers
v0x55efbf0c0370_0 .net "in_b", 0 0, L_0x55efbf1a8150;  alias, 1 drivers
v0x55efbf0c0430_0 .net "out", 0 0, L_0x55efbf1a7eb0;  alias, 1 drivers
S_0x55efbf0c0b20 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0c0d00 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbf0c0de0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0c0b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0c2850_0 .net "in_a", 0 0, L_0x55efbf1a8580;  1 drivers
v0x55efbf0c28f0_0 .net "in_b", 0 0, L_0x55efbf1a86b0;  1 drivers
v0x55efbf0c29b0_0 .net "not_a", 0 0, L_0x55efbf1a81f0;  1 drivers
v0x55efbf0c2a50_0 .net "not_b", 0 0, L_0x55efbf1a8380;  1 drivers
v0x55efbf0c2af0_0 .net "out", 0 0, L_0x55efbf1a8510;  1 drivers
S_0x55efbf0c1030 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0c0de0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a8510 .functor NAND 1, L_0x55efbf1a81f0, L_0x55efbf1a8380, C4<1>, C4<1>;
v0x55efbf0c12a0_0 .net "in_a", 0 0, L_0x55efbf1a81f0;  alias, 1 drivers
v0x55efbf0c1380_0 .net "in_b", 0 0, L_0x55efbf1a8380;  alias, 1 drivers
v0x55efbf0c1440_0 .net "out", 0 0, L_0x55efbf1a8510;  alias, 1 drivers
S_0x55efbf0c1560 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0c0de0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c1cc0_0 .net "in", 0 0, L_0x55efbf1a8580;  alias, 1 drivers
v0x55efbf0c1db0_0 .net "out", 0 0, L_0x55efbf1a81f0;  alias, 1 drivers
S_0x55efbf0c1780 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c1560;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a81f0 .functor NAND 1, L_0x55efbf1a8580, L_0x55efbf1a8580, C4<1>, C4<1>;
v0x55efbf0c19f0_0 .net "in_a", 0 0, L_0x55efbf1a8580;  alias, 1 drivers
v0x55efbf0c1ad0_0 .net "in_b", 0 0, L_0x55efbf1a8580;  alias, 1 drivers
v0x55efbf0c1bc0_0 .net "out", 0 0, L_0x55efbf1a81f0;  alias, 1 drivers
S_0x55efbf0c1f00 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0c0de0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c2610_0 .net "in", 0 0, L_0x55efbf1a86b0;  alias, 1 drivers
v0x55efbf0c2700_0 .net "out", 0 0, L_0x55efbf1a8380;  alias, 1 drivers
S_0x55efbf0c2120 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c1f00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a8380 .functor NAND 1, L_0x55efbf1a86b0, L_0x55efbf1a86b0, C4<1>, C4<1>;
v0x55efbf0c2370_0 .net "in_a", 0 0, L_0x55efbf1a86b0;  alias, 1 drivers
v0x55efbf0c2450_0 .net "in_b", 0 0, L_0x55efbf1a86b0;  alias, 1 drivers
v0x55efbf0c2510_0 .net "out", 0 0, L_0x55efbf1a8380;  alias, 1 drivers
S_0x55efbf0c2c00 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0c2e30 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbf0c2f10 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0c2c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0c4950_0 .net "in_a", 0 0, L_0x55efbf1a8b70;  1 drivers
v0x55efbf0c49f0_0 .net "in_b", 0 0, L_0x55efbf1a8c10;  1 drivers
v0x55efbf0c4ab0_0 .net "not_a", 0 0, L_0x55efbf1a87e0;  1 drivers
v0x55efbf0c4b50_0 .net "not_b", 0 0, L_0x55efbf1a8970;  1 drivers
v0x55efbf0c4bf0_0 .net "out", 0 0, L_0x55efbf1a8b00;  1 drivers
S_0x55efbf0c3160 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0c2f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a8b00 .functor NAND 1, L_0x55efbf1a87e0, L_0x55efbf1a8970, C4<1>, C4<1>;
v0x55efbf0c33d0_0 .net "in_a", 0 0, L_0x55efbf1a87e0;  alias, 1 drivers
v0x55efbf0c34b0_0 .net "in_b", 0 0, L_0x55efbf1a8970;  alias, 1 drivers
v0x55efbf0c3570_0 .net "out", 0 0, L_0x55efbf1a8b00;  alias, 1 drivers
S_0x55efbf0c3690 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0c2f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c3dc0_0 .net "in", 0 0, L_0x55efbf1a8b70;  alias, 1 drivers
v0x55efbf0c3eb0_0 .net "out", 0 0, L_0x55efbf1a87e0;  alias, 1 drivers
S_0x55efbf0c38b0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c3690;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a87e0 .functor NAND 1, L_0x55efbf1a8b70, L_0x55efbf1a8b70, C4<1>, C4<1>;
v0x55efbf0c3b20_0 .net "in_a", 0 0, L_0x55efbf1a8b70;  alias, 1 drivers
v0x55efbf0c3c00_0 .net "in_b", 0 0, L_0x55efbf1a8b70;  alias, 1 drivers
v0x55efbf0c3cc0_0 .net "out", 0 0, L_0x55efbf1a87e0;  alias, 1 drivers
S_0x55efbf0c4000 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0c2f10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c4710_0 .net "in", 0 0, L_0x55efbf1a8c10;  alias, 1 drivers
v0x55efbf0c4800_0 .net "out", 0 0, L_0x55efbf1a8970;  alias, 1 drivers
S_0x55efbf0c4220 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c4000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a8970 .functor NAND 1, L_0x55efbf1a8c10, L_0x55efbf1a8c10, C4<1>, C4<1>;
v0x55efbf0c4470_0 .net "in_a", 0 0, L_0x55efbf1a8c10;  alias, 1 drivers
v0x55efbf0c4550_0 .net "in_b", 0 0, L_0x55efbf1a8c10;  alias, 1 drivers
v0x55efbf0c4610_0 .net "out", 0 0, L_0x55efbf1a8970;  alias, 1 drivers
S_0x55efbf0c4d00 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0c4ee0 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbf0c4fc0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0c4d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0c6a30_0 .net "in_a", 0 0, L_0x55efbf1a90e0;  1 drivers
v0x55efbf0c6ad0_0 .net "in_b", 0 0, L_0x55efbf1a9180;  1 drivers
v0x55efbf0c6b90_0 .net "not_a", 0 0, L_0x55efbf1a8cb0;  1 drivers
v0x55efbf0c6c30_0 .net "not_b", 0 0, L_0x55efbf1a8e60;  1 drivers
v0x55efbf0c6cd0_0 .net "out", 0 0, L_0x55efbf1a9030;  1 drivers
S_0x55efbf0c5210 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0c4fc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9030 .functor NAND 1, L_0x55efbf1a8cb0, L_0x55efbf1a8e60, C4<1>, C4<1>;
v0x55efbf0c5480_0 .net "in_a", 0 0, L_0x55efbf1a8cb0;  alias, 1 drivers
v0x55efbf0c5560_0 .net "in_b", 0 0, L_0x55efbf1a8e60;  alias, 1 drivers
v0x55efbf0c5620_0 .net "out", 0 0, L_0x55efbf1a9030;  alias, 1 drivers
S_0x55efbf0c5740 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0c4fc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c5ea0_0 .net "in", 0 0, L_0x55efbf1a90e0;  alias, 1 drivers
v0x55efbf0c5f90_0 .net "out", 0 0, L_0x55efbf1a8cb0;  alias, 1 drivers
S_0x55efbf0c5960 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c5740;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a8cb0 .functor NAND 1, L_0x55efbf1a90e0, L_0x55efbf1a90e0, C4<1>, C4<1>;
v0x55efbf0c5bd0_0 .net "in_a", 0 0, L_0x55efbf1a90e0;  alias, 1 drivers
v0x55efbf0c5cb0_0 .net "in_b", 0 0, L_0x55efbf1a90e0;  alias, 1 drivers
v0x55efbf0c5da0_0 .net "out", 0 0, L_0x55efbf1a8cb0;  alias, 1 drivers
S_0x55efbf0c60e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0c4fc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c67f0_0 .net "in", 0 0, L_0x55efbf1a9180;  alias, 1 drivers
v0x55efbf0c68e0_0 .net "out", 0 0, L_0x55efbf1a8e60;  alias, 1 drivers
S_0x55efbf0c6300 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c60e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a8e60 .functor NAND 1, L_0x55efbf1a9180, L_0x55efbf1a9180, C4<1>, C4<1>;
v0x55efbf0c6550_0 .net "in_a", 0 0, L_0x55efbf1a9180;  alias, 1 drivers
v0x55efbf0c6630_0 .net "in_b", 0 0, L_0x55efbf1a9180;  alias, 1 drivers
v0x55efbf0c66f0_0 .net "out", 0 0, L_0x55efbf1a8e60;  alias, 1 drivers
S_0x55efbf0c6de0 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0c6fc0 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbf0c70a0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0c6de0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0c8b10_0 .net "in_a", 0 0, L_0x55efbf1a96e0;  1 drivers
v0x55efbf0c8bb0_0 .net "in_b", 0 0, L_0x55efbf1a9780;  1 drivers
v0x55efbf0c8c70_0 .net "not_a", 0 0, L_0x55efbf1a9290;  1 drivers
v0x55efbf0c8d10_0 .net "not_b", 0 0, L_0x55efbf1a9460;  1 drivers
v0x55efbf0c8db0_0 .net "out", 0 0, L_0x55efbf1a9630;  1 drivers
S_0x55efbf0c72f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0c70a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9630 .functor NAND 1, L_0x55efbf1a9290, L_0x55efbf1a9460, C4<1>, C4<1>;
v0x55efbf0c7560_0 .net "in_a", 0 0, L_0x55efbf1a9290;  alias, 1 drivers
v0x55efbf0c7640_0 .net "in_b", 0 0, L_0x55efbf1a9460;  alias, 1 drivers
v0x55efbf0c7700_0 .net "out", 0 0, L_0x55efbf1a9630;  alias, 1 drivers
S_0x55efbf0c7820 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0c70a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c7f80_0 .net "in", 0 0, L_0x55efbf1a96e0;  alias, 1 drivers
v0x55efbf0c8070_0 .net "out", 0 0, L_0x55efbf1a9290;  alias, 1 drivers
S_0x55efbf0c7a40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c7820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9290 .functor NAND 1, L_0x55efbf1a96e0, L_0x55efbf1a96e0, C4<1>, C4<1>;
v0x55efbf0c7cb0_0 .net "in_a", 0 0, L_0x55efbf1a96e0;  alias, 1 drivers
v0x55efbf0c7d90_0 .net "in_b", 0 0, L_0x55efbf1a96e0;  alias, 1 drivers
v0x55efbf0c7e80_0 .net "out", 0 0, L_0x55efbf1a9290;  alias, 1 drivers
S_0x55efbf0c81c0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0c70a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0c88d0_0 .net "in", 0 0, L_0x55efbf1a9780;  alias, 1 drivers
v0x55efbf0c89c0_0 .net "out", 0 0, L_0x55efbf1a9460;  alias, 1 drivers
S_0x55efbf0c83e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c81c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9460 .functor NAND 1, L_0x55efbf1a9780, L_0x55efbf1a9780, C4<1>, C4<1>;
v0x55efbf0c8630_0 .net "in_a", 0 0, L_0x55efbf1a9780;  alias, 1 drivers
v0x55efbf0c8710_0 .net "in_b", 0 0, L_0x55efbf1a9780;  alias, 1 drivers
v0x55efbf0c87d0_0 .net "out", 0 0, L_0x55efbf1a9460;  alias, 1 drivers
S_0x55efbf0c8ec0 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0c90a0 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf0c9180 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0c8ec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0cabf0_0 .net "in_a", 0 0, L_0x55efbf1a9c00;  1 drivers
v0x55efbf0cac90_0 .net "in_b", 0 0, L_0x55efbf1a9ca0;  1 drivers
v0x55efbf0cad50_0 .net "not_a", 0 0, L_0x55efbf1a9220;  1 drivers
v0x55efbf0cadf0_0 .net "not_b", 0 0, L_0x55efbf1a9980;  1 drivers
v0x55efbf0cae90_0 .net "out", 0 0, L_0x55efbf1a9b50;  1 drivers
S_0x55efbf0c93d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0c9180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9b50 .functor NAND 1, L_0x55efbf1a9220, L_0x55efbf1a9980, C4<1>, C4<1>;
v0x55efbf0c9640_0 .net "in_a", 0 0, L_0x55efbf1a9220;  alias, 1 drivers
v0x55efbf0c9720_0 .net "in_b", 0 0, L_0x55efbf1a9980;  alias, 1 drivers
v0x55efbf0c97e0_0 .net "out", 0 0, L_0x55efbf1a9b50;  alias, 1 drivers
S_0x55efbf0c9900 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0c9180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ca060_0 .net "in", 0 0, L_0x55efbf1a9c00;  alias, 1 drivers
v0x55efbf0ca150_0 .net "out", 0 0, L_0x55efbf1a9220;  alias, 1 drivers
S_0x55efbf0c9b20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0c9900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9220 .functor NAND 1, L_0x55efbf1a9c00, L_0x55efbf1a9c00, C4<1>, C4<1>;
v0x55efbf0c9d90_0 .net "in_a", 0 0, L_0x55efbf1a9c00;  alias, 1 drivers
v0x55efbf0c9e70_0 .net "in_b", 0 0, L_0x55efbf1a9c00;  alias, 1 drivers
v0x55efbf0c9f60_0 .net "out", 0 0, L_0x55efbf1a9220;  alias, 1 drivers
S_0x55efbf0ca2a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0c9180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ca9b0_0 .net "in", 0 0, L_0x55efbf1a9ca0;  alias, 1 drivers
v0x55efbf0caaa0_0 .net "out", 0 0, L_0x55efbf1a9980;  alias, 1 drivers
S_0x55efbf0ca4c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ca2a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9980 .functor NAND 1, L_0x55efbf1a9ca0, L_0x55efbf1a9ca0, C4<1>, C4<1>;
v0x55efbf0ca710_0 .net "in_a", 0 0, L_0x55efbf1a9ca0;  alias, 1 drivers
v0x55efbf0ca7f0_0 .net "in_b", 0 0, L_0x55efbf1a9ca0;  alias, 1 drivers
v0x55efbf0ca8b0_0 .net "out", 0 0, L_0x55efbf1a9980;  alias, 1 drivers
S_0x55efbf0cafa0 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0c2de0 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf0cb2a0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0cafa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0ccd10_0 .net "in_a", 0 0, L_0x55efbf1aa100;  1 drivers
v0x55efbf0ccdb0_0 .net "in_b", 0 0, L_0x55efbf1aa1a0;  1 drivers
v0x55efbf0cce70_0 .net "not_a", 0 0, L_0x55efbf1a9dd0;  1 drivers
v0x55efbf0ccf10_0 .net "not_b", 0 0, L_0x55efbf1a9e80;  1 drivers
v0x55efbf0ccfb0_0 .net "out", 0 0, L_0x55efbf1aa050;  1 drivers
S_0x55efbf0cb4f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0cb2a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aa050 .functor NAND 1, L_0x55efbf1a9dd0, L_0x55efbf1a9e80, C4<1>, C4<1>;
v0x55efbf0cb760_0 .net "in_a", 0 0, L_0x55efbf1a9dd0;  alias, 1 drivers
v0x55efbf0cb840_0 .net "in_b", 0 0, L_0x55efbf1a9e80;  alias, 1 drivers
v0x55efbf0cb900_0 .net "out", 0 0, L_0x55efbf1aa050;  alias, 1 drivers
S_0x55efbf0cba20 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0cb2a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0cc180_0 .net "in", 0 0, L_0x55efbf1aa100;  alias, 1 drivers
v0x55efbf0cc270_0 .net "out", 0 0, L_0x55efbf1a9dd0;  alias, 1 drivers
S_0x55efbf0cbc40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0cba20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9dd0 .functor NAND 1, L_0x55efbf1aa100, L_0x55efbf1aa100, C4<1>, C4<1>;
v0x55efbf0cbeb0_0 .net "in_a", 0 0, L_0x55efbf1aa100;  alias, 1 drivers
v0x55efbf0cbf90_0 .net "in_b", 0 0, L_0x55efbf1aa100;  alias, 1 drivers
v0x55efbf0cc080_0 .net "out", 0 0, L_0x55efbf1a9dd0;  alias, 1 drivers
S_0x55efbf0cc3c0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0cb2a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ccad0_0 .net "in", 0 0, L_0x55efbf1aa1a0;  alias, 1 drivers
v0x55efbf0ccbc0_0 .net "out", 0 0, L_0x55efbf1a9e80;  alias, 1 drivers
S_0x55efbf0cc5e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0cc3c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1a9e80 .functor NAND 1, L_0x55efbf1aa1a0, L_0x55efbf1aa1a0, C4<1>, C4<1>;
v0x55efbf0cc830_0 .net "in_a", 0 0, L_0x55efbf1aa1a0;  alias, 1 drivers
v0x55efbf0cc910_0 .net "in_b", 0 0, L_0x55efbf1aa1a0;  alias, 1 drivers
v0x55efbf0cc9d0_0 .net "out", 0 0, L_0x55efbf1a9e80;  alias, 1 drivers
S_0x55efbf0cd0c0 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0cd2a0 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf0cd380 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0cd0c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0cedf0_0 .net "in_a", 0 0, L_0x55efbf1aa6a0;  1 drivers
v0x55efbf0cee90_0 .net "in_b", 0 0, L_0x55efbf1aa740;  1 drivers
v0x55efbf0cef50_0 .net "not_a", 0 0, L_0x55efbf1aa2e0;  1 drivers
v0x55efbf0ceff0_0 .net "not_b", 0 0, L_0x55efbf1aa420;  1 drivers
v0x55efbf0cf090_0 .net "out", 0 0, L_0x55efbf1aa5f0;  1 drivers
S_0x55efbf0cd5d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0cd380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aa5f0 .functor NAND 1, L_0x55efbf1aa2e0, L_0x55efbf1aa420, C4<1>, C4<1>;
v0x55efbf0cd840_0 .net "in_a", 0 0, L_0x55efbf1aa2e0;  alias, 1 drivers
v0x55efbf0cd920_0 .net "in_b", 0 0, L_0x55efbf1aa420;  alias, 1 drivers
v0x55efbf0cd9e0_0 .net "out", 0 0, L_0x55efbf1aa5f0;  alias, 1 drivers
S_0x55efbf0cdb00 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0cd380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ce260_0 .net "in", 0 0, L_0x55efbf1aa6a0;  alias, 1 drivers
v0x55efbf0ce350_0 .net "out", 0 0, L_0x55efbf1aa2e0;  alias, 1 drivers
S_0x55efbf0cdd20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0cdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aa2e0 .functor NAND 1, L_0x55efbf1aa6a0, L_0x55efbf1aa6a0, C4<1>, C4<1>;
v0x55efbf0cdf90_0 .net "in_a", 0 0, L_0x55efbf1aa6a0;  alias, 1 drivers
v0x55efbf0ce070_0 .net "in_b", 0 0, L_0x55efbf1aa6a0;  alias, 1 drivers
v0x55efbf0ce160_0 .net "out", 0 0, L_0x55efbf1aa2e0;  alias, 1 drivers
S_0x55efbf0ce4a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0cd380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0cebb0_0 .net "in", 0 0, L_0x55efbf1aa740;  alias, 1 drivers
v0x55efbf0ceca0_0 .net "out", 0 0, L_0x55efbf1aa420;  alias, 1 drivers
S_0x55efbf0ce6c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ce4a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aa420 .functor NAND 1, L_0x55efbf1aa740, L_0x55efbf1aa740, C4<1>, C4<1>;
v0x55efbf0ce910_0 .net "in_a", 0 0, L_0x55efbf1aa740;  alias, 1 drivers
v0x55efbf0ce9f0_0 .net "in_b", 0 0, L_0x55efbf1aa740;  alias, 1 drivers
v0x55efbf0ceab0_0 .net "out", 0 0, L_0x55efbf1aa420;  alias, 1 drivers
S_0x55efbf0cf1a0 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0cf380 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf0cf460 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0cf1a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0d0ed0_0 .net "in_a", 0 0, L_0x55efbf1aa240;  1 drivers
v0x55efbf0d0f70_0 .net "in_b", 0 0, L_0x55efbf1aace0;  1 drivers
v0x55efbf0d1030_0 .net "not_a", 0 0, L_0x55efbf1aa890;  1 drivers
v0x55efbf0d10d0_0 .net "not_b", 0 0, L_0x55efbf1aaa60;  1 drivers
v0x55efbf0d1170_0 .net "out", 0 0, L_0x55efbf1aac30;  1 drivers
S_0x55efbf0cf6b0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0cf460;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aac30 .functor NAND 1, L_0x55efbf1aa890, L_0x55efbf1aaa60, C4<1>, C4<1>;
v0x55efbf0cf920_0 .net "in_a", 0 0, L_0x55efbf1aa890;  alias, 1 drivers
v0x55efbf0cfa00_0 .net "in_b", 0 0, L_0x55efbf1aaa60;  alias, 1 drivers
v0x55efbf0cfac0_0 .net "out", 0 0, L_0x55efbf1aac30;  alias, 1 drivers
S_0x55efbf0cfbe0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0cf460;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d0340_0 .net "in", 0 0, L_0x55efbf1aa240;  alias, 1 drivers
v0x55efbf0d0430_0 .net "out", 0 0, L_0x55efbf1aa890;  alias, 1 drivers
S_0x55efbf0cfe00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0cfbe0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aa890 .functor NAND 1, L_0x55efbf1aa240, L_0x55efbf1aa240, C4<1>, C4<1>;
v0x55efbf0d0070_0 .net "in_a", 0 0, L_0x55efbf1aa240;  alias, 1 drivers
v0x55efbf0d0150_0 .net "in_b", 0 0, L_0x55efbf1aa240;  alias, 1 drivers
v0x55efbf0d0240_0 .net "out", 0 0, L_0x55efbf1aa890;  alias, 1 drivers
S_0x55efbf0d0580 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0cf460;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d0c90_0 .net "in", 0 0, L_0x55efbf1aace0;  alias, 1 drivers
v0x55efbf0d0d80_0 .net "out", 0 0, L_0x55efbf1aaa60;  alias, 1 drivers
S_0x55efbf0d07a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d0580;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aaa60 .functor NAND 1, L_0x55efbf1aace0, L_0x55efbf1aace0, C4<1>, C4<1>;
v0x55efbf0d09f0_0 .net "in_a", 0 0, L_0x55efbf1aace0;  alias, 1 drivers
v0x55efbf0d0ad0_0 .net "in_b", 0 0, L_0x55efbf1aace0;  alias, 1 drivers
v0x55efbf0d0b90_0 .net "out", 0 0, L_0x55efbf1aaa60;  alias, 1 drivers
S_0x55efbf0d1280 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0d1460 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf0d1540 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0d1280;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0d2fb0_0 .net "in_a", 0 0, L_0x55efbf1ab1e0;  1 drivers
v0x55efbf0d3050_0 .net "in_b", 0 0, L_0x55efbf1ab280;  1 drivers
v0x55efbf0d3110_0 .net "not_a", 0 0, L_0x55efbf1aa7e0;  1 drivers
v0x55efbf0d31b0_0 .net "not_b", 0 0, L_0x55efbf1aaf60;  1 drivers
v0x55efbf0d3250_0 .net "out", 0 0, L_0x55efbf1ab130;  1 drivers
S_0x55efbf0d1790 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0d1540;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ab130 .functor NAND 1, L_0x55efbf1aa7e0, L_0x55efbf1aaf60, C4<1>, C4<1>;
v0x55efbf0d1a00_0 .net "in_a", 0 0, L_0x55efbf1aa7e0;  alias, 1 drivers
v0x55efbf0d1ae0_0 .net "in_b", 0 0, L_0x55efbf1aaf60;  alias, 1 drivers
v0x55efbf0d1ba0_0 .net "out", 0 0, L_0x55efbf1ab130;  alias, 1 drivers
S_0x55efbf0d1cc0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0d1540;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d2420_0 .net "in", 0 0, L_0x55efbf1ab1e0;  alias, 1 drivers
v0x55efbf0d2510_0 .net "out", 0 0, L_0x55efbf1aa7e0;  alias, 1 drivers
S_0x55efbf0d1ee0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d1cc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aa7e0 .functor NAND 1, L_0x55efbf1ab1e0, L_0x55efbf1ab1e0, C4<1>, C4<1>;
v0x55efbf0d2150_0 .net "in_a", 0 0, L_0x55efbf1ab1e0;  alias, 1 drivers
v0x55efbf0d2230_0 .net "in_b", 0 0, L_0x55efbf1ab1e0;  alias, 1 drivers
v0x55efbf0d2320_0 .net "out", 0 0, L_0x55efbf1aa7e0;  alias, 1 drivers
S_0x55efbf0d2660 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0d1540;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d2d70_0 .net "in", 0 0, L_0x55efbf1ab280;  alias, 1 drivers
v0x55efbf0d2e60_0 .net "out", 0 0, L_0x55efbf1aaf60;  alias, 1 drivers
S_0x55efbf0d2880 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d2660;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aaf60 .functor NAND 1, L_0x55efbf1ab280, L_0x55efbf1ab280, C4<1>, C4<1>;
v0x55efbf0d2ad0_0 .net "in_a", 0 0, L_0x55efbf1ab280;  alias, 1 drivers
v0x55efbf0d2bb0_0 .net "in_b", 0 0, L_0x55efbf1ab280;  alias, 1 drivers
v0x55efbf0d2c70_0 .net "out", 0 0, L_0x55efbf1aaf60;  alias, 1 drivers
S_0x55efbf0d3360 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0d3540 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf0d3620 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0d3360;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0d5090_0 .net "in_a", 0 0, L_0x55efbf1ab790;  1 drivers
v0x55efbf0d5130_0 .net "in_b", 0 0, L_0x55efbf1ab830;  1 drivers
v0x55efbf0d51f0_0 .net "not_a", 0 0, L_0x55efbf1aad80;  1 drivers
v0x55efbf0d5290_0 .net "not_b", 0 0, L_0x55efbf1ab510;  1 drivers
v0x55efbf0d5330_0 .net "out", 0 0, L_0x55efbf1ab6e0;  1 drivers
S_0x55efbf0d3870 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0d3620;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ab6e0 .functor NAND 1, L_0x55efbf1aad80, L_0x55efbf1ab510, C4<1>, C4<1>;
v0x55efbf0d3ae0_0 .net "in_a", 0 0, L_0x55efbf1aad80;  alias, 1 drivers
v0x55efbf0d3bc0_0 .net "in_b", 0 0, L_0x55efbf1ab510;  alias, 1 drivers
v0x55efbf0d3c80_0 .net "out", 0 0, L_0x55efbf1ab6e0;  alias, 1 drivers
S_0x55efbf0d3da0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0d3620;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d4500_0 .net "in", 0 0, L_0x55efbf1ab790;  alias, 1 drivers
v0x55efbf0d45f0_0 .net "out", 0 0, L_0x55efbf1aad80;  alias, 1 drivers
S_0x55efbf0d3fc0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d3da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aad80 .functor NAND 1, L_0x55efbf1ab790, L_0x55efbf1ab790, C4<1>, C4<1>;
v0x55efbf0d4230_0 .net "in_a", 0 0, L_0x55efbf1ab790;  alias, 1 drivers
v0x55efbf0d4310_0 .net "in_b", 0 0, L_0x55efbf1ab790;  alias, 1 drivers
v0x55efbf0d4400_0 .net "out", 0 0, L_0x55efbf1aad80;  alias, 1 drivers
S_0x55efbf0d4740 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0d3620;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d4e50_0 .net "in", 0 0, L_0x55efbf1ab830;  alias, 1 drivers
v0x55efbf0d4f40_0 .net "out", 0 0, L_0x55efbf1ab510;  alias, 1 drivers
S_0x55efbf0d4960 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d4740;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ab510 .functor NAND 1, L_0x55efbf1ab830, L_0x55efbf1ab830, C4<1>, C4<1>;
v0x55efbf0d4bb0_0 .net "in_a", 0 0, L_0x55efbf1ab830;  alias, 1 drivers
v0x55efbf0d4c90_0 .net "in_b", 0 0, L_0x55efbf1ab830;  alias, 1 drivers
v0x55efbf0d4d50_0 .net "out", 0 0, L_0x55efbf1ab510;  alias, 1 drivers
S_0x55efbf0d5440 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0d5620 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf0d5700 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0d5440;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0d7170_0 .net "in_a", 0 0, L_0x55efbf1abd30;  1 drivers
v0x55efbf0d7210_0 .net "in_b", 0 0, L_0x55efbf1abdd0;  1 drivers
v0x55efbf0d72d0_0 .net "not_a", 0 0, L_0x55efbf1ab320;  1 drivers
v0x55efbf0d7370_0 .net "not_b", 0 0, L_0x55efbf1abad0;  1 drivers
v0x55efbf0d7410_0 .net "out", 0 0, L_0x55efbf1abc80;  1 drivers
S_0x55efbf0d5950 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0d5700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1abc80 .functor NAND 1, L_0x55efbf1ab320, L_0x55efbf1abad0, C4<1>, C4<1>;
v0x55efbf0d5bc0_0 .net "in_a", 0 0, L_0x55efbf1ab320;  alias, 1 drivers
v0x55efbf0d5ca0_0 .net "in_b", 0 0, L_0x55efbf1abad0;  alias, 1 drivers
v0x55efbf0d5d60_0 .net "out", 0 0, L_0x55efbf1abc80;  alias, 1 drivers
S_0x55efbf0d5e80 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0d5700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d65e0_0 .net "in", 0 0, L_0x55efbf1abd30;  alias, 1 drivers
v0x55efbf0d66d0_0 .net "out", 0 0, L_0x55efbf1ab320;  alias, 1 drivers
S_0x55efbf0d60a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d5e80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ab320 .functor NAND 1, L_0x55efbf1abd30, L_0x55efbf1abd30, C4<1>, C4<1>;
v0x55efbf0d6310_0 .net "in_a", 0 0, L_0x55efbf1abd30;  alias, 1 drivers
v0x55efbf0d63f0_0 .net "in_b", 0 0, L_0x55efbf1abd30;  alias, 1 drivers
v0x55efbf0d64e0_0 .net "out", 0 0, L_0x55efbf1ab320;  alias, 1 drivers
S_0x55efbf0d6820 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0d5700;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d6f30_0 .net "in", 0 0, L_0x55efbf1abdd0;  alias, 1 drivers
v0x55efbf0d7020_0 .net "out", 0 0, L_0x55efbf1abad0;  alias, 1 drivers
S_0x55efbf0d6a40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d6820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1abad0 .functor NAND 1, L_0x55efbf1abdd0, L_0x55efbf1abdd0, C4<1>, C4<1>;
v0x55efbf0d6c90_0 .net "in_a", 0 0, L_0x55efbf1abdd0;  alias, 1 drivers
v0x55efbf0d6d70_0 .net "in_b", 0 0, L_0x55efbf1abdd0;  alias, 1 drivers
v0x55efbf0d6e30_0 .net "out", 0 0, L_0x55efbf1abad0;  alias, 1 drivers
S_0x55efbf0d7520 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0d7700 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf0d77e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0d7520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0d9250_0 .net "in_a", 0 0, L_0x55efbf1ac2e0;  1 drivers
v0x55efbf0d92f0_0 .net "in_b", 0 0, L_0x55efbf1ac380;  1 drivers
v0x55efbf0d93b0_0 .net "not_a", 0 0, L_0x55efbf1ab8d0;  1 drivers
v0x55efbf0d9450_0 .net "not_b", 0 0, L_0x55efbf1ac080;  1 drivers
v0x55efbf0d94f0_0 .net "out", 0 0, L_0x55efbf1ac230;  1 drivers
S_0x55efbf0d7a30 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0d77e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ac230 .functor NAND 1, L_0x55efbf1ab8d0, L_0x55efbf1ac080, C4<1>, C4<1>;
v0x55efbf0d7ca0_0 .net "in_a", 0 0, L_0x55efbf1ab8d0;  alias, 1 drivers
v0x55efbf0d7d80_0 .net "in_b", 0 0, L_0x55efbf1ac080;  alias, 1 drivers
v0x55efbf0d7e40_0 .net "out", 0 0, L_0x55efbf1ac230;  alias, 1 drivers
S_0x55efbf0d7f60 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0d77e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d86c0_0 .net "in", 0 0, L_0x55efbf1ac2e0;  alias, 1 drivers
v0x55efbf0d87b0_0 .net "out", 0 0, L_0x55efbf1ab8d0;  alias, 1 drivers
S_0x55efbf0d8180 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d7f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ab8d0 .functor NAND 1, L_0x55efbf1ac2e0, L_0x55efbf1ac2e0, C4<1>, C4<1>;
v0x55efbf0d83f0_0 .net "in_a", 0 0, L_0x55efbf1ac2e0;  alias, 1 drivers
v0x55efbf0d84d0_0 .net "in_b", 0 0, L_0x55efbf1ac2e0;  alias, 1 drivers
v0x55efbf0d85c0_0 .net "out", 0 0, L_0x55efbf1ab8d0;  alias, 1 drivers
S_0x55efbf0d8900 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0d77e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0d9010_0 .net "in", 0 0, L_0x55efbf1ac380;  alias, 1 drivers
v0x55efbf0d9100_0 .net "out", 0 0, L_0x55efbf1ac080;  alias, 1 drivers
S_0x55efbf0d8b20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0d8900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ac080 .functor NAND 1, L_0x55efbf1ac380, L_0x55efbf1ac380, C4<1>, C4<1>;
v0x55efbf0d8d70_0 .net "in_a", 0 0, L_0x55efbf1ac380;  alias, 1 drivers
v0x55efbf0d8e50_0 .net "in_b", 0 0, L_0x55efbf1ac380;  alias, 1 drivers
v0x55efbf0d8f10_0 .net "out", 0 0, L_0x55efbf1ac080;  alias, 1 drivers
S_0x55efbf0d9600 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbf0ba5d0;
 .timescale -9 -11;
P_0x55efbf0d97e0 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf0d98c0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0d9600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0db330_0 .net "in_a", 0 0, L_0x55efbf1ac880;  1 drivers
v0x55efbf0db3d0_0 .net "in_b", 0 0, L_0x55efbf1acb30;  1 drivers
v0x55efbf0db490_0 .net "not_a", 0 0, L_0x55efbf1abe70;  1 drivers
v0x55efbf0db530_0 .net "not_b", 0 0, L_0x55efbf1ac640;  1 drivers
v0x55efbf0db5d0_0 .net "out", 0 0, L_0x55efbf1ac7d0;  1 drivers
S_0x55efbf0d9b10 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0d98c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ac7d0 .functor NAND 1, L_0x55efbf1abe70, L_0x55efbf1ac640, C4<1>, C4<1>;
v0x55efbf0d9d80_0 .net "in_a", 0 0, L_0x55efbf1abe70;  alias, 1 drivers
v0x55efbf0d9e60_0 .net "in_b", 0 0, L_0x55efbf1ac640;  alias, 1 drivers
v0x55efbf0d9f20_0 .net "out", 0 0, L_0x55efbf1ac7d0;  alias, 1 drivers
S_0x55efbf0da040 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0d98c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0da7a0_0 .net "in", 0 0, L_0x55efbf1ac880;  alias, 1 drivers
v0x55efbf0da890_0 .net "out", 0 0, L_0x55efbf1abe70;  alias, 1 drivers
S_0x55efbf0da260 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0da040;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1abe70 .functor NAND 1, L_0x55efbf1ac880, L_0x55efbf1ac880, C4<1>, C4<1>;
v0x55efbf0da4d0_0 .net "in_a", 0 0, L_0x55efbf1ac880;  alias, 1 drivers
v0x55efbf0da5b0_0 .net "in_b", 0 0, L_0x55efbf1ac880;  alias, 1 drivers
v0x55efbf0da6a0_0 .net "out", 0 0, L_0x55efbf1abe70;  alias, 1 drivers
S_0x55efbf0da9e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0d98c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0db0f0_0 .net "in", 0 0, L_0x55efbf1acb30;  alias, 1 drivers
v0x55efbf0db1e0_0 .net "out", 0 0, L_0x55efbf1ac640;  alias, 1 drivers
S_0x55efbf0dac00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0da9e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ac640 .functor NAND 1, L_0x55efbf1acb30, L_0x55efbf1acb30, C4<1>, C4<1>;
v0x55efbf0dae50_0 .net "in_a", 0 0, L_0x55efbf1acb30;  alias, 1 drivers
v0x55efbf0daf30_0 .net "in_b", 0 0, L_0x55efbf1acb30;  alias, 1 drivers
v0x55efbf0daff0_0 .net "out", 0 0, L_0x55efbf1ac640;  alias, 1 drivers
S_0x55efbf0db9d0 .scope module, "OR_E" "or_16" 38 11, 32 1 0, S_0x55efbf036760;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf0fcb00_0 .net "in_a", 15 0, L_0x55efbf1b2a10;  1 drivers
v0x55efbf0fcbe0_0 .net "in_b", 15 0, L_0x55efbf1b2b40;  1 drivers
v0x55efbf0fccc0_0 .net "out", 15 0, L_0x55efbf1b1ef0;  alias, 1 drivers
L_0x55efbf1ad4d0 .part L_0x55efbf1b2a10, 0, 1;
L_0x55efbf1ad570 .part L_0x55efbf1b2b40, 0, 1;
L_0x55efbf1ada40 .part L_0x55efbf1b2a10, 1, 1;
L_0x55efbf1adae0 .part L_0x55efbf1b2b40, 1, 1;
L_0x55efbf1adfb0 .part L_0x55efbf1b2a10, 2, 1;
L_0x55efbf1ae050 .part L_0x55efbf1b2b40, 2, 1;
L_0x55efbf1ae540 .part L_0x55efbf1b2a10, 3, 1;
L_0x55efbf1ae670 .part L_0x55efbf1b2b40, 3, 1;
L_0x55efbf1aebf0 .part L_0x55efbf1b2a10, 4, 1;
L_0x55efbf1aec90 .part L_0x55efbf1b2b40, 4, 1;
L_0x55efbf1af0b0 .part L_0x55efbf1b2a10, 5, 1;
L_0x55efbf1af150 .part L_0x55efbf1b2b40, 5, 1;
L_0x55efbf1af5f0 .part L_0x55efbf1b2a10, 6, 1;
L_0x55efbf1af690 .part L_0x55efbf1b2b40, 6, 1;
L_0x55efbf1afad0 .part L_0x55efbf1b2a10, 7, 1;
L_0x55efbf1afb70 .part L_0x55efbf1b2b40, 7, 1;
L_0x55efbf1aff10 .part L_0x55efbf1b2a10, 8, 1;
L_0x55efbf1affb0 .part L_0x55efbf1b2b40, 8, 1;
L_0x55efbf1b03f0 .part L_0x55efbf1b2a10, 9, 1;
L_0x55efbf1b0490 .part L_0x55efbf1b2b40, 9, 1;
L_0x55efbf1b0050 .part L_0x55efbf1b2a10, 10, 1;
L_0x55efbf1b0970 .part L_0x55efbf1b2b40, 10, 1;
L_0x55efbf1b0df0 .part L_0x55efbf1b2a10, 11, 1;
L_0x55efbf1b0e90 .part L_0x55efbf1b2b40, 11, 1;
L_0x55efbf1b1320 .part L_0x55efbf1b2a10, 12, 1;
L_0x55efbf1b13c0 .part L_0x55efbf1b2b40, 12, 1;
L_0x55efbf1b1860 .part L_0x55efbf1b2a10, 13, 1;
L_0x55efbf1b1900 .part L_0x55efbf1b2b40, 13, 1;
L_0x55efbf1b1db0 .part L_0x55efbf1b2a10, 14, 1;
L_0x55efbf1b1e50 .part L_0x55efbf1b2b40, 14, 1;
L_0x55efbf1b2310 .part L_0x55efbf1b2a10, 15, 1;
L_0x55efbf1b25c0 .part L_0x55efbf1b2b40, 15, 1;
LS_0x55efbf1b1ef0_0_0 .concat8 [ 1 1 1 1], L_0x55efbf1ad420, L_0x55efbf1ad990, L_0x55efbf1adf00, L_0x55efbf1ae490;
LS_0x55efbf1b1ef0_0_4 .concat8 [ 1 1 1 1], L_0x55efbf1aeb40, L_0x55efbeedc270, L_0x55efbf1af580, L_0x55efbf1afa60;
LS_0x55efbf1b1ef0_0_8 .concat8 [ 1 1 1 1], L_0x55efbf1afea0, L_0x55efbf1b0380, L_0x55efbf1b0900, L_0x55efbf1b0d80;
LS_0x55efbf1b1ef0_0_12 .concat8 [ 1 1 1 1], L_0x55efbf1b12b0, L_0x55efbf1b17f0, L_0x55efbf1b1d40, L_0x55efbf1b22a0;
L_0x55efbf1b1ef0 .concat8 [ 4 4 4 4], LS_0x55efbf1b1ef0_0_0, LS_0x55efbf1b1ef0_0_4, LS_0x55efbf1b1ef0_0_8, LS_0x55efbf1b1ef0_0_12;
S_0x55efbf0dbc50 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0dbe70 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbf0dbf50 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0dbc50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0dd9c0_0 .net "in_a", 0 0, L_0x55efbf1ad4d0;  1 drivers
v0x55efbf0dda60_0 .net "in_b", 0 0, L_0x55efbf1ad570;  1 drivers
v0x55efbf0ddb20_0 .net "not_a", 0 0, L_0x55efbf1ad0c0;  1 drivers
v0x55efbf0ddbc0_0 .net "not_b", 0 0, L_0x55efbf1ad250;  1 drivers
v0x55efbf0ddc60_0 .net "out", 0 0, L_0x55efbf1ad420;  1 drivers
S_0x55efbf0dc1a0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0dbf50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ad420 .functor NAND 1, L_0x55efbf1ad0c0, L_0x55efbf1ad250, C4<1>, C4<1>;
v0x55efbf0dc410_0 .net "in_a", 0 0, L_0x55efbf1ad0c0;  alias, 1 drivers
v0x55efbf0dc4f0_0 .net "in_b", 0 0, L_0x55efbf1ad250;  alias, 1 drivers
v0x55efbf0dc5b0_0 .net "out", 0 0, L_0x55efbf1ad420;  alias, 1 drivers
S_0x55efbf0dc6d0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0dbf50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0dce30_0 .net "in", 0 0, L_0x55efbf1ad4d0;  alias, 1 drivers
v0x55efbf0dcf20_0 .net "out", 0 0, L_0x55efbf1ad0c0;  alias, 1 drivers
S_0x55efbf0dc8f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0dc6d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ad0c0 .functor NAND 1, L_0x55efbf1ad4d0, L_0x55efbf1ad4d0, C4<1>, C4<1>;
v0x55efbf0dcb60_0 .net "in_a", 0 0, L_0x55efbf1ad4d0;  alias, 1 drivers
v0x55efbf0dcc40_0 .net "in_b", 0 0, L_0x55efbf1ad4d0;  alias, 1 drivers
v0x55efbf0dcd30_0 .net "out", 0 0, L_0x55efbf1ad0c0;  alias, 1 drivers
S_0x55efbf0dd070 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0dbf50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0dd780_0 .net "in", 0 0, L_0x55efbf1ad570;  alias, 1 drivers
v0x55efbf0dd870_0 .net "out", 0 0, L_0x55efbf1ad250;  alias, 1 drivers
S_0x55efbf0dd290 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0dd070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ad250 .functor NAND 1, L_0x55efbf1ad570, L_0x55efbf1ad570, C4<1>, C4<1>;
v0x55efbf0dd4e0_0 .net "in_a", 0 0, L_0x55efbf1ad570;  alias, 1 drivers
v0x55efbf0dd5c0_0 .net "in_b", 0 0, L_0x55efbf1ad570;  alias, 1 drivers
v0x55efbf0dd680_0 .net "out", 0 0, L_0x55efbf1ad250;  alias, 1 drivers
S_0x55efbf0ddd70 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0ddf70 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbf0de030 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0ddd70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0dfaa0_0 .net "in_a", 0 0, L_0x55efbf1ada40;  1 drivers
v0x55efbf0dfb40_0 .net "in_b", 0 0, L_0x55efbf1adae0;  1 drivers
v0x55efbf0dfc00_0 .net "not_a", 0 0, L_0x55efbf1ad610;  1 drivers
v0x55efbf0dfca0_0 .net "not_b", 0 0, L_0x55efbf1ad7c0;  1 drivers
v0x55efbf0dfd40_0 .net "out", 0 0, L_0x55efbf1ad990;  1 drivers
S_0x55efbf0de280 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0de030;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ad990 .functor NAND 1, L_0x55efbf1ad610, L_0x55efbf1ad7c0, C4<1>, C4<1>;
v0x55efbf0de4f0_0 .net "in_a", 0 0, L_0x55efbf1ad610;  alias, 1 drivers
v0x55efbf0de5d0_0 .net "in_b", 0 0, L_0x55efbf1ad7c0;  alias, 1 drivers
v0x55efbf0de690_0 .net "out", 0 0, L_0x55efbf1ad990;  alias, 1 drivers
S_0x55efbf0de7b0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0de030;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0def10_0 .net "in", 0 0, L_0x55efbf1ada40;  alias, 1 drivers
v0x55efbf0df000_0 .net "out", 0 0, L_0x55efbf1ad610;  alias, 1 drivers
S_0x55efbf0de9d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0de7b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ad610 .functor NAND 1, L_0x55efbf1ada40, L_0x55efbf1ada40, C4<1>, C4<1>;
v0x55efbf0dec40_0 .net "in_a", 0 0, L_0x55efbf1ada40;  alias, 1 drivers
v0x55efbf0ded20_0 .net "in_b", 0 0, L_0x55efbf1ada40;  alias, 1 drivers
v0x55efbf0dee10_0 .net "out", 0 0, L_0x55efbf1ad610;  alias, 1 drivers
S_0x55efbf0df150 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0de030;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0df860_0 .net "in", 0 0, L_0x55efbf1adae0;  alias, 1 drivers
v0x55efbf0df950_0 .net "out", 0 0, L_0x55efbf1ad7c0;  alias, 1 drivers
S_0x55efbf0df370 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0df150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ad7c0 .functor NAND 1, L_0x55efbf1adae0, L_0x55efbf1adae0, C4<1>, C4<1>;
v0x55efbf0df5c0_0 .net "in_a", 0 0, L_0x55efbf1adae0;  alias, 1 drivers
v0x55efbf0df6a0_0 .net "in_b", 0 0, L_0x55efbf1adae0;  alias, 1 drivers
v0x55efbf0df760_0 .net "out", 0 0, L_0x55efbf1ad7c0;  alias, 1 drivers
S_0x55efbf0dfe50 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0e0030 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbf0e00f0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0dfe50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0e1b90_0 .net "in_a", 0 0, L_0x55efbf1adfb0;  1 drivers
v0x55efbf0e1c30_0 .net "in_b", 0 0, L_0x55efbf1ae050;  1 drivers
v0x55efbf0e1cf0_0 .net "not_a", 0 0, L_0x55efbf1adb80;  1 drivers
v0x55efbf0e1d90_0 .net "not_b", 0 0, L_0x55efbf1add30;  1 drivers
v0x55efbf0e1e30_0 .net "out", 0 0, L_0x55efbf1adf00;  1 drivers
S_0x55efbf0e0340 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0e00f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1adf00 .functor NAND 1, L_0x55efbf1adb80, L_0x55efbf1add30, C4<1>, C4<1>;
v0x55efbf0e05b0_0 .net "in_a", 0 0, L_0x55efbf1adb80;  alias, 1 drivers
v0x55efbf0e0690_0 .net "in_b", 0 0, L_0x55efbf1add30;  alias, 1 drivers
v0x55efbf0e0750_0 .net "out", 0 0, L_0x55efbf1adf00;  alias, 1 drivers
S_0x55efbf0e08a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0e00f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e1000_0 .net "in", 0 0, L_0x55efbf1adfb0;  alias, 1 drivers
v0x55efbf0e10f0_0 .net "out", 0 0, L_0x55efbf1adb80;  alias, 1 drivers
S_0x55efbf0e0ac0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e08a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1adb80 .functor NAND 1, L_0x55efbf1adfb0, L_0x55efbf1adfb0, C4<1>, C4<1>;
v0x55efbf0e0d30_0 .net "in_a", 0 0, L_0x55efbf1adfb0;  alias, 1 drivers
v0x55efbf0e0e10_0 .net "in_b", 0 0, L_0x55efbf1adfb0;  alias, 1 drivers
v0x55efbf0e0f00_0 .net "out", 0 0, L_0x55efbf1adb80;  alias, 1 drivers
S_0x55efbf0e1240 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0e00f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e1950_0 .net "in", 0 0, L_0x55efbf1ae050;  alias, 1 drivers
v0x55efbf0e1a40_0 .net "out", 0 0, L_0x55efbf1add30;  alias, 1 drivers
S_0x55efbf0e1460 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e1240;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1add30 .functor NAND 1, L_0x55efbf1ae050, L_0x55efbf1ae050, C4<1>, C4<1>;
v0x55efbf0e16b0_0 .net "in_a", 0 0, L_0x55efbf1ae050;  alias, 1 drivers
v0x55efbf0e1790_0 .net "in_b", 0 0, L_0x55efbf1ae050;  alias, 1 drivers
v0x55efbf0e1850_0 .net "out", 0 0, L_0x55efbf1add30;  alias, 1 drivers
S_0x55efbf0e1f40 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0e2120 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbf0e2200 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0e1f40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0e3c70_0 .net "in_a", 0 0, L_0x55efbf1ae540;  1 drivers
v0x55efbf0e3d10_0 .net "in_b", 0 0, L_0x55efbf1ae670;  1 drivers
v0x55efbf0e3dd0_0 .net "not_a", 0 0, L_0x55efbf1ae0f0;  1 drivers
v0x55efbf0e3e70_0 .net "not_b", 0 0, L_0x55efbf1ae2c0;  1 drivers
v0x55efbf0e3f10_0 .net "out", 0 0, L_0x55efbf1ae490;  1 drivers
S_0x55efbf0e2450 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0e2200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ae490 .functor NAND 1, L_0x55efbf1ae0f0, L_0x55efbf1ae2c0, C4<1>, C4<1>;
v0x55efbf0e26c0_0 .net "in_a", 0 0, L_0x55efbf1ae0f0;  alias, 1 drivers
v0x55efbf0e27a0_0 .net "in_b", 0 0, L_0x55efbf1ae2c0;  alias, 1 drivers
v0x55efbf0e2860_0 .net "out", 0 0, L_0x55efbf1ae490;  alias, 1 drivers
S_0x55efbf0e2980 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0e2200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e30e0_0 .net "in", 0 0, L_0x55efbf1ae540;  alias, 1 drivers
v0x55efbf0e31d0_0 .net "out", 0 0, L_0x55efbf1ae0f0;  alias, 1 drivers
S_0x55efbf0e2ba0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e2980;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ae0f0 .functor NAND 1, L_0x55efbf1ae540, L_0x55efbf1ae540, C4<1>, C4<1>;
v0x55efbf0e2e10_0 .net "in_a", 0 0, L_0x55efbf1ae540;  alias, 1 drivers
v0x55efbf0e2ef0_0 .net "in_b", 0 0, L_0x55efbf1ae540;  alias, 1 drivers
v0x55efbf0e2fe0_0 .net "out", 0 0, L_0x55efbf1ae0f0;  alias, 1 drivers
S_0x55efbf0e3320 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0e2200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e3a30_0 .net "in", 0 0, L_0x55efbf1ae670;  alias, 1 drivers
v0x55efbf0e3b20_0 .net "out", 0 0, L_0x55efbf1ae2c0;  alias, 1 drivers
S_0x55efbf0e3540 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e3320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ae2c0 .functor NAND 1, L_0x55efbf1ae670, L_0x55efbf1ae670, C4<1>, C4<1>;
v0x55efbf0e3790_0 .net "in_a", 0 0, L_0x55efbf1ae670;  alias, 1 drivers
v0x55efbf0e3870_0 .net "in_b", 0 0, L_0x55efbf1ae670;  alias, 1 drivers
v0x55efbf0e3930_0 .net "out", 0 0, L_0x55efbf1ae2c0;  alias, 1 drivers
S_0x55efbf0e4020 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0e4250 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbf0e4330 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0e4020;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0e5d70_0 .net "in_a", 0 0, L_0x55efbf1aebf0;  1 drivers
v0x55efbf0e5e10_0 .net "in_b", 0 0, L_0x55efbf1aec90;  1 drivers
v0x55efbf0e5ed0_0 .net "not_a", 0 0, L_0x55efbf1ae7a0;  1 drivers
v0x55efbf0e5f70_0 .net "not_b", 0 0, L_0x55efbf1ae970;  1 drivers
v0x55efbf0e6010_0 .net "out", 0 0, L_0x55efbf1aeb40;  1 drivers
S_0x55efbf0e4580 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0e4330;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aeb40 .functor NAND 1, L_0x55efbf1ae7a0, L_0x55efbf1ae970, C4<1>, C4<1>;
v0x55efbf0e47f0_0 .net "in_a", 0 0, L_0x55efbf1ae7a0;  alias, 1 drivers
v0x55efbf0e48d0_0 .net "in_b", 0 0, L_0x55efbf1ae970;  alias, 1 drivers
v0x55efbf0e4990_0 .net "out", 0 0, L_0x55efbf1aeb40;  alias, 1 drivers
S_0x55efbf0e4ab0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0e4330;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e51e0_0 .net "in", 0 0, L_0x55efbf1aebf0;  alias, 1 drivers
v0x55efbf0e52d0_0 .net "out", 0 0, L_0x55efbf1ae7a0;  alias, 1 drivers
S_0x55efbf0e4cd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e4ab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ae7a0 .functor NAND 1, L_0x55efbf1aebf0, L_0x55efbf1aebf0, C4<1>, C4<1>;
v0x55efbf0e4f40_0 .net "in_a", 0 0, L_0x55efbf1aebf0;  alias, 1 drivers
v0x55efbf0e5020_0 .net "in_b", 0 0, L_0x55efbf1aebf0;  alias, 1 drivers
v0x55efbf0e50e0_0 .net "out", 0 0, L_0x55efbf1ae7a0;  alias, 1 drivers
S_0x55efbf0e5420 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0e4330;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e5b30_0 .net "in", 0 0, L_0x55efbf1aec90;  alias, 1 drivers
v0x55efbf0e5c20_0 .net "out", 0 0, L_0x55efbf1ae970;  alias, 1 drivers
S_0x55efbf0e5640 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e5420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ae970 .functor NAND 1, L_0x55efbf1aec90, L_0x55efbf1aec90, C4<1>, C4<1>;
v0x55efbf0e5890_0 .net "in_a", 0 0, L_0x55efbf1aec90;  alias, 1 drivers
v0x55efbf0e5970_0 .net "in_b", 0 0, L_0x55efbf1aec90;  alias, 1 drivers
v0x55efbf0e5a30_0 .net "out", 0 0, L_0x55efbf1ae970;  alias, 1 drivers
S_0x55efbf0e6120 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0e6300 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbf0e63e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0e6120;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0e7e50_0 .net "in_a", 0 0, L_0x55efbf1af0b0;  1 drivers
v0x55efbf0e7ef0_0 .net "in_b", 0 0, L_0x55efbf1af150;  1 drivers
v0x55efbf0e7fb0_0 .net "not_a", 0 0, L_0x55efbf1aed30;  1 drivers
v0x55efbf0e8050_0 .net "not_b", 0 0, L_0x55efbf1aef00;  1 drivers
v0x55efbf0e80f0_0 .net "out", 0 0, L_0x55efbeedc270;  1 drivers
S_0x55efbf0e6630 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0e63e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbeedc270 .functor NAND 1, L_0x55efbf1aed30, L_0x55efbf1aef00, C4<1>, C4<1>;
v0x55efbf0e68a0_0 .net "in_a", 0 0, L_0x55efbf1aed30;  alias, 1 drivers
v0x55efbf0e6980_0 .net "in_b", 0 0, L_0x55efbf1aef00;  alias, 1 drivers
v0x55efbf0e6a40_0 .net "out", 0 0, L_0x55efbeedc270;  alias, 1 drivers
S_0x55efbf0e6b60 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0e63e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e72c0_0 .net "in", 0 0, L_0x55efbf1af0b0;  alias, 1 drivers
v0x55efbf0e73b0_0 .net "out", 0 0, L_0x55efbf1aed30;  alias, 1 drivers
S_0x55efbf0e6d80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e6b60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aed30 .functor NAND 1, L_0x55efbf1af0b0, L_0x55efbf1af0b0, C4<1>, C4<1>;
v0x55efbf0e6ff0_0 .net "in_a", 0 0, L_0x55efbf1af0b0;  alias, 1 drivers
v0x55efbf0e70d0_0 .net "in_b", 0 0, L_0x55efbf1af0b0;  alias, 1 drivers
v0x55efbf0e71c0_0 .net "out", 0 0, L_0x55efbf1aed30;  alias, 1 drivers
S_0x55efbf0e7500 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0e63e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e7c10_0 .net "in", 0 0, L_0x55efbf1af150;  alias, 1 drivers
v0x55efbf0e7d00_0 .net "out", 0 0, L_0x55efbf1aef00;  alias, 1 drivers
S_0x55efbf0e7720 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e7500;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1aef00 .functor NAND 1, L_0x55efbf1af150, L_0x55efbf1af150, C4<1>, C4<1>;
v0x55efbf0e7970_0 .net "in_a", 0 0, L_0x55efbf1af150;  alias, 1 drivers
v0x55efbf0e7a50_0 .net "in_b", 0 0, L_0x55efbf1af150;  alias, 1 drivers
v0x55efbf0e7b10_0 .net "out", 0 0, L_0x55efbf1aef00;  alias, 1 drivers
S_0x55efbf0e8200 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0e83e0 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbf0e84c0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0e8200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0e9f30_0 .net "in_a", 0 0, L_0x55efbf1af5f0;  1 drivers
v0x55efbf0e9fd0_0 .net "in_b", 0 0, L_0x55efbf1af690;  1 drivers
v0x55efbf0ea090_0 .net "not_a", 0 0, L_0x55efbf1af260;  1 drivers
v0x55efbf0ea130_0 .net "not_b", 0 0, L_0x55efbf1af3f0;  1 drivers
v0x55efbf0ea1d0_0 .net "out", 0 0, L_0x55efbf1af580;  1 drivers
S_0x55efbf0e8710 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0e84c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1af580 .functor NAND 1, L_0x55efbf1af260, L_0x55efbf1af3f0, C4<1>, C4<1>;
v0x55efbf0e8980_0 .net "in_a", 0 0, L_0x55efbf1af260;  alias, 1 drivers
v0x55efbf0e8a60_0 .net "in_b", 0 0, L_0x55efbf1af3f0;  alias, 1 drivers
v0x55efbf0e8b20_0 .net "out", 0 0, L_0x55efbf1af580;  alias, 1 drivers
S_0x55efbf0e8c40 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0e84c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e93a0_0 .net "in", 0 0, L_0x55efbf1af5f0;  alias, 1 drivers
v0x55efbf0e9490_0 .net "out", 0 0, L_0x55efbf1af260;  alias, 1 drivers
S_0x55efbf0e8e60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e8c40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1af260 .functor NAND 1, L_0x55efbf1af5f0, L_0x55efbf1af5f0, C4<1>, C4<1>;
v0x55efbf0e90d0_0 .net "in_a", 0 0, L_0x55efbf1af5f0;  alias, 1 drivers
v0x55efbf0e91b0_0 .net "in_b", 0 0, L_0x55efbf1af5f0;  alias, 1 drivers
v0x55efbf0e92a0_0 .net "out", 0 0, L_0x55efbf1af260;  alias, 1 drivers
S_0x55efbf0e95e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0e84c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0e9cf0_0 .net "in", 0 0, L_0x55efbf1af690;  alias, 1 drivers
v0x55efbf0e9de0_0 .net "out", 0 0, L_0x55efbf1af3f0;  alias, 1 drivers
S_0x55efbf0e9800 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0e95e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1af3f0 .functor NAND 1, L_0x55efbf1af690, L_0x55efbf1af690, C4<1>, C4<1>;
v0x55efbf0e9a50_0 .net "in_a", 0 0, L_0x55efbf1af690;  alias, 1 drivers
v0x55efbf0e9b30_0 .net "in_b", 0 0, L_0x55efbf1af690;  alias, 1 drivers
v0x55efbf0e9bf0_0 .net "out", 0 0, L_0x55efbf1af3f0;  alias, 1 drivers
S_0x55efbf0ea2e0 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0ea4c0 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf0ea5a0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0ea2e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0ec010_0 .net "in_a", 0 0, L_0x55efbf1afad0;  1 drivers
v0x55efbf0ec0b0_0 .net "in_b", 0 0, L_0x55efbf1afb70;  1 drivers
v0x55efbf0ec170_0 .net "not_a", 0 0, L_0x55efbf1af1f0;  1 drivers
v0x55efbf0ec210_0 .net "not_b", 0 0, L_0x55efbf1af8d0;  1 drivers
v0x55efbf0ec2b0_0 .net "out", 0 0, L_0x55efbf1afa60;  1 drivers
S_0x55efbf0ea7f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0ea5a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1afa60 .functor NAND 1, L_0x55efbf1af1f0, L_0x55efbf1af8d0, C4<1>, C4<1>;
v0x55efbf0eaa60_0 .net "in_a", 0 0, L_0x55efbf1af1f0;  alias, 1 drivers
v0x55efbf0eab40_0 .net "in_b", 0 0, L_0x55efbf1af8d0;  alias, 1 drivers
v0x55efbf0eac00_0 .net "out", 0 0, L_0x55efbf1afa60;  alias, 1 drivers
S_0x55efbf0ead20 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0ea5a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0eb480_0 .net "in", 0 0, L_0x55efbf1afad0;  alias, 1 drivers
v0x55efbf0eb570_0 .net "out", 0 0, L_0x55efbf1af1f0;  alias, 1 drivers
S_0x55efbf0eaf40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ead20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1af1f0 .functor NAND 1, L_0x55efbf1afad0, L_0x55efbf1afad0, C4<1>, C4<1>;
v0x55efbf0eb1b0_0 .net "in_a", 0 0, L_0x55efbf1afad0;  alias, 1 drivers
v0x55efbf0eb290_0 .net "in_b", 0 0, L_0x55efbf1afad0;  alias, 1 drivers
v0x55efbf0eb380_0 .net "out", 0 0, L_0x55efbf1af1f0;  alias, 1 drivers
S_0x55efbf0eb6c0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0ea5a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ebdd0_0 .net "in", 0 0, L_0x55efbf1afb70;  alias, 1 drivers
v0x55efbf0ebec0_0 .net "out", 0 0, L_0x55efbf1af8d0;  alias, 1 drivers
S_0x55efbf0eb8e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0eb6c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1af8d0 .functor NAND 1, L_0x55efbf1afb70, L_0x55efbf1afb70, C4<1>, C4<1>;
v0x55efbf0ebb30_0 .net "in_a", 0 0, L_0x55efbf1afb70;  alias, 1 drivers
v0x55efbf0ebc10_0 .net "in_b", 0 0, L_0x55efbf1afb70;  alias, 1 drivers
v0x55efbf0ebcd0_0 .net "out", 0 0, L_0x55efbf1af8d0;  alias, 1 drivers
S_0x55efbf0ec3c0 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0e4200 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf0ec6c0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0ec3c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0ee130_0 .net "in_a", 0 0, L_0x55efbf1aff10;  1 drivers
v0x55efbf0ee1d0_0 .net "in_b", 0 0, L_0x55efbf1affb0;  1 drivers
v0x55efbf0ee290_0 .net "not_a", 0 0, L_0x55efbf1afca0;  1 drivers
v0x55efbf0ee330_0 .net "not_b", 0 0, L_0x55efbf1afd10;  1 drivers
v0x55efbf0ee3d0_0 .net "out", 0 0, L_0x55efbf1afea0;  1 drivers
S_0x55efbf0ec910 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0ec6c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1afea0 .functor NAND 1, L_0x55efbf1afca0, L_0x55efbf1afd10, C4<1>, C4<1>;
v0x55efbf0ecb80_0 .net "in_a", 0 0, L_0x55efbf1afca0;  alias, 1 drivers
v0x55efbf0ecc60_0 .net "in_b", 0 0, L_0x55efbf1afd10;  alias, 1 drivers
v0x55efbf0ecd20_0 .net "out", 0 0, L_0x55efbf1afea0;  alias, 1 drivers
S_0x55efbf0ece40 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0ec6c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ed5a0_0 .net "in", 0 0, L_0x55efbf1aff10;  alias, 1 drivers
v0x55efbf0ed690_0 .net "out", 0 0, L_0x55efbf1afca0;  alias, 1 drivers
S_0x55efbf0ed060 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ece40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1afca0 .functor NAND 1, L_0x55efbf1aff10, L_0x55efbf1aff10, C4<1>, C4<1>;
v0x55efbf0ed2d0_0 .net "in_a", 0 0, L_0x55efbf1aff10;  alias, 1 drivers
v0x55efbf0ed3b0_0 .net "in_b", 0 0, L_0x55efbf1aff10;  alias, 1 drivers
v0x55efbf0ed4a0_0 .net "out", 0 0, L_0x55efbf1afca0;  alias, 1 drivers
S_0x55efbf0ed7e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0ec6c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0edef0_0 .net "in", 0 0, L_0x55efbf1affb0;  alias, 1 drivers
v0x55efbf0edfe0_0 .net "out", 0 0, L_0x55efbf1afd10;  alias, 1 drivers
S_0x55efbf0eda00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ed7e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1afd10 .functor NAND 1, L_0x55efbf1affb0, L_0x55efbf1affb0, C4<1>, C4<1>;
v0x55efbf0edc50_0 .net "in_a", 0 0, L_0x55efbf1affb0;  alias, 1 drivers
v0x55efbf0edd30_0 .net "in_b", 0 0, L_0x55efbf1affb0;  alias, 1 drivers
v0x55efbf0eddf0_0 .net "out", 0 0, L_0x55efbf1afd10;  alias, 1 drivers
S_0x55efbf0ee4e0 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0ee6c0 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf0ee7a0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0ee4e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0f0210_0 .net "in_a", 0 0, L_0x55efbf1b03f0;  1 drivers
v0x55efbf0f02b0_0 .net "in_b", 0 0, L_0x55efbf1b0490;  1 drivers
v0x55efbf0f0370_0 .net "not_a", 0 0, L_0x55efbf1b00f0;  1 drivers
v0x55efbf0f0410_0 .net "not_b", 0 0, L_0x55efbf1b01f0;  1 drivers
v0x55efbf0f04b0_0 .net "out", 0 0, L_0x55efbf1b0380;  1 drivers
S_0x55efbf0ee9f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0ee7a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b0380 .functor NAND 1, L_0x55efbf1b00f0, L_0x55efbf1b01f0, C4<1>, C4<1>;
v0x55efbf0eec60_0 .net "in_a", 0 0, L_0x55efbf1b00f0;  alias, 1 drivers
v0x55efbf0eed40_0 .net "in_b", 0 0, L_0x55efbf1b01f0;  alias, 1 drivers
v0x55efbf0eee00_0 .net "out", 0 0, L_0x55efbf1b0380;  alias, 1 drivers
S_0x55efbf0eef20 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0ee7a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0ef680_0 .net "in", 0 0, L_0x55efbf1b03f0;  alias, 1 drivers
v0x55efbf0ef770_0 .net "out", 0 0, L_0x55efbf1b00f0;  alias, 1 drivers
S_0x55efbf0ef140 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0eef20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b00f0 .functor NAND 1, L_0x55efbf1b03f0, L_0x55efbf1b03f0, C4<1>, C4<1>;
v0x55efbf0ef3b0_0 .net "in_a", 0 0, L_0x55efbf1b03f0;  alias, 1 drivers
v0x55efbf0ef490_0 .net "in_b", 0 0, L_0x55efbf1b03f0;  alias, 1 drivers
v0x55efbf0ef580_0 .net "out", 0 0, L_0x55efbf1b00f0;  alias, 1 drivers
S_0x55efbf0ef8c0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0ee7a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0effd0_0 .net "in", 0 0, L_0x55efbf1b0490;  alias, 1 drivers
v0x55efbf0f00c0_0 .net "out", 0 0, L_0x55efbf1b01f0;  alias, 1 drivers
S_0x55efbf0efae0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ef8c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b01f0 .functor NAND 1, L_0x55efbf1b0490, L_0x55efbf1b0490, C4<1>, C4<1>;
v0x55efbf0efd30_0 .net "in_a", 0 0, L_0x55efbf1b0490;  alias, 1 drivers
v0x55efbf0efe10_0 .net "in_b", 0 0, L_0x55efbf1b0490;  alias, 1 drivers
v0x55efbf0efed0_0 .net "out", 0 0, L_0x55efbf1b01f0;  alias, 1 drivers
S_0x55efbf0f05c0 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0f07a0 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf0f0880 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0f05c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0f22f0_0 .net "in_a", 0 0, L_0x55efbf1b0050;  1 drivers
v0x55efbf0f2390_0 .net "in_b", 0 0, L_0x55efbf1b0970;  1 drivers
v0x55efbf0f2450_0 .net "not_a", 0 0, L_0x55efbf1b05e0;  1 drivers
v0x55efbf0f24f0_0 .net "not_b", 0 0, L_0x55efbf1b0770;  1 drivers
v0x55efbf0f2590_0 .net "out", 0 0, L_0x55efbf1b0900;  1 drivers
S_0x55efbf0f0ad0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0f0880;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b0900 .functor NAND 1, L_0x55efbf1b05e0, L_0x55efbf1b0770, C4<1>, C4<1>;
v0x55efbf0f0d40_0 .net "in_a", 0 0, L_0x55efbf1b05e0;  alias, 1 drivers
v0x55efbf0f0e20_0 .net "in_b", 0 0, L_0x55efbf1b0770;  alias, 1 drivers
v0x55efbf0f0ee0_0 .net "out", 0 0, L_0x55efbf1b0900;  alias, 1 drivers
S_0x55efbf0f1000 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0f0880;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f1760_0 .net "in", 0 0, L_0x55efbf1b0050;  alias, 1 drivers
v0x55efbf0f1850_0 .net "out", 0 0, L_0x55efbf1b05e0;  alias, 1 drivers
S_0x55efbf0f1220 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f1000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b05e0 .functor NAND 1, L_0x55efbf1b0050, L_0x55efbf1b0050, C4<1>, C4<1>;
v0x55efbf0f1490_0 .net "in_a", 0 0, L_0x55efbf1b0050;  alias, 1 drivers
v0x55efbf0f1570_0 .net "in_b", 0 0, L_0x55efbf1b0050;  alias, 1 drivers
v0x55efbf0f1660_0 .net "out", 0 0, L_0x55efbf1b05e0;  alias, 1 drivers
S_0x55efbf0f19a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0f0880;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f20b0_0 .net "in", 0 0, L_0x55efbf1b0970;  alias, 1 drivers
v0x55efbf0f21a0_0 .net "out", 0 0, L_0x55efbf1b0770;  alias, 1 drivers
S_0x55efbf0f1bc0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f19a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b0770 .functor NAND 1, L_0x55efbf1b0970, L_0x55efbf1b0970, C4<1>, C4<1>;
v0x55efbf0f1e10_0 .net "in_a", 0 0, L_0x55efbf1b0970;  alias, 1 drivers
v0x55efbf0f1ef0_0 .net "in_b", 0 0, L_0x55efbf1b0970;  alias, 1 drivers
v0x55efbf0f1fb0_0 .net "out", 0 0, L_0x55efbf1b0770;  alias, 1 drivers
S_0x55efbf0f26a0 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0f2880 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf0f2960 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0f26a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0f43d0_0 .net "in_a", 0 0, L_0x55efbf1b0df0;  1 drivers
v0x55efbf0f4470_0 .net "in_b", 0 0, L_0x55efbf1b0e90;  1 drivers
v0x55efbf0f4530_0 .net "not_a", 0 0, L_0x55efbf1b0530;  1 drivers
v0x55efbf0f45d0_0 .net "not_b", 0 0, L_0x55efbf1b0bf0;  1 drivers
v0x55efbf0f4670_0 .net "out", 0 0, L_0x55efbf1b0d80;  1 drivers
S_0x55efbf0f2bb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0f2960;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b0d80 .functor NAND 1, L_0x55efbf1b0530, L_0x55efbf1b0bf0, C4<1>, C4<1>;
v0x55efbf0f2e20_0 .net "in_a", 0 0, L_0x55efbf1b0530;  alias, 1 drivers
v0x55efbf0f2f00_0 .net "in_b", 0 0, L_0x55efbf1b0bf0;  alias, 1 drivers
v0x55efbf0f2fc0_0 .net "out", 0 0, L_0x55efbf1b0d80;  alias, 1 drivers
S_0x55efbf0f30e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0f2960;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f3840_0 .net "in", 0 0, L_0x55efbf1b0df0;  alias, 1 drivers
v0x55efbf0f3930_0 .net "out", 0 0, L_0x55efbf1b0530;  alias, 1 drivers
S_0x55efbf0f3300 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f30e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b0530 .functor NAND 1, L_0x55efbf1b0df0, L_0x55efbf1b0df0, C4<1>, C4<1>;
v0x55efbf0f3570_0 .net "in_a", 0 0, L_0x55efbf1b0df0;  alias, 1 drivers
v0x55efbf0f3650_0 .net "in_b", 0 0, L_0x55efbf1b0df0;  alias, 1 drivers
v0x55efbf0f3740_0 .net "out", 0 0, L_0x55efbf1b0530;  alias, 1 drivers
S_0x55efbf0f3a80 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0f2960;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f4190_0 .net "in", 0 0, L_0x55efbf1b0e90;  alias, 1 drivers
v0x55efbf0f4280_0 .net "out", 0 0, L_0x55efbf1b0bf0;  alias, 1 drivers
S_0x55efbf0f3ca0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f3a80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b0bf0 .functor NAND 1, L_0x55efbf1b0e90, L_0x55efbf1b0e90, C4<1>, C4<1>;
v0x55efbf0f3ef0_0 .net "in_a", 0 0, L_0x55efbf1b0e90;  alias, 1 drivers
v0x55efbf0f3fd0_0 .net "in_b", 0 0, L_0x55efbf1b0e90;  alias, 1 drivers
v0x55efbf0f4090_0 .net "out", 0 0, L_0x55efbf1b0bf0;  alias, 1 drivers
S_0x55efbf0f4780 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0f4960 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf0f4a40 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0f4780;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0f64b0_0 .net "in_a", 0 0, L_0x55efbf1b1320;  1 drivers
v0x55efbf0f6550_0 .net "in_b", 0 0, L_0x55efbf1b13c0;  1 drivers
v0x55efbf0f6610_0 .net "not_a", 0 0, L_0x55efbf1b0a10;  1 drivers
v0x55efbf0f66b0_0 .net "not_b", 0 0, L_0x55efbf1b1120;  1 drivers
v0x55efbf0f6750_0 .net "out", 0 0, L_0x55efbf1b12b0;  1 drivers
S_0x55efbf0f4c90 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0f4a40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b12b0 .functor NAND 1, L_0x55efbf1b0a10, L_0x55efbf1b1120, C4<1>, C4<1>;
v0x55efbf0f4f00_0 .net "in_a", 0 0, L_0x55efbf1b0a10;  alias, 1 drivers
v0x55efbf0f4fe0_0 .net "in_b", 0 0, L_0x55efbf1b1120;  alias, 1 drivers
v0x55efbf0f50a0_0 .net "out", 0 0, L_0x55efbf1b12b0;  alias, 1 drivers
S_0x55efbf0f51c0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0f4a40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f5920_0 .net "in", 0 0, L_0x55efbf1b1320;  alias, 1 drivers
v0x55efbf0f5a10_0 .net "out", 0 0, L_0x55efbf1b0a10;  alias, 1 drivers
S_0x55efbf0f53e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f51c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b0a10 .functor NAND 1, L_0x55efbf1b1320, L_0x55efbf1b1320, C4<1>, C4<1>;
v0x55efbf0f5650_0 .net "in_a", 0 0, L_0x55efbf1b1320;  alias, 1 drivers
v0x55efbf0f5730_0 .net "in_b", 0 0, L_0x55efbf1b1320;  alias, 1 drivers
v0x55efbf0f5820_0 .net "out", 0 0, L_0x55efbf1b0a10;  alias, 1 drivers
S_0x55efbf0f5b60 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0f4a40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f6270_0 .net "in", 0 0, L_0x55efbf1b13c0;  alias, 1 drivers
v0x55efbf0f6360_0 .net "out", 0 0, L_0x55efbf1b1120;  alias, 1 drivers
S_0x55efbf0f5d80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f5b60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b1120 .functor NAND 1, L_0x55efbf1b13c0, L_0x55efbf1b13c0, C4<1>, C4<1>;
v0x55efbf0f5fd0_0 .net "in_a", 0 0, L_0x55efbf1b13c0;  alias, 1 drivers
v0x55efbf0f60b0_0 .net "in_b", 0 0, L_0x55efbf1b13c0;  alias, 1 drivers
v0x55efbf0f6170_0 .net "out", 0 0, L_0x55efbf1b1120;  alias, 1 drivers
S_0x55efbf0f6860 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0f6a40 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf0f6b20 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0f6860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0f8590_0 .net "in_a", 0 0, L_0x55efbf1b1860;  1 drivers
v0x55efbf0f8630_0 .net "in_b", 0 0, L_0x55efbf1b1900;  1 drivers
v0x55efbf0f86f0_0 .net "not_a", 0 0, L_0x55efbf1b0f30;  1 drivers
v0x55efbf0f8790_0 .net "not_b", 0 0, L_0x55efbf1b1660;  1 drivers
v0x55efbf0f8830_0 .net "out", 0 0, L_0x55efbf1b17f0;  1 drivers
S_0x55efbf0f6d70 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0f6b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b17f0 .functor NAND 1, L_0x55efbf1b0f30, L_0x55efbf1b1660, C4<1>, C4<1>;
v0x55efbf0f6fe0_0 .net "in_a", 0 0, L_0x55efbf1b0f30;  alias, 1 drivers
v0x55efbf0f70c0_0 .net "in_b", 0 0, L_0x55efbf1b1660;  alias, 1 drivers
v0x55efbf0f7180_0 .net "out", 0 0, L_0x55efbf1b17f0;  alias, 1 drivers
S_0x55efbf0f72a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0f6b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f7a00_0 .net "in", 0 0, L_0x55efbf1b1860;  alias, 1 drivers
v0x55efbf0f7af0_0 .net "out", 0 0, L_0x55efbf1b0f30;  alias, 1 drivers
S_0x55efbf0f74c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f72a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b0f30 .functor NAND 1, L_0x55efbf1b1860, L_0x55efbf1b1860, C4<1>, C4<1>;
v0x55efbf0f7730_0 .net "in_a", 0 0, L_0x55efbf1b1860;  alias, 1 drivers
v0x55efbf0f7810_0 .net "in_b", 0 0, L_0x55efbf1b1860;  alias, 1 drivers
v0x55efbf0f7900_0 .net "out", 0 0, L_0x55efbf1b0f30;  alias, 1 drivers
S_0x55efbf0f7c40 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0f6b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f8350_0 .net "in", 0 0, L_0x55efbf1b1900;  alias, 1 drivers
v0x55efbf0f8440_0 .net "out", 0 0, L_0x55efbf1b1660;  alias, 1 drivers
S_0x55efbf0f7e60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f7c40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b1660 .functor NAND 1, L_0x55efbf1b1900, L_0x55efbf1b1900, C4<1>, C4<1>;
v0x55efbf0f80b0_0 .net "in_a", 0 0, L_0x55efbf1b1900;  alias, 1 drivers
v0x55efbf0f8190_0 .net "in_b", 0 0, L_0x55efbf1b1900;  alias, 1 drivers
v0x55efbf0f8250_0 .net "out", 0 0, L_0x55efbf1b1660;  alias, 1 drivers
S_0x55efbf0f8940 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0f8b20 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf0f8c00 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0f8940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0fa670_0 .net "in_a", 0 0, L_0x55efbf1b1db0;  1 drivers
v0x55efbf0fa710_0 .net "in_b", 0 0, L_0x55efbf1b1e50;  1 drivers
v0x55efbf0fa7d0_0 .net "not_a", 0 0, L_0x55efbf1b1460;  1 drivers
v0x55efbf0fa870_0 .net "not_b", 0 0, L_0x55efbf1b1bb0;  1 drivers
v0x55efbf0fa910_0 .net "out", 0 0, L_0x55efbf1b1d40;  1 drivers
S_0x55efbf0f8e50 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0f8c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b1d40 .functor NAND 1, L_0x55efbf1b1460, L_0x55efbf1b1bb0, C4<1>, C4<1>;
v0x55efbf0f90c0_0 .net "in_a", 0 0, L_0x55efbf1b1460;  alias, 1 drivers
v0x55efbf0f91a0_0 .net "in_b", 0 0, L_0x55efbf1b1bb0;  alias, 1 drivers
v0x55efbf0f9260_0 .net "out", 0 0, L_0x55efbf1b1d40;  alias, 1 drivers
S_0x55efbf0f9380 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0f8c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0f9ae0_0 .net "in", 0 0, L_0x55efbf1b1db0;  alias, 1 drivers
v0x55efbf0f9bd0_0 .net "out", 0 0, L_0x55efbf1b1460;  alias, 1 drivers
S_0x55efbf0f95a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f9380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b1460 .functor NAND 1, L_0x55efbf1b1db0, L_0x55efbf1b1db0, C4<1>, C4<1>;
v0x55efbf0f9810_0 .net "in_a", 0 0, L_0x55efbf1b1db0;  alias, 1 drivers
v0x55efbf0f98f0_0 .net "in_b", 0 0, L_0x55efbf1b1db0;  alias, 1 drivers
v0x55efbf0f99e0_0 .net "out", 0 0, L_0x55efbf1b1460;  alias, 1 drivers
S_0x55efbf0f9d20 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0f8c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0fa430_0 .net "in", 0 0, L_0x55efbf1b1e50;  alias, 1 drivers
v0x55efbf0fa520_0 .net "out", 0 0, L_0x55efbf1b1bb0;  alias, 1 drivers
S_0x55efbf0f9f40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0f9d20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b1bb0 .functor NAND 1, L_0x55efbf1b1e50, L_0x55efbf1b1e50, C4<1>, C4<1>;
v0x55efbf0fa190_0 .net "in_a", 0 0, L_0x55efbf1b1e50;  alias, 1 drivers
v0x55efbf0fa270_0 .net "in_b", 0 0, L_0x55efbf1b1e50;  alias, 1 drivers
v0x55efbf0fa330_0 .net "out", 0 0, L_0x55efbf1b1bb0;  alias, 1 drivers
S_0x55efbf0faa20 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbf0db9d0;
 .timescale -9 -11;
P_0x55efbf0fac00 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf0face0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0faa20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0fc750_0 .net "in_a", 0 0, L_0x55efbf1b2310;  1 drivers
v0x55efbf0fc7f0_0 .net "in_b", 0 0, L_0x55efbf1b25c0;  1 drivers
v0x55efbf0fc8b0_0 .net "not_a", 0 0, L_0x55efbf1b19a0;  1 drivers
v0x55efbf0fc950_0 .net "not_b", 0 0, L_0x55efbf1b2110;  1 drivers
v0x55efbf0fc9f0_0 .net "out", 0 0, L_0x55efbf1b22a0;  1 drivers
S_0x55efbf0faf30 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0face0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b22a0 .functor NAND 1, L_0x55efbf1b19a0, L_0x55efbf1b2110, C4<1>, C4<1>;
v0x55efbf0fb1a0_0 .net "in_a", 0 0, L_0x55efbf1b19a0;  alias, 1 drivers
v0x55efbf0fb280_0 .net "in_b", 0 0, L_0x55efbf1b2110;  alias, 1 drivers
v0x55efbf0fb340_0 .net "out", 0 0, L_0x55efbf1b22a0;  alias, 1 drivers
S_0x55efbf0fb460 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0face0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0fbbc0_0 .net "in", 0 0, L_0x55efbf1b2310;  alias, 1 drivers
v0x55efbf0fbcb0_0 .net "out", 0 0, L_0x55efbf1b19a0;  alias, 1 drivers
S_0x55efbf0fb680 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0fb460;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b19a0 .functor NAND 1, L_0x55efbf1b2310, L_0x55efbf1b2310, C4<1>, C4<1>;
v0x55efbf0fb8f0_0 .net "in_a", 0 0, L_0x55efbf1b2310;  alias, 1 drivers
v0x55efbf0fb9d0_0 .net "in_b", 0 0, L_0x55efbf1b2310;  alias, 1 drivers
v0x55efbf0fbac0_0 .net "out", 0 0, L_0x55efbf1b19a0;  alias, 1 drivers
S_0x55efbf0fbe00 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0face0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0fc510_0 .net "in", 0 0, L_0x55efbf1b25c0;  alias, 1 drivers
v0x55efbf0fc600_0 .net "out", 0 0, L_0x55efbf1b2110;  alias, 1 drivers
S_0x55efbf0fc020 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0fbe00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b2110 .functor NAND 1, L_0x55efbf1b25c0, L_0x55efbf1b25c0, C4<1>, C4<1>;
v0x55efbf0fc270_0 .net "in_a", 0 0, L_0x55efbf1b25c0;  alias, 1 drivers
v0x55efbf0fc350_0 .net "in_b", 0 0, L_0x55efbf1b25c0;  alias, 1 drivers
v0x55efbf0fc410_0 .net "out", 0 0, L_0x55efbf1b2110;  alias, 1 drivers
S_0x55efbf0fcdf0 .scope module, "OR_F" "or_16" 38 12, 32 1 0, S_0x55efbf036760;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf11df00_0 .net "in_a", 15 0, L_0x55efbf1b8180;  1 drivers
v0x55efbf11dfe0_0 .net "in_b", 15 0, L_0x55efbf1b8220;  1 drivers
v0x55efbf11e0c0_0 .net "out", 15 0, L_0x55efbf1b7660;  alias, 1 drivers
L_0x55efbf1b2f70 .part L_0x55efbf1b8180, 0, 1;
L_0x55efbf1b3010 .part L_0x55efbf1b8220, 0, 1;
L_0x55efbf1b3440 .part L_0x55efbf1b8180, 1, 1;
L_0x55efbf1b34e0 .part L_0x55efbf1b8220, 1, 1;
L_0x55efbf1b3910 .part L_0x55efbf1b8180, 2, 1;
L_0x55efbf1b39b0 .part L_0x55efbf1b8220, 2, 1;
L_0x55efbf1b3de0 .part L_0x55efbf1b8180, 3, 1;
L_0x55efbf1b3f10 .part L_0x55efbf1b8220, 3, 1;
L_0x55efbf1b43d0 .part L_0x55efbf1b8180, 4, 1;
L_0x55efbf1b4470 .part L_0x55efbf1b8220, 4, 1;
L_0x55efbf1b48a0 .part L_0x55efbf1b8180, 5, 1;
L_0x55efbf1b4940 .part L_0x55efbf1b8220, 5, 1;
L_0x55efbf1b4de0 .part L_0x55efbf1b8180, 6, 1;
L_0x55efbf1b4e80 .part L_0x55efbf1b8220, 6, 1;
L_0x55efbf1b5240 .part L_0x55efbf1b8180, 7, 1;
L_0x55efbf1b52e0 .part L_0x55efbf1b8220, 7, 1;
L_0x55efbf1b5680 .part L_0x55efbf1b8180, 8, 1;
L_0x55efbf1b5720 .part L_0x55efbf1b8220, 8, 1;
L_0x55efbf1b5b60 .part L_0x55efbf1b8180, 9, 1;
L_0x55efbf1b5c00 .part L_0x55efbf1b8220, 9, 1;
L_0x55efbf1b57c0 .part L_0x55efbf1b8180, 10, 1;
L_0x55efbf1b60e0 .part L_0x55efbf1b8220, 10, 1;
L_0x55efbf1b6560 .part L_0x55efbf1b8180, 11, 1;
L_0x55efbf1b6600 .part L_0x55efbf1b8220, 11, 1;
L_0x55efbf1b6a90 .part L_0x55efbf1b8180, 12, 1;
L_0x55efbf1b6b30 .part L_0x55efbf1b8220, 12, 1;
L_0x55efbf1b6fd0 .part L_0x55efbf1b8180, 13, 1;
L_0x55efbf1b7070 .part L_0x55efbf1b8220, 13, 1;
L_0x55efbf1b7520 .part L_0x55efbf1b8180, 14, 1;
L_0x55efbf1b75c0 .part L_0x55efbf1b8220, 14, 1;
L_0x55efbf1b7a80 .part L_0x55efbf1b8180, 15, 1;
L_0x55efbf1b7d30 .part L_0x55efbf1b8220, 15, 1;
LS_0x55efbf1b7660_0_0 .concat8 [ 1 1 1 1], L_0x55efbf1b2f00, L_0x55efbf1b33d0, L_0x55efbf1b38a0, L_0x55efbf1b3d70;
LS_0x55efbf1b7660_0_4 .concat8 [ 1 1 1 1], L_0x55efbf1b4360, L_0x55efbf1b4830, L_0x55efbf1b4d70, L_0x55efbf1b51d0;
LS_0x55efbf1b7660_0_8 .concat8 [ 1 1 1 1], L_0x55efbf1b5610, L_0x55efbf1b5af0, L_0x55efbf1b6070, L_0x55efbf1b64f0;
LS_0x55efbf1b7660_0_12 .concat8 [ 1 1 1 1], L_0x55efbf1b6a20, L_0x55efbf1b6f60, L_0x55efbf1b74b0, L_0x55efbf1b7a10;
L_0x55efbf1b7660 .concat8 [ 4 4 4 4], LS_0x55efbf1b7660_0_0, LS_0x55efbf1b7660_0_4, LS_0x55efbf1b7660_0_8, LS_0x55efbf1b7660_0_12;
S_0x55efbf0fd020 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf0fd240 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbf0fd320 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0fd020;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf0fedc0_0 .net "in_a", 0 0, L_0x55efbf1b2f70;  1 drivers
v0x55efbf0fee60_0 .net "in_b", 0 0, L_0x55efbf1b3010;  1 drivers
v0x55efbf0fef20_0 .net "not_a", 0 0, L_0x55efbf1b2be0;  1 drivers
v0x55efbf0fefc0_0 .net "not_b", 0 0, L_0x55efbf1b2d70;  1 drivers
v0x55efbf0ff060_0 .net "out", 0 0, L_0x55efbf1b2f00;  1 drivers
S_0x55efbf0fd570 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0fd320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b2f00 .functor NAND 1, L_0x55efbf1b2be0, L_0x55efbf1b2d70, C4<1>, C4<1>;
v0x55efbf0fd7e0_0 .net "in_a", 0 0, L_0x55efbf1b2be0;  alias, 1 drivers
v0x55efbf0fd8c0_0 .net "in_b", 0 0, L_0x55efbf1b2d70;  alias, 1 drivers
v0x55efbf0fd980_0 .net "out", 0 0, L_0x55efbf1b2f00;  alias, 1 drivers
S_0x55efbf0fdad0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0fd320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0fe230_0 .net "in", 0 0, L_0x55efbf1b2f70;  alias, 1 drivers
v0x55efbf0fe320_0 .net "out", 0 0, L_0x55efbf1b2be0;  alias, 1 drivers
S_0x55efbf0fdcf0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0fdad0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b2be0 .functor NAND 1, L_0x55efbf1b2f70, L_0x55efbf1b2f70, C4<1>, C4<1>;
v0x55efbf0fdf60_0 .net "in_a", 0 0, L_0x55efbf1b2f70;  alias, 1 drivers
v0x55efbf0fe040_0 .net "in_b", 0 0, L_0x55efbf1b2f70;  alias, 1 drivers
v0x55efbf0fe130_0 .net "out", 0 0, L_0x55efbf1b2be0;  alias, 1 drivers
S_0x55efbf0fe470 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0fd320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf0feb80_0 .net "in", 0 0, L_0x55efbf1b3010;  alias, 1 drivers
v0x55efbf0fec70_0 .net "out", 0 0, L_0x55efbf1b2d70;  alias, 1 drivers
S_0x55efbf0fe690 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0fe470;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b2d70 .functor NAND 1, L_0x55efbf1b3010, L_0x55efbf1b3010, C4<1>, C4<1>;
v0x55efbf0fe8e0_0 .net "in_a", 0 0, L_0x55efbf1b3010;  alias, 1 drivers
v0x55efbf0fe9c0_0 .net "in_b", 0 0, L_0x55efbf1b3010;  alias, 1 drivers
v0x55efbf0fea80_0 .net "out", 0 0, L_0x55efbf1b2d70;  alias, 1 drivers
S_0x55efbf0ff170 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf0ff370 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbf0ff430 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf0ff170;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf100ea0_0 .net "in_a", 0 0, L_0x55efbf1b3440;  1 drivers
v0x55efbf100f40_0 .net "in_b", 0 0, L_0x55efbf1b34e0;  1 drivers
v0x55efbf101000_0 .net "not_a", 0 0, L_0x55efbf1b30b0;  1 drivers
v0x55efbf1010a0_0 .net "not_b", 0 0, L_0x55efbf1b3240;  1 drivers
v0x55efbf101140_0 .net "out", 0 0, L_0x55efbf1b33d0;  1 drivers
S_0x55efbf0ff680 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf0ff430;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b33d0 .functor NAND 1, L_0x55efbf1b30b0, L_0x55efbf1b3240, C4<1>, C4<1>;
v0x55efbf0ff8f0_0 .net "in_a", 0 0, L_0x55efbf1b30b0;  alias, 1 drivers
v0x55efbf0ff9d0_0 .net "in_b", 0 0, L_0x55efbf1b3240;  alias, 1 drivers
v0x55efbf0ffa90_0 .net "out", 0 0, L_0x55efbf1b33d0;  alias, 1 drivers
S_0x55efbf0ffbb0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf0ff430;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf100310_0 .net "in", 0 0, L_0x55efbf1b3440;  alias, 1 drivers
v0x55efbf100400_0 .net "out", 0 0, L_0x55efbf1b30b0;  alias, 1 drivers
S_0x55efbf0ffdd0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf0ffbb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b30b0 .functor NAND 1, L_0x55efbf1b3440, L_0x55efbf1b3440, C4<1>, C4<1>;
v0x55efbf100040_0 .net "in_a", 0 0, L_0x55efbf1b3440;  alias, 1 drivers
v0x55efbf100120_0 .net "in_b", 0 0, L_0x55efbf1b3440;  alias, 1 drivers
v0x55efbf100210_0 .net "out", 0 0, L_0x55efbf1b30b0;  alias, 1 drivers
S_0x55efbf100550 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf0ff430;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf100c60_0 .net "in", 0 0, L_0x55efbf1b34e0;  alias, 1 drivers
v0x55efbf100d50_0 .net "out", 0 0, L_0x55efbf1b3240;  alias, 1 drivers
S_0x55efbf100770 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf100550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b3240 .functor NAND 1, L_0x55efbf1b34e0, L_0x55efbf1b34e0, C4<1>, C4<1>;
v0x55efbf1009c0_0 .net "in_a", 0 0, L_0x55efbf1b34e0;  alias, 1 drivers
v0x55efbf100aa0_0 .net "in_b", 0 0, L_0x55efbf1b34e0;  alias, 1 drivers
v0x55efbf100b60_0 .net "out", 0 0, L_0x55efbf1b3240;  alias, 1 drivers
S_0x55efbf101250 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf101430 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbf1014f0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf101250;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf102f90_0 .net "in_a", 0 0, L_0x55efbf1b3910;  1 drivers
v0x55efbf103030_0 .net "in_b", 0 0, L_0x55efbf1b39b0;  1 drivers
v0x55efbf1030f0_0 .net "not_a", 0 0, L_0x55efbf1b3580;  1 drivers
v0x55efbf103190_0 .net "not_b", 0 0, L_0x55efbf1b3710;  1 drivers
v0x55efbf103230_0 .net "out", 0 0, L_0x55efbf1b38a0;  1 drivers
S_0x55efbf101740 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf1014f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b38a0 .functor NAND 1, L_0x55efbf1b3580, L_0x55efbf1b3710, C4<1>, C4<1>;
v0x55efbf1019b0_0 .net "in_a", 0 0, L_0x55efbf1b3580;  alias, 1 drivers
v0x55efbf101a90_0 .net "in_b", 0 0, L_0x55efbf1b3710;  alias, 1 drivers
v0x55efbf101b50_0 .net "out", 0 0, L_0x55efbf1b38a0;  alias, 1 drivers
S_0x55efbf101ca0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf1014f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf102400_0 .net "in", 0 0, L_0x55efbf1b3910;  alias, 1 drivers
v0x55efbf1024f0_0 .net "out", 0 0, L_0x55efbf1b3580;  alias, 1 drivers
S_0x55efbf101ec0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf101ca0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b3580 .functor NAND 1, L_0x55efbf1b3910, L_0x55efbf1b3910, C4<1>, C4<1>;
v0x55efbf102130_0 .net "in_a", 0 0, L_0x55efbf1b3910;  alias, 1 drivers
v0x55efbf102210_0 .net "in_b", 0 0, L_0x55efbf1b3910;  alias, 1 drivers
v0x55efbf102300_0 .net "out", 0 0, L_0x55efbf1b3580;  alias, 1 drivers
S_0x55efbf102640 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf1014f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf102d50_0 .net "in", 0 0, L_0x55efbf1b39b0;  alias, 1 drivers
v0x55efbf102e40_0 .net "out", 0 0, L_0x55efbf1b3710;  alias, 1 drivers
S_0x55efbf102860 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf102640;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b3710 .functor NAND 1, L_0x55efbf1b39b0, L_0x55efbf1b39b0, C4<1>, C4<1>;
v0x55efbf102ab0_0 .net "in_a", 0 0, L_0x55efbf1b39b0;  alias, 1 drivers
v0x55efbf102b90_0 .net "in_b", 0 0, L_0x55efbf1b39b0;  alias, 1 drivers
v0x55efbf102c50_0 .net "out", 0 0, L_0x55efbf1b3710;  alias, 1 drivers
S_0x55efbf103340 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf103520 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbf103600 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf103340;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf105070_0 .net "in_a", 0 0, L_0x55efbf1b3de0;  1 drivers
v0x55efbf105110_0 .net "in_b", 0 0, L_0x55efbf1b3f10;  1 drivers
v0x55efbf1051d0_0 .net "not_a", 0 0, L_0x55efbf1b3a50;  1 drivers
v0x55efbf105270_0 .net "not_b", 0 0, L_0x55efbf1b3be0;  1 drivers
v0x55efbf105310_0 .net "out", 0 0, L_0x55efbf1b3d70;  1 drivers
S_0x55efbf103850 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf103600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b3d70 .functor NAND 1, L_0x55efbf1b3a50, L_0x55efbf1b3be0, C4<1>, C4<1>;
v0x55efbf103ac0_0 .net "in_a", 0 0, L_0x55efbf1b3a50;  alias, 1 drivers
v0x55efbf103ba0_0 .net "in_b", 0 0, L_0x55efbf1b3be0;  alias, 1 drivers
v0x55efbf103c60_0 .net "out", 0 0, L_0x55efbf1b3d70;  alias, 1 drivers
S_0x55efbf103d80 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf103600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1044e0_0 .net "in", 0 0, L_0x55efbf1b3de0;  alias, 1 drivers
v0x55efbf1045d0_0 .net "out", 0 0, L_0x55efbf1b3a50;  alias, 1 drivers
S_0x55efbf103fa0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf103d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b3a50 .functor NAND 1, L_0x55efbf1b3de0, L_0x55efbf1b3de0, C4<1>, C4<1>;
v0x55efbf104210_0 .net "in_a", 0 0, L_0x55efbf1b3de0;  alias, 1 drivers
v0x55efbf1042f0_0 .net "in_b", 0 0, L_0x55efbf1b3de0;  alias, 1 drivers
v0x55efbf1043e0_0 .net "out", 0 0, L_0x55efbf1b3a50;  alias, 1 drivers
S_0x55efbf104720 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf103600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf104e30_0 .net "in", 0 0, L_0x55efbf1b3f10;  alias, 1 drivers
v0x55efbf104f20_0 .net "out", 0 0, L_0x55efbf1b3be0;  alias, 1 drivers
S_0x55efbf104940 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf104720;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b3be0 .functor NAND 1, L_0x55efbf1b3f10, L_0x55efbf1b3f10, C4<1>, C4<1>;
v0x55efbf104b90_0 .net "in_a", 0 0, L_0x55efbf1b3f10;  alias, 1 drivers
v0x55efbf104c70_0 .net "in_b", 0 0, L_0x55efbf1b3f10;  alias, 1 drivers
v0x55efbf104d30_0 .net "out", 0 0, L_0x55efbf1b3be0;  alias, 1 drivers
S_0x55efbf105420 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf105650 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbf105730 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf105420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf107170_0 .net "in_a", 0 0, L_0x55efbf1b43d0;  1 drivers
v0x55efbf107210_0 .net "in_b", 0 0, L_0x55efbf1b4470;  1 drivers
v0x55efbf1072d0_0 .net "not_a", 0 0, L_0x55efbf1b4040;  1 drivers
v0x55efbf107370_0 .net "not_b", 0 0, L_0x55efbf1b41d0;  1 drivers
v0x55efbf107410_0 .net "out", 0 0, L_0x55efbf1b4360;  1 drivers
S_0x55efbf105980 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf105730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b4360 .functor NAND 1, L_0x55efbf1b4040, L_0x55efbf1b41d0, C4<1>, C4<1>;
v0x55efbf105bf0_0 .net "in_a", 0 0, L_0x55efbf1b4040;  alias, 1 drivers
v0x55efbf105cd0_0 .net "in_b", 0 0, L_0x55efbf1b41d0;  alias, 1 drivers
v0x55efbf105d90_0 .net "out", 0 0, L_0x55efbf1b4360;  alias, 1 drivers
S_0x55efbf105eb0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf105730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1065e0_0 .net "in", 0 0, L_0x55efbf1b43d0;  alias, 1 drivers
v0x55efbf1066d0_0 .net "out", 0 0, L_0x55efbf1b4040;  alias, 1 drivers
S_0x55efbf1060d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf105eb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b4040 .functor NAND 1, L_0x55efbf1b43d0, L_0x55efbf1b43d0, C4<1>, C4<1>;
v0x55efbf106340_0 .net "in_a", 0 0, L_0x55efbf1b43d0;  alias, 1 drivers
v0x55efbf106420_0 .net "in_b", 0 0, L_0x55efbf1b43d0;  alias, 1 drivers
v0x55efbf1064e0_0 .net "out", 0 0, L_0x55efbf1b4040;  alias, 1 drivers
S_0x55efbf106820 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf105730;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf106f30_0 .net "in", 0 0, L_0x55efbf1b4470;  alias, 1 drivers
v0x55efbf107020_0 .net "out", 0 0, L_0x55efbf1b41d0;  alias, 1 drivers
S_0x55efbf106a40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf106820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b41d0 .functor NAND 1, L_0x55efbf1b4470, L_0x55efbf1b4470, C4<1>, C4<1>;
v0x55efbf106c90_0 .net "in_a", 0 0, L_0x55efbf1b4470;  alias, 1 drivers
v0x55efbf106d70_0 .net "in_b", 0 0, L_0x55efbf1b4470;  alias, 1 drivers
v0x55efbf106e30_0 .net "out", 0 0, L_0x55efbf1b41d0;  alias, 1 drivers
S_0x55efbf107520 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf107700 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbf1077e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf107520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf109250_0 .net "in_a", 0 0, L_0x55efbf1b48a0;  1 drivers
v0x55efbf1092f0_0 .net "in_b", 0 0, L_0x55efbf1b4940;  1 drivers
v0x55efbf1093b0_0 .net "not_a", 0 0, L_0x55efbf1b4510;  1 drivers
v0x55efbf109450_0 .net "not_b", 0 0, L_0x55efbf1b46a0;  1 drivers
v0x55efbf1094f0_0 .net "out", 0 0, L_0x55efbf1b4830;  1 drivers
S_0x55efbf107a30 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf1077e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b4830 .functor NAND 1, L_0x55efbf1b4510, L_0x55efbf1b46a0, C4<1>, C4<1>;
v0x55efbf107ca0_0 .net "in_a", 0 0, L_0x55efbf1b4510;  alias, 1 drivers
v0x55efbf107d80_0 .net "in_b", 0 0, L_0x55efbf1b46a0;  alias, 1 drivers
v0x55efbf107e40_0 .net "out", 0 0, L_0x55efbf1b4830;  alias, 1 drivers
S_0x55efbf107f60 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf1077e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1086c0_0 .net "in", 0 0, L_0x55efbf1b48a0;  alias, 1 drivers
v0x55efbf1087b0_0 .net "out", 0 0, L_0x55efbf1b4510;  alias, 1 drivers
S_0x55efbf108180 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf107f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b4510 .functor NAND 1, L_0x55efbf1b48a0, L_0x55efbf1b48a0, C4<1>, C4<1>;
v0x55efbf1083f0_0 .net "in_a", 0 0, L_0x55efbf1b48a0;  alias, 1 drivers
v0x55efbf1084d0_0 .net "in_b", 0 0, L_0x55efbf1b48a0;  alias, 1 drivers
v0x55efbf1085c0_0 .net "out", 0 0, L_0x55efbf1b4510;  alias, 1 drivers
S_0x55efbf108900 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf1077e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf109010_0 .net "in", 0 0, L_0x55efbf1b4940;  alias, 1 drivers
v0x55efbf109100_0 .net "out", 0 0, L_0x55efbf1b46a0;  alias, 1 drivers
S_0x55efbf108b20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf108900;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b46a0 .functor NAND 1, L_0x55efbf1b4940, L_0x55efbf1b4940, C4<1>, C4<1>;
v0x55efbf108d70_0 .net "in_a", 0 0, L_0x55efbf1b4940;  alias, 1 drivers
v0x55efbf108e50_0 .net "in_b", 0 0, L_0x55efbf1b4940;  alias, 1 drivers
v0x55efbf108f10_0 .net "out", 0 0, L_0x55efbf1b46a0;  alias, 1 drivers
S_0x55efbf109600 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf1097e0 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbf1098c0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf109600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf10b330_0 .net "in_a", 0 0, L_0x55efbf1b4de0;  1 drivers
v0x55efbf10b3d0_0 .net "in_b", 0 0, L_0x55efbf1b4e80;  1 drivers
v0x55efbf10b490_0 .net "not_a", 0 0, L_0x55efbf1b4a50;  1 drivers
v0x55efbf10b530_0 .net "not_b", 0 0, L_0x55efbf1b4be0;  1 drivers
v0x55efbf10b5d0_0 .net "out", 0 0, L_0x55efbf1b4d70;  1 drivers
S_0x55efbf109b10 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf1098c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b4d70 .functor NAND 1, L_0x55efbf1b4a50, L_0x55efbf1b4be0, C4<1>, C4<1>;
v0x55efbf109d80_0 .net "in_a", 0 0, L_0x55efbf1b4a50;  alias, 1 drivers
v0x55efbf109e60_0 .net "in_b", 0 0, L_0x55efbf1b4be0;  alias, 1 drivers
v0x55efbf109f20_0 .net "out", 0 0, L_0x55efbf1b4d70;  alias, 1 drivers
S_0x55efbf10a040 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf1098c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf10a7a0_0 .net "in", 0 0, L_0x55efbf1b4de0;  alias, 1 drivers
v0x55efbf10a890_0 .net "out", 0 0, L_0x55efbf1b4a50;  alias, 1 drivers
S_0x55efbf10a260 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf10a040;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b4a50 .functor NAND 1, L_0x55efbf1b4de0, L_0x55efbf1b4de0, C4<1>, C4<1>;
v0x55efbf10a4d0_0 .net "in_a", 0 0, L_0x55efbf1b4de0;  alias, 1 drivers
v0x55efbf10a5b0_0 .net "in_b", 0 0, L_0x55efbf1b4de0;  alias, 1 drivers
v0x55efbf10a6a0_0 .net "out", 0 0, L_0x55efbf1b4a50;  alias, 1 drivers
S_0x55efbf10a9e0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf1098c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf10b0f0_0 .net "in", 0 0, L_0x55efbf1b4e80;  alias, 1 drivers
v0x55efbf10b1e0_0 .net "out", 0 0, L_0x55efbf1b4be0;  alias, 1 drivers
S_0x55efbf10ac00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf10a9e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b4be0 .functor NAND 1, L_0x55efbf1b4e80, L_0x55efbf1b4e80, C4<1>, C4<1>;
v0x55efbf10ae50_0 .net "in_a", 0 0, L_0x55efbf1b4e80;  alias, 1 drivers
v0x55efbf10af30_0 .net "in_b", 0 0, L_0x55efbf1b4e80;  alias, 1 drivers
v0x55efbf10aff0_0 .net "out", 0 0, L_0x55efbf1b4be0;  alias, 1 drivers
S_0x55efbf10b6e0 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf10b8c0 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf10b9a0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf10b6e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf10d410_0 .net "in_a", 0 0, L_0x55efbf1b5240;  1 drivers
v0x55efbf10d4b0_0 .net "in_b", 0 0, L_0x55efbf1b52e0;  1 drivers
v0x55efbf10d570_0 .net "not_a", 0 0, L_0x55efbf1b49e0;  1 drivers
v0x55efbf10d610_0 .net "not_b", 0 0, L_0x55efbf1b5040;  1 drivers
v0x55efbf10d6b0_0 .net "out", 0 0, L_0x55efbf1b51d0;  1 drivers
S_0x55efbf10bbf0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf10b9a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b51d0 .functor NAND 1, L_0x55efbf1b49e0, L_0x55efbf1b5040, C4<1>, C4<1>;
v0x55efbf10be60_0 .net "in_a", 0 0, L_0x55efbf1b49e0;  alias, 1 drivers
v0x55efbf10bf40_0 .net "in_b", 0 0, L_0x55efbf1b5040;  alias, 1 drivers
v0x55efbf10c000_0 .net "out", 0 0, L_0x55efbf1b51d0;  alias, 1 drivers
S_0x55efbf10c120 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf10b9a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf10c880_0 .net "in", 0 0, L_0x55efbf1b5240;  alias, 1 drivers
v0x55efbf10c970_0 .net "out", 0 0, L_0x55efbf1b49e0;  alias, 1 drivers
S_0x55efbf10c340 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf10c120;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b49e0 .functor NAND 1, L_0x55efbf1b5240, L_0x55efbf1b5240, C4<1>, C4<1>;
v0x55efbf10c5b0_0 .net "in_a", 0 0, L_0x55efbf1b5240;  alias, 1 drivers
v0x55efbf10c690_0 .net "in_b", 0 0, L_0x55efbf1b5240;  alias, 1 drivers
v0x55efbf10c780_0 .net "out", 0 0, L_0x55efbf1b49e0;  alias, 1 drivers
S_0x55efbf10cac0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf10b9a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf10d1d0_0 .net "in", 0 0, L_0x55efbf1b52e0;  alias, 1 drivers
v0x55efbf10d2c0_0 .net "out", 0 0, L_0x55efbf1b5040;  alias, 1 drivers
S_0x55efbf10cce0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf10cac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5040 .functor NAND 1, L_0x55efbf1b52e0, L_0x55efbf1b52e0, C4<1>, C4<1>;
v0x55efbf10cf30_0 .net "in_a", 0 0, L_0x55efbf1b52e0;  alias, 1 drivers
v0x55efbf10d010_0 .net "in_b", 0 0, L_0x55efbf1b52e0;  alias, 1 drivers
v0x55efbf10d0d0_0 .net "out", 0 0, L_0x55efbf1b5040;  alias, 1 drivers
S_0x55efbf10d7c0 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf105600 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf10dac0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf10d7c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf10f530_0 .net "in_a", 0 0, L_0x55efbf1b5680;  1 drivers
v0x55efbf10f5d0_0 .net "in_b", 0 0, L_0x55efbf1b5720;  1 drivers
v0x55efbf10f690_0 .net "not_a", 0 0, L_0x55efbf1b5410;  1 drivers
v0x55efbf10f730_0 .net "not_b", 0 0, L_0x55efbf1b5480;  1 drivers
v0x55efbf10f7d0_0 .net "out", 0 0, L_0x55efbf1b5610;  1 drivers
S_0x55efbf10dd10 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf10dac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5610 .functor NAND 1, L_0x55efbf1b5410, L_0x55efbf1b5480, C4<1>, C4<1>;
v0x55efbf10df80_0 .net "in_a", 0 0, L_0x55efbf1b5410;  alias, 1 drivers
v0x55efbf10e060_0 .net "in_b", 0 0, L_0x55efbf1b5480;  alias, 1 drivers
v0x55efbf10e120_0 .net "out", 0 0, L_0x55efbf1b5610;  alias, 1 drivers
S_0x55efbf10e240 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf10dac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf10e9a0_0 .net "in", 0 0, L_0x55efbf1b5680;  alias, 1 drivers
v0x55efbf10ea90_0 .net "out", 0 0, L_0x55efbf1b5410;  alias, 1 drivers
S_0x55efbf10e460 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf10e240;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5410 .functor NAND 1, L_0x55efbf1b5680, L_0x55efbf1b5680, C4<1>, C4<1>;
v0x55efbf10e6d0_0 .net "in_a", 0 0, L_0x55efbf1b5680;  alias, 1 drivers
v0x55efbf10e7b0_0 .net "in_b", 0 0, L_0x55efbf1b5680;  alias, 1 drivers
v0x55efbf10e8a0_0 .net "out", 0 0, L_0x55efbf1b5410;  alias, 1 drivers
S_0x55efbf10ebe0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf10dac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf10f2f0_0 .net "in", 0 0, L_0x55efbf1b5720;  alias, 1 drivers
v0x55efbf10f3e0_0 .net "out", 0 0, L_0x55efbf1b5480;  alias, 1 drivers
S_0x55efbf10ee00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf10ebe0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5480 .functor NAND 1, L_0x55efbf1b5720, L_0x55efbf1b5720, C4<1>, C4<1>;
v0x55efbf10f050_0 .net "in_a", 0 0, L_0x55efbf1b5720;  alias, 1 drivers
v0x55efbf10f130_0 .net "in_b", 0 0, L_0x55efbf1b5720;  alias, 1 drivers
v0x55efbf10f1f0_0 .net "out", 0 0, L_0x55efbf1b5480;  alias, 1 drivers
S_0x55efbf10f8e0 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf10fac0 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf10fba0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf10f8e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf111610_0 .net "in_a", 0 0, L_0x55efbf1b5b60;  1 drivers
v0x55efbf1116b0_0 .net "in_b", 0 0, L_0x55efbf1b5c00;  1 drivers
v0x55efbf111770_0 .net "not_a", 0 0, L_0x55efbf1b5860;  1 drivers
v0x55efbf111810_0 .net "not_b", 0 0, L_0x55efbf1b5960;  1 drivers
v0x55efbf1118b0_0 .net "out", 0 0, L_0x55efbf1b5af0;  1 drivers
S_0x55efbf10fdf0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf10fba0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5af0 .functor NAND 1, L_0x55efbf1b5860, L_0x55efbf1b5960, C4<1>, C4<1>;
v0x55efbf110060_0 .net "in_a", 0 0, L_0x55efbf1b5860;  alias, 1 drivers
v0x55efbf110140_0 .net "in_b", 0 0, L_0x55efbf1b5960;  alias, 1 drivers
v0x55efbf110200_0 .net "out", 0 0, L_0x55efbf1b5af0;  alias, 1 drivers
S_0x55efbf110320 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf10fba0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf110a80_0 .net "in", 0 0, L_0x55efbf1b5b60;  alias, 1 drivers
v0x55efbf110b70_0 .net "out", 0 0, L_0x55efbf1b5860;  alias, 1 drivers
S_0x55efbf110540 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf110320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5860 .functor NAND 1, L_0x55efbf1b5b60, L_0x55efbf1b5b60, C4<1>, C4<1>;
v0x55efbf1107b0_0 .net "in_a", 0 0, L_0x55efbf1b5b60;  alias, 1 drivers
v0x55efbf110890_0 .net "in_b", 0 0, L_0x55efbf1b5b60;  alias, 1 drivers
v0x55efbf110980_0 .net "out", 0 0, L_0x55efbf1b5860;  alias, 1 drivers
S_0x55efbf110cc0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf10fba0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1113d0_0 .net "in", 0 0, L_0x55efbf1b5c00;  alias, 1 drivers
v0x55efbf1114c0_0 .net "out", 0 0, L_0x55efbf1b5960;  alias, 1 drivers
S_0x55efbf110ee0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf110cc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5960 .functor NAND 1, L_0x55efbf1b5c00, L_0x55efbf1b5c00, C4<1>, C4<1>;
v0x55efbf111130_0 .net "in_a", 0 0, L_0x55efbf1b5c00;  alias, 1 drivers
v0x55efbf111210_0 .net "in_b", 0 0, L_0x55efbf1b5c00;  alias, 1 drivers
v0x55efbf1112d0_0 .net "out", 0 0, L_0x55efbf1b5960;  alias, 1 drivers
S_0x55efbf1119c0 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf111ba0 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf111c80 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf1119c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf1136f0_0 .net "in_a", 0 0, L_0x55efbf1b57c0;  1 drivers
v0x55efbf113790_0 .net "in_b", 0 0, L_0x55efbf1b60e0;  1 drivers
v0x55efbf113850_0 .net "not_a", 0 0, L_0x55efbf1b5d50;  1 drivers
v0x55efbf1138f0_0 .net "not_b", 0 0, L_0x55efbf1b5ee0;  1 drivers
v0x55efbf113990_0 .net "out", 0 0, L_0x55efbf1b6070;  1 drivers
S_0x55efbf111ed0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf111c80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b6070 .functor NAND 1, L_0x55efbf1b5d50, L_0x55efbf1b5ee0, C4<1>, C4<1>;
v0x55efbf112140_0 .net "in_a", 0 0, L_0x55efbf1b5d50;  alias, 1 drivers
v0x55efbf112220_0 .net "in_b", 0 0, L_0x55efbf1b5ee0;  alias, 1 drivers
v0x55efbf1122e0_0 .net "out", 0 0, L_0x55efbf1b6070;  alias, 1 drivers
S_0x55efbf112400 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf111c80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf112b60_0 .net "in", 0 0, L_0x55efbf1b57c0;  alias, 1 drivers
v0x55efbf112c50_0 .net "out", 0 0, L_0x55efbf1b5d50;  alias, 1 drivers
S_0x55efbf112620 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf112400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5d50 .functor NAND 1, L_0x55efbf1b57c0, L_0x55efbf1b57c0, C4<1>, C4<1>;
v0x55efbf112890_0 .net "in_a", 0 0, L_0x55efbf1b57c0;  alias, 1 drivers
v0x55efbf112970_0 .net "in_b", 0 0, L_0x55efbf1b57c0;  alias, 1 drivers
v0x55efbf112a60_0 .net "out", 0 0, L_0x55efbf1b5d50;  alias, 1 drivers
S_0x55efbf112da0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf111c80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1134b0_0 .net "in", 0 0, L_0x55efbf1b60e0;  alias, 1 drivers
v0x55efbf1135a0_0 .net "out", 0 0, L_0x55efbf1b5ee0;  alias, 1 drivers
S_0x55efbf112fc0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf112da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5ee0 .functor NAND 1, L_0x55efbf1b60e0, L_0x55efbf1b60e0, C4<1>, C4<1>;
v0x55efbf113210_0 .net "in_a", 0 0, L_0x55efbf1b60e0;  alias, 1 drivers
v0x55efbf1132f0_0 .net "in_b", 0 0, L_0x55efbf1b60e0;  alias, 1 drivers
v0x55efbf1133b0_0 .net "out", 0 0, L_0x55efbf1b5ee0;  alias, 1 drivers
S_0x55efbf113aa0 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf113c80 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf113d60 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf113aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf1157d0_0 .net "in_a", 0 0, L_0x55efbf1b6560;  1 drivers
v0x55efbf115870_0 .net "in_b", 0 0, L_0x55efbf1b6600;  1 drivers
v0x55efbf115930_0 .net "not_a", 0 0, L_0x55efbf1b5ca0;  1 drivers
v0x55efbf1159d0_0 .net "not_b", 0 0, L_0x55efbf1b6360;  1 drivers
v0x55efbf115a70_0 .net "out", 0 0, L_0x55efbf1b64f0;  1 drivers
S_0x55efbf113fb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf113d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b64f0 .functor NAND 1, L_0x55efbf1b5ca0, L_0x55efbf1b6360, C4<1>, C4<1>;
v0x55efbf114220_0 .net "in_a", 0 0, L_0x55efbf1b5ca0;  alias, 1 drivers
v0x55efbf114300_0 .net "in_b", 0 0, L_0x55efbf1b6360;  alias, 1 drivers
v0x55efbf1143c0_0 .net "out", 0 0, L_0x55efbf1b64f0;  alias, 1 drivers
S_0x55efbf1144e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf113d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf114c40_0 .net "in", 0 0, L_0x55efbf1b6560;  alias, 1 drivers
v0x55efbf114d30_0 .net "out", 0 0, L_0x55efbf1b5ca0;  alias, 1 drivers
S_0x55efbf114700 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1144e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b5ca0 .functor NAND 1, L_0x55efbf1b6560, L_0x55efbf1b6560, C4<1>, C4<1>;
v0x55efbf114970_0 .net "in_a", 0 0, L_0x55efbf1b6560;  alias, 1 drivers
v0x55efbf114a50_0 .net "in_b", 0 0, L_0x55efbf1b6560;  alias, 1 drivers
v0x55efbf114b40_0 .net "out", 0 0, L_0x55efbf1b5ca0;  alias, 1 drivers
S_0x55efbf114e80 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf113d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf115590_0 .net "in", 0 0, L_0x55efbf1b6600;  alias, 1 drivers
v0x55efbf115680_0 .net "out", 0 0, L_0x55efbf1b6360;  alias, 1 drivers
S_0x55efbf1150a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf114e80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b6360 .functor NAND 1, L_0x55efbf1b6600, L_0x55efbf1b6600, C4<1>, C4<1>;
v0x55efbf1152f0_0 .net "in_a", 0 0, L_0x55efbf1b6600;  alias, 1 drivers
v0x55efbf1153d0_0 .net "in_b", 0 0, L_0x55efbf1b6600;  alias, 1 drivers
v0x55efbf115490_0 .net "out", 0 0, L_0x55efbf1b6360;  alias, 1 drivers
S_0x55efbf115b80 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf115d60 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf115e40 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf115b80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf1178b0_0 .net "in_a", 0 0, L_0x55efbf1b6a90;  1 drivers
v0x55efbf117950_0 .net "in_b", 0 0, L_0x55efbf1b6b30;  1 drivers
v0x55efbf117a10_0 .net "not_a", 0 0, L_0x55efbf1b6180;  1 drivers
v0x55efbf117ab0_0 .net "not_b", 0 0, L_0x55efbf1b6890;  1 drivers
v0x55efbf117b50_0 .net "out", 0 0, L_0x55efbf1b6a20;  1 drivers
S_0x55efbf116090 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf115e40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b6a20 .functor NAND 1, L_0x55efbf1b6180, L_0x55efbf1b6890, C4<1>, C4<1>;
v0x55efbf116300_0 .net "in_a", 0 0, L_0x55efbf1b6180;  alias, 1 drivers
v0x55efbf1163e0_0 .net "in_b", 0 0, L_0x55efbf1b6890;  alias, 1 drivers
v0x55efbf1164a0_0 .net "out", 0 0, L_0x55efbf1b6a20;  alias, 1 drivers
S_0x55efbf1165c0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf115e40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf116d20_0 .net "in", 0 0, L_0x55efbf1b6a90;  alias, 1 drivers
v0x55efbf116e10_0 .net "out", 0 0, L_0x55efbf1b6180;  alias, 1 drivers
S_0x55efbf1167e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1165c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b6180 .functor NAND 1, L_0x55efbf1b6a90, L_0x55efbf1b6a90, C4<1>, C4<1>;
v0x55efbf116a50_0 .net "in_a", 0 0, L_0x55efbf1b6a90;  alias, 1 drivers
v0x55efbf116b30_0 .net "in_b", 0 0, L_0x55efbf1b6a90;  alias, 1 drivers
v0x55efbf116c20_0 .net "out", 0 0, L_0x55efbf1b6180;  alias, 1 drivers
S_0x55efbf116f60 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf115e40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf117670_0 .net "in", 0 0, L_0x55efbf1b6b30;  alias, 1 drivers
v0x55efbf117760_0 .net "out", 0 0, L_0x55efbf1b6890;  alias, 1 drivers
S_0x55efbf117180 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf116f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b6890 .functor NAND 1, L_0x55efbf1b6b30, L_0x55efbf1b6b30, C4<1>, C4<1>;
v0x55efbf1173d0_0 .net "in_a", 0 0, L_0x55efbf1b6b30;  alias, 1 drivers
v0x55efbf1174b0_0 .net "in_b", 0 0, L_0x55efbf1b6b30;  alias, 1 drivers
v0x55efbf117570_0 .net "out", 0 0, L_0x55efbf1b6890;  alias, 1 drivers
S_0x55efbf117c60 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf117e40 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf117f20 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf117c60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf119990_0 .net "in_a", 0 0, L_0x55efbf1b6fd0;  1 drivers
v0x55efbf119a30_0 .net "in_b", 0 0, L_0x55efbf1b7070;  1 drivers
v0x55efbf119af0_0 .net "not_a", 0 0, L_0x55efbf1b66a0;  1 drivers
v0x55efbf119b90_0 .net "not_b", 0 0, L_0x55efbf1b6dd0;  1 drivers
v0x55efbf119c30_0 .net "out", 0 0, L_0x55efbf1b6f60;  1 drivers
S_0x55efbf118170 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf117f20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b6f60 .functor NAND 1, L_0x55efbf1b66a0, L_0x55efbf1b6dd0, C4<1>, C4<1>;
v0x55efbf1183e0_0 .net "in_a", 0 0, L_0x55efbf1b66a0;  alias, 1 drivers
v0x55efbf1184c0_0 .net "in_b", 0 0, L_0x55efbf1b6dd0;  alias, 1 drivers
v0x55efbf118580_0 .net "out", 0 0, L_0x55efbf1b6f60;  alias, 1 drivers
S_0x55efbf1186a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf117f20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf118e00_0 .net "in", 0 0, L_0x55efbf1b6fd0;  alias, 1 drivers
v0x55efbf118ef0_0 .net "out", 0 0, L_0x55efbf1b66a0;  alias, 1 drivers
S_0x55efbf1188c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1186a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b66a0 .functor NAND 1, L_0x55efbf1b6fd0, L_0x55efbf1b6fd0, C4<1>, C4<1>;
v0x55efbf118b30_0 .net "in_a", 0 0, L_0x55efbf1b6fd0;  alias, 1 drivers
v0x55efbf118c10_0 .net "in_b", 0 0, L_0x55efbf1b6fd0;  alias, 1 drivers
v0x55efbf118d00_0 .net "out", 0 0, L_0x55efbf1b66a0;  alias, 1 drivers
S_0x55efbf119040 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf117f20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf119750_0 .net "in", 0 0, L_0x55efbf1b7070;  alias, 1 drivers
v0x55efbf119840_0 .net "out", 0 0, L_0x55efbf1b6dd0;  alias, 1 drivers
S_0x55efbf119260 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf119040;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b6dd0 .functor NAND 1, L_0x55efbf1b7070, L_0x55efbf1b7070, C4<1>, C4<1>;
v0x55efbf1194b0_0 .net "in_a", 0 0, L_0x55efbf1b7070;  alias, 1 drivers
v0x55efbf119590_0 .net "in_b", 0 0, L_0x55efbf1b7070;  alias, 1 drivers
v0x55efbf119650_0 .net "out", 0 0, L_0x55efbf1b6dd0;  alias, 1 drivers
S_0x55efbf119d40 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf119f20 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf11a000 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf119d40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf11ba70_0 .net "in_a", 0 0, L_0x55efbf1b7520;  1 drivers
v0x55efbf11bb10_0 .net "in_b", 0 0, L_0x55efbf1b75c0;  1 drivers
v0x55efbf11bbd0_0 .net "not_a", 0 0, L_0x55efbf1b6bd0;  1 drivers
v0x55efbf11bc70_0 .net "not_b", 0 0, L_0x55efbf1b7320;  1 drivers
v0x55efbf11bd10_0 .net "out", 0 0, L_0x55efbf1b74b0;  1 drivers
S_0x55efbf11a250 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf11a000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b74b0 .functor NAND 1, L_0x55efbf1b6bd0, L_0x55efbf1b7320, C4<1>, C4<1>;
v0x55efbf11a4c0_0 .net "in_a", 0 0, L_0x55efbf1b6bd0;  alias, 1 drivers
v0x55efbf11a5a0_0 .net "in_b", 0 0, L_0x55efbf1b7320;  alias, 1 drivers
v0x55efbf11a660_0 .net "out", 0 0, L_0x55efbf1b74b0;  alias, 1 drivers
S_0x55efbf11a780 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf11a000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf11aee0_0 .net "in", 0 0, L_0x55efbf1b7520;  alias, 1 drivers
v0x55efbf11afd0_0 .net "out", 0 0, L_0x55efbf1b6bd0;  alias, 1 drivers
S_0x55efbf11a9a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf11a780;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b6bd0 .functor NAND 1, L_0x55efbf1b7520, L_0x55efbf1b7520, C4<1>, C4<1>;
v0x55efbf11ac10_0 .net "in_a", 0 0, L_0x55efbf1b7520;  alias, 1 drivers
v0x55efbf11acf0_0 .net "in_b", 0 0, L_0x55efbf1b7520;  alias, 1 drivers
v0x55efbf11ade0_0 .net "out", 0 0, L_0x55efbf1b6bd0;  alias, 1 drivers
S_0x55efbf11b120 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf11a000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf11b830_0 .net "in", 0 0, L_0x55efbf1b75c0;  alias, 1 drivers
v0x55efbf11b920_0 .net "out", 0 0, L_0x55efbf1b7320;  alias, 1 drivers
S_0x55efbf11b340 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf11b120;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b7320 .functor NAND 1, L_0x55efbf1b75c0, L_0x55efbf1b75c0, C4<1>, C4<1>;
v0x55efbf11b590_0 .net "in_a", 0 0, L_0x55efbf1b75c0;  alias, 1 drivers
v0x55efbf11b670_0 .net "in_b", 0 0, L_0x55efbf1b75c0;  alias, 1 drivers
v0x55efbf11b730_0 .net "out", 0 0, L_0x55efbf1b7320;  alias, 1 drivers
S_0x55efbf11be20 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbf0fcdf0;
 .timescale -9 -11;
P_0x55efbf11c000 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf11c0e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf11be20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf11db50_0 .net "in_a", 0 0, L_0x55efbf1b7a80;  1 drivers
v0x55efbf11dbf0_0 .net "in_b", 0 0, L_0x55efbf1b7d30;  1 drivers
v0x55efbf11dcb0_0 .net "not_a", 0 0, L_0x55efbf1b7110;  1 drivers
v0x55efbf11dd50_0 .net "not_b", 0 0, L_0x55efbf1b7880;  1 drivers
v0x55efbf11ddf0_0 .net "out", 0 0, L_0x55efbf1b7a10;  1 drivers
S_0x55efbf11c330 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf11c0e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b7a10 .functor NAND 1, L_0x55efbf1b7110, L_0x55efbf1b7880, C4<1>, C4<1>;
v0x55efbf11c5a0_0 .net "in_a", 0 0, L_0x55efbf1b7110;  alias, 1 drivers
v0x55efbf11c680_0 .net "in_b", 0 0, L_0x55efbf1b7880;  alias, 1 drivers
v0x55efbf11c740_0 .net "out", 0 0, L_0x55efbf1b7a10;  alias, 1 drivers
S_0x55efbf11c860 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf11c0e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf11cfc0_0 .net "in", 0 0, L_0x55efbf1b7a80;  alias, 1 drivers
v0x55efbf11d0b0_0 .net "out", 0 0, L_0x55efbf1b7110;  alias, 1 drivers
S_0x55efbf11ca80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf11c860;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b7110 .functor NAND 1, L_0x55efbf1b7a80, L_0x55efbf1b7a80, C4<1>, C4<1>;
v0x55efbf11ccf0_0 .net "in_a", 0 0, L_0x55efbf1b7a80;  alias, 1 drivers
v0x55efbf11cdd0_0 .net "in_b", 0 0, L_0x55efbf1b7a80;  alias, 1 drivers
v0x55efbf11cec0_0 .net "out", 0 0, L_0x55efbf1b7110;  alias, 1 drivers
S_0x55efbf11d200 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf11c0e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf11d910_0 .net "in", 0 0, L_0x55efbf1b7d30;  alias, 1 drivers
v0x55efbf11da00_0 .net "out", 0 0, L_0x55efbf1b7880;  alias, 1 drivers
S_0x55efbf11d420 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf11d200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b7880 .functor NAND 1, L_0x55efbf1b7d30, L_0x55efbf1b7d30, C4<1>, C4<1>;
v0x55efbf11d670_0 .net "in_a", 0 0, L_0x55efbf1b7d30;  alias, 1 drivers
v0x55efbf11d750_0 .net "in_b", 0 0, L_0x55efbf1b7d30;  alias, 1 drivers
v0x55efbf11d810_0 .net "out", 0 0, L_0x55efbf1b7880;  alias, 1 drivers
S_0x55efbf11e1f0 .scope module, "OR_G" "or_16" 38 13, 32 1 0, S_0x55efbf036760;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
v0x55efbf13f300_0 .net "in_a", 15 0, L_0x55efbf1bd860;  1 drivers
v0x55efbf13f3e0_0 .net "in_b", 15 0, L_0x55efbf1bd900;  1 drivers
v0x55efbf13f4c0_0 .net "out", 15 0, L_0x55efbf1bcd40;  alias, 1 drivers
L_0x55efbf1b8650 .part L_0x55efbf1bd860, 0, 1;
L_0x55efbf1b86f0 .part L_0x55efbf1bd900, 0, 1;
L_0x55efbf1b8b20 .part L_0x55efbf1bd860, 1, 1;
L_0x55efbf1b8bc0 .part L_0x55efbf1bd900, 1, 1;
L_0x55efbf1b8ff0 .part L_0x55efbf1bd860, 2, 1;
L_0x55efbf1b9090 .part L_0x55efbf1bd900, 2, 1;
L_0x55efbf1b94c0 .part L_0x55efbf1bd860, 3, 1;
L_0x55efbf1b95f0 .part L_0x55efbf1bd900, 3, 1;
L_0x55efbf1b9ab0 .part L_0x55efbf1bd860, 4, 1;
L_0x55efbf1b9b50 .part L_0x55efbf1bd900, 4, 1;
L_0x55efbf1b9f80 .part L_0x55efbf1bd860, 5, 1;
L_0x55efbf1ba020 .part L_0x55efbf1bd900, 5, 1;
L_0x55efbf1ba4c0 .part L_0x55efbf1bd860, 6, 1;
L_0x55efbf1ba560 .part L_0x55efbf1bd900, 6, 1;
L_0x55efbf1ba920 .part L_0x55efbf1bd860, 7, 1;
L_0x55efbf1ba9c0 .part L_0x55efbf1bd900, 7, 1;
L_0x55efbf1bad60 .part L_0x55efbf1bd860, 8, 1;
L_0x55efbf1bae00 .part L_0x55efbf1bd900, 8, 1;
L_0x55efbf1bb240 .part L_0x55efbf1bd860, 9, 1;
L_0x55efbf1bb2e0 .part L_0x55efbf1bd900, 9, 1;
L_0x55efbf1baea0 .part L_0x55efbf1bd860, 10, 1;
L_0x55efbf1bb7c0 .part L_0x55efbf1bd900, 10, 1;
L_0x55efbf1bbc40 .part L_0x55efbf1bd860, 11, 1;
L_0x55efbf1bbce0 .part L_0x55efbf1bd900, 11, 1;
L_0x55efbf1bc170 .part L_0x55efbf1bd860, 12, 1;
L_0x55efbf1bc210 .part L_0x55efbf1bd900, 12, 1;
L_0x55efbf1bc6b0 .part L_0x55efbf1bd860, 13, 1;
L_0x55efbf1bc750 .part L_0x55efbf1bd900, 13, 1;
L_0x55efbf1bcc00 .part L_0x55efbf1bd860, 14, 1;
L_0x55efbf1bcca0 .part L_0x55efbf1bd900, 14, 1;
L_0x55efbf1bd160 .part L_0x55efbf1bd860, 15, 1;
L_0x55efbf1bd410 .part L_0x55efbf1bd900, 15, 1;
LS_0x55efbf1bcd40_0_0 .concat8 [ 1 1 1 1], L_0x55efbf1b85e0, L_0x55efbf1b8ab0, L_0x55efbf1b8f80, L_0x55efbf1b9450;
LS_0x55efbf1bcd40_0_4 .concat8 [ 1 1 1 1], L_0x55efbf1b9a40, L_0x55efbf1b9f10, L_0x55efbf1ba450, L_0x55efbf1ba8b0;
LS_0x55efbf1bcd40_0_8 .concat8 [ 1 1 1 1], L_0x55efbf1bacf0, L_0x55efbf1bb1d0, L_0x55efbf1bb750, L_0x55efbf1bbbd0;
LS_0x55efbf1bcd40_0_12 .concat8 [ 1 1 1 1], L_0x55efbf1bc100, L_0x55efbf1bc640, L_0x55efbf1bcb90, L_0x55efbf1bd0f0;
L_0x55efbf1bcd40 .concat8 [ 4 4 4 4], LS_0x55efbf1bcd40_0_0, LS_0x55efbf1bcd40_0_4, LS_0x55efbf1bcd40_0_8, LS_0x55efbf1bcd40_0_12;
S_0x55efbf11e420 .scope generate, "genblk1[0]" "genblk1[0]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf11e640 .param/l "i" 0 32 6, +C4<00>;
S_0x55efbf11e720 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf11e420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf1201c0_0 .net "in_a", 0 0, L_0x55efbf1b8650;  1 drivers
v0x55efbf120260_0 .net "in_b", 0 0, L_0x55efbf1b86f0;  1 drivers
v0x55efbf120320_0 .net "not_a", 0 0, L_0x55efbf1b82c0;  1 drivers
v0x55efbf1203c0_0 .net "not_b", 0 0, L_0x55efbf1b8450;  1 drivers
v0x55efbf120460_0 .net "out", 0 0, L_0x55efbf1b85e0;  1 drivers
S_0x55efbf11e970 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf11e720;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b85e0 .functor NAND 1, L_0x55efbf1b82c0, L_0x55efbf1b8450, C4<1>, C4<1>;
v0x55efbf11ebe0_0 .net "in_a", 0 0, L_0x55efbf1b82c0;  alias, 1 drivers
v0x55efbf11ecc0_0 .net "in_b", 0 0, L_0x55efbf1b8450;  alias, 1 drivers
v0x55efbf11ed80_0 .net "out", 0 0, L_0x55efbf1b85e0;  alias, 1 drivers
S_0x55efbf11eed0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf11e720;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf11f630_0 .net "in", 0 0, L_0x55efbf1b8650;  alias, 1 drivers
v0x55efbf11f720_0 .net "out", 0 0, L_0x55efbf1b82c0;  alias, 1 drivers
S_0x55efbf11f0f0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf11eed0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b82c0 .functor NAND 1, L_0x55efbf1b8650, L_0x55efbf1b8650, C4<1>, C4<1>;
v0x55efbf11f360_0 .net "in_a", 0 0, L_0x55efbf1b8650;  alias, 1 drivers
v0x55efbf11f440_0 .net "in_b", 0 0, L_0x55efbf1b8650;  alias, 1 drivers
v0x55efbf11f530_0 .net "out", 0 0, L_0x55efbf1b82c0;  alias, 1 drivers
S_0x55efbf11f870 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf11e720;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf11ff80_0 .net "in", 0 0, L_0x55efbf1b86f0;  alias, 1 drivers
v0x55efbf120070_0 .net "out", 0 0, L_0x55efbf1b8450;  alias, 1 drivers
S_0x55efbf11fa90 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf11f870;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b8450 .functor NAND 1, L_0x55efbf1b86f0, L_0x55efbf1b86f0, C4<1>, C4<1>;
v0x55efbf11fce0_0 .net "in_a", 0 0, L_0x55efbf1b86f0;  alias, 1 drivers
v0x55efbf11fdc0_0 .net "in_b", 0 0, L_0x55efbf1b86f0;  alias, 1 drivers
v0x55efbf11fe80_0 .net "out", 0 0, L_0x55efbf1b8450;  alias, 1 drivers
S_0x55efbf120570 .scope generate, "genblk1[1]" "genblk1[1]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf120770 .param/l "i" 0 32 6, +C4<01>;
S_0x55efbf120830 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf120570;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf1222a0_0 .net "in_a", 0 0, L_0x55efbf1b8b20;  1 drivers
v0x55efbf122340_0 .net "in_b", 0 0, L_0x55efbf1b8bc0;  1 drivers
v0x55efbf122400_0 .net "not_a", 0 0, L_0x55efbf1b8790;  1 drivers
v0x55efbf1224a0_0 .net "not_b", 0 0, L_0x55efbf1b8920;  1 drivers
v0x55efbf122540_0 .net "out", 0 0, L_0x55efbf1b8ab0;  1 drivers
S_0x55efbf120a80 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf120830;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b8ab0 .functor NAND 1, L_0x55efbf1b8790, L_0x55efbf1b8920, C4<1>, C4<1>;
v0x55efbf120cf0_0 .net "in_a", 0 0, L_0x55efbf1b8790;  alias, 1 drivers
v0x55efbf120dd0_0 .net "in_b", 0 0, L_0x55efbf1b8920;  alias, 1 drivers
v0x55efbf120e90_0 .net "out", 0 0, L_0x55efbf1b8ab0;  alias, 1 drivers
S_0x55efbf120fb0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf120830;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf121710_0 .net "in", 0 0, L_0x55efbf1b8b20;  alias, 1 drivers
v0x55efbf121800_0 .net "out", 0 0, L_0x55efbf1b8790;  alias, 1 drivers
S_0x55efbf1211d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf120fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b8790 .functor NAND 1, L_0x55efbf1b8b20, L_0x55efbf1b8b20, C4<1>, C4<1>;
v0x55efbf121440_0 .net "in_a", 0 0, L_0x55efbf1b8b20;  alias, 1 drivers
v0x55efbf121520_0 .net "in_b", 0 0, L_0x55efbf1b8b20;  alias, 1 drivers
v0x55efbf121610_0 .net "out", 0 0, L_0x55efbf1b8790;  alias, 1 drivers
S_0x55efbf121950 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf120830;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf122060_0 .net "in", 0 0, L_0x55efbf1b8bc0;  alias, 1 drivers
v0x55efbf122150_0 .net "out", 0 0, L_0x55efbf1b8920;  alias, 1 drivers
S_0x55efbf121b70 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf121950;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b8920 .functor NAND 1, L_0x55efbf1b8bc0, L_0x55efbf1b8bc0, C4<1>, C4<1>;
v0x55efbf121dc0_0 .net "in_a", 0 0, L_0x55efbf1b8bc0;  alias, 1 drivers
v0x55efbf121ea0_0 .net "in_b", 0 0, L_0x55efbf1b8bc0;  alias, 1 drivers
v0x55efbf121f60_0 .net "out", 0 0, L_0x55efbf1b8920;  alias, 1 drivers
S_0x55efbf122650 .scope generate, "genblk1[2]" "genblk1[2]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf122830 .param/l "i" 0 32 6, +C4<010>;
S_0x55efbf1228f0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf122650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf124390_0 .net "in_a", 0 0, L_0x55efbf1b8ff0;  1 drivers
v0x55efbf124430_0 .net "in_b", 0 0, L_0x55efbf1b9090;  1 drivers
v0x55efbf1244f0_0 .net "not_a", 0 0, L_0x55efbf1b8c60;  1 drivers
v0x55efbf124590_0 .net "not_b", 0 0, L_0x55efbf1b8df0;  1 drivers
v0x55efbf124630_0 .net "out", 0 0, L_0x55efbf1b8f80;  1 drivers
S_0x55efbf122b40 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf1228f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b8f80 .functor NAND 1, L_0x55efbf1b8c60, L_0x55efbf1b8df0, C4<1>, C4<1>;
v0x55efbf122db0_0 .net "in_a", 0 0, L_0x55efbf1b8c60;  alias, 1 drivers
v0x55efbf122e90_0 .net "in_b", 0 0, L_0x55efbf1b8df0;  alias, 1 drivers
v0x55efbf122f50_0 .net "out", 0 0, L_0x55efbf1b8f80;  alias, 1 drivers
S_0x55efbf1230a0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf1228f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf123800_0 .net "in", 0 0, L_0x55efbf1b8ff0;  alias, 1 drivers
v0x55efbf1238f0_0 .net "out", 0 0, L_0x55efbf1b8c60;  alias, 1 drivers
S_0x55efbf1232c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1230a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b8c60 .functor NAND 1, L_0x55efbf1b8ff0, L_0x55efbf1b8ff0, C4<1>, C4<1>;
v0x55efbf123530_0 .net "in_a", 0 0, L_0x55efbf1b8ff0;  alias, 1 drivers
v0x55efbf123610_0 .net "in_b", 0 0, L_0x55efbf1b8ff0;  alias, 1 drivers
v0x55efbf123700_0 .net "out", 0 0, L_0x55efbf1b8c60;  alias, 1 drivers
S_0x55efbf123a40 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf1228f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf124150_0 .net "in", 0 0, L_0x55efbf1b9090;  alias, 1 drivers
v0x55efbf124240_0 .net "out", 0 0, L_0x55efbf1b8df0;  alias, 1 drivers
S_0x55efbf123c60 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf123a40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b8df0 .functor NAND 1, L_0x55efbf1b9090, L_0x55efbf1b9090, C4<1>, C4<1>;
v0x55efbf123eb0_0 .net "in_a", 0 0, L_0x55efbf1b9090;  alias, 1 drivers
v0x55efbf123f90_0 .net "in_b", 0 0, L_0x55efbf1b9090;  alias, 1 drivers
v0x55efbf124050_0 .net "out", 0 0, L_0x55efbf1b8df0;  alias, 1 drivers
S_0x55efbf124740 .scope generate, "genblk1[3]" "genblk1[3]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf124920 .param/l "i" 0 32 6, +C4<011>;
S_0x55efbf124a00 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf124740;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf126470_0 .net "in_a", 0 0, L_0x55efbf1b94c0;  1 drivers
v0x55efbf126510_0 .net "in_b", 0 0, L_0x55efbf1b95f0;  1 drivers
v0x55efbf1265d0_0 .net "not_a", 0 0, L_0x55efbf1b9130;  1 drivers
v0x55efbf126670_0 .net "not_b", 0 0, L_0x55efbf1b92c0;  1 drivers
v0x55efbf126710_0 .net "out", 0 0, L_0x55efbf1b9450;  1 drivers
S_0x55efbf124c50 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf124a00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b9450 .functor NAND 1, L_0x55efbf1b9130, L_0x55efbf1b92c0, C4<1>, C4<1>;
v0x55efbf124ec0_0 .net "in_a", 0 0, L_0x55efbf1b9130;  alias, 1 drivers
v0x55efbf124fa0_0 .net "in_b", 0 0, L_0x55efbf1b92c0;  alias, 1 drivers
v0x55efbf125060_0 .net "out", 0 0, L_0x55efbf1b9450;  alias, 1 drivers
S_0x55efbf125180 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf124a00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1258e0_0 .net "in", 0 0, L_0x55efbf1b94c0;  alias, 1 drivers
v0x55efbf1259d0_0 .net "out", 0 0, L_0x55efbf1b9130;  alias, 1 drivers
S_0x55efbf1253a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf125180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b9130 .functor NAND 1, L_0x55efbf1b94c0, L_0x55efbf1b94c0, C4<1>, C4<1>;
v0x55efbf125610_0 .net "in_a", 0 0, L_0x55efbf1b94c0;  alias, 1 drivers
v0x55efbf1256f0_0 .net "in_b", 0 0, L_0x55efbf1b94c0;  alias, 1 drivers
v0x55efbf1257e0_0 .net "out", 0 0, L_0x55efbf1b9130;  alias, 1 drivers
S_0x55efbf125b20 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf124a00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf126230_0 .net "in", 0 0, L_0x55efbf1b95f0;  alias, 1 drivers
v0x55efbf126320_0 .net "out", 0 0, L_0x55efbf1b92c0;  alias, 1 drivers
S_0x55efbf125d40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf125b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b92c0 .functor NAND 1, L_0x55efbf1b95f0, L_0x55efbf1b95f0, C4<1>, C4<1>;
v0x55efbf125f90_0 .net "in_a", 0 0, L_0x55efbf1b95f0;  alias, 1 drivers
v0x55efbf126070_0 .net "in_b", 0 0, L_0x55efbf1b95f0;  alias, 1 drivers
v0x55efbf126130_0 .net "out", 0 0, L_0x55efbf1b92c0;  alias, 1 drivers
S_0x55efbf126820 .scope generate, "genblk1[4]" "genblk1[4]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf126a50 .param/l "i" 0 32 6, +C4<0100>;
S_0x55efbf126b30 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf126820;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf128570_0 .net "in_a", 0 0, L_0x55efbf1b9ab0;  1 drivers
v0x55efbf128610_0 .net "in_b", 0 0, L_0x55efbf1b9b50;  1 drivers
v0x55efbf1286d0_0 .net "not_a", 0 0, L_0x55efbf1b9720;  1 drivers
v0x55efbf128770_0 .net "not_b", 0 0, L_0x55efbf1b98b0;  1 drivers
v0x55efbf128810_0 .net "out", 0 0, L_0x55efbf1b9a40;  1 drivers
S_0x55efbf126d80 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf126b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b9a40 .functor NAND 1, L_0x55efbf1b9720, L_0x55efbf1b98b0, C4<1>, C4<1>;
v0x55efbf126ff0_0 .net "in_a", 0 0, L_0x55efbf1b9720;  alias, 1 drivers
v0x55efbf1270d0_0 .net "in_b", 0 0, L_0x55efbf1b98b0;  alias, 1 drivers
v0x55efbf127190_0 .net "out", 0 0, L_0x55efbf1b9a40;  alias, 1 drivers
S_0x55efbf1272b0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf126b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1279e0_0 .net "in", 0 0, L_0x55efbf1b9ab0;  alias, 1 drivers
v0x55efbf127ad0_0 .net "out", 0 0, L_0x55efbf1b9720;  alias, 1 drivers
S_0x55efbf1274d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1272b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b9720 .functor NAND 1, L_0x55efbf1b9ab0, L_0x55efbf1b9ab0, C4<1>, C4<1>;
v0x55efbf127740_0 .net "in_a", 0 0, L_0x55efbf1b9ab0;  alias, 1 drivers
v0x55efbf127820_0 .net "in_b", 0 0, L_0x55efbf1b9ab0;  alias, 1 drivers
v0x55efbf1278e0_0 .net "out", 0 0, L_0x55efbf1b9720;  alias, 1 drivers
S_0x55efbf127c20 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf126b30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf128330_0 .net "in", 0 0, L_0x55efbf1b9b50;  alias, 1 drivers
v0x55efbf128420_0 .net "out", 0 0, L_0x55efbf1b98b0;  alias, 1 drivers
S_0x55efbf127e40 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf127c20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b98b0 .functor NAND 1, L_0x55efbf1b9b50, L_0x55efbf1b9b50, C4<1>, C4<1>;
v0x55efbf128090_0 .net "in_a", 0 0, L_0x55efbf1b9b50;  alias, 1 drivers
v0x55efbf128170_0 .net "in_b", 0 0, L_0x55efbf1b9b50;  alias, 1 drivers
v0x55efbf128230_0 .net "out", 0 0, L_0x55efbf1b98b0;  alias, 1 drivers
S_0x55efbf128920 .scope generate, "genblk1[5]" "genblk1[5]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf128b00 .param/l "i" 0 32 6, +C4<0101>;
S_0x55efbf128be0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf128920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf12a650_0 .net "in_a", 0 0, L_0x55efbf1b9f80;  1 drivers
v0x55efbf12a6f0_0 .net "in_b", 0 0, L_0x55efbf1ba020;  1 drivers
v0x55efbf12a7b0_0 .net "not_a", 0 0, L_0x55efbf1b9bf0;  1 drivers
v0x55efbf12a850_0 .net "not_b", 0 0, L_0x55efbf1b9d80;  1 drivers
v0x55efbf12a8f0_0 .net "out", 0 0, L_0x55efbf1b9f10;  1 drivers
S_0x55efbf128e30 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf128be0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b9f10 .functor NAND 1, L_0x55efbf1b9bf0, L_0x55efbf1b9d80, C4<1>, C4<1>;
v0x55efbf1290a0_0 .net "in_a", 0 0, L_0x55efbf1b9bf0;  alias, 1 drivers
v0x55efbf129180_0 .net "in_b", 0 0, L_0x55efbf1b9d80;  alias, 1 drivers
v0x55efbf129240_0 .net "out", 0 0, L_0x55efbf1b9f10;  alias, 1 drivers
S_0x55efbf129360 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf128be0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf129ac0_0 .net "in", 0 0, L_0x55efbf1b9f80;  alias, 1 drivers
v0x55efbf129bb0_0 .net "out", 0 0, L_0x55efbf1b9bf0;  alias, 1 drivers
S_0x55efbf129580 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf129360;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b9bf0 .functor NAND 1, L_0x55efbf1b9f80, L_0x55efbf1b9f80, C4<1>, C4<1>;
v0x55efbf1297f0_0 .net "in_a", 0 0, L_0x55efbf1b9f80;  alias, 1 drivers
v0x55efbf1298d0_0 .net "in_b", 0 0, L_0x55efbf1b9f80;  alias, 1 drivers
v0x55efbf1299c0_0 .net "out", 0 0, L_0x55efbf1b9bf0;  alias, 1 drivers
S_0x55efbf129d00 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf128be0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf12a410_0 .net "in", 0 0, L_0x55efbf1ba020;  alias, 1 drivers
v0x55efbf12a500_0 .net "out", 0 0, L_0x55efbf1b9d80;  alias, 1 drivers
S_0x55efbf129f20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf129d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1b9d80 .functor NAND 1, L_0x55efbf1ba020, L_0x55efbf1ba020, C4<1>, C4<1>;
v0x55efbf12a170_0 .net "in_a", 0 0, L_0x55efbf1ba020;  alias, 1 drivers
v0x55efbf12a250_0 .net "in_b", 0 0, L_0x55efbf1ba020;  alias, 1 drivers
v0x55efbf12a310_0 .net "out", 0 0, L_0x55efbf1b9d80;  alias, 1 drivers
S_0x55efbf12aa00 .scope generate, "genblk1[6]" "genblk1[6]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf12abe0 .param/l "i" 0 32 6, +C4<0110>;
S_0x55efbf12acc0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf12aa00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf12c730_0 .net "in_a", 0 0, L_0x55efbf1ba4c0;  1 drivers
v0x55efbf12c7d0_0 .net "in_b", 0 0, L_0x55efbf1ba560;  1 drivers
v0x55efbf12c890_0 .net "not_a", 0 0, L_0x55efbf1ba130;  1 drivers
v0x55efbf12c930_0 .net "not_b", 0 0, L_0x55efbf1ba2c0;  1 drivers
v0x55efbf12c9d0_0 .net "out", 0 0, L_0x55efbf1ba450;  1 drivers
S_0x55efbf12af10 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf12acc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ba450 .functor NAND 1, L_0x55efbf1ba130, L_0x55efbf1ba2c0, C4<1>, C4<1>;
v0x55efbf12b180_0 .net "in_a", 0 0, L_0x55efbf1ba130;  alias, 1 drivers
v0x55efbf12b260_0 .net "in_b", 0 0, L_0x55efbf1ba2c0;  alias, 1 drivers
v0x55efbf12b320_0 .net "out", 0 0, L_0x55efbf1ba450;  alias, 1 drivers
S_0x55efbf12b440 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf12acc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf12bba0_0 .net "in", 0 0, L_0x55efbf1ba4c0;  alias, 1 drivers
v0x55efbf12bc90_0 .net "out", 0 0, L_0x55efbf1ba130;  alias, 1 drivers
S_0x55efbf12b660 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf12b440;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ba130 .functor NAND 1, L_0x55efbf1ba4c0, L_0x55efbf1ba4c0, C4<1>, C4<1>;
v0x55efbf12b8d0_0 .net "in_a", 0 0, L_0x55efbf1ba4c0;  alias, 1 drivers
v0x55efbf12b9b0_0 .net "in_b", 0 0, L_0x55efbf1ba4c0;  alias, 1 drivers
v0x55efbf12baa0_0 .net "out", 0 0, L_0x55efbf1ba130;  alias, 1 drivers
S_0x55efbf12bde0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf12acc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf12c4f0_0 .net "in", 0 0, L_0x55efbf1ba560;  alias, 1 drivers
v0x55efbf12c5e0_0 .net "out", 0 0, L_0x55efbf1ba2c0;  alias, 1 drivers
S_0x55efbf12c000 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf12bde0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ba2c0 .functor NAND 1, L_0x55efbf1ba560, L_0x55efbf1ba560, C4<1>, C4<1>;
v0x55efbf12c250_0 .net "in_a", 0 0, L_0x55efbf1ba560;  alias, 1 drivers
v0x55efbf12c330_0 .net "in_b", 0 0, L_0x55efbf1ba560;  alias, 1 drivers
v0x55efbf12c3f0_0 .net "out", 0 0, L_0x55efbf1ba2c0;  alias, 1 drivers
S_0x55efbf12cae0 .scope generate, "genblk1[7]" "genblk1[7]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf12ccc0 .param/l "i" 0 32 6, +C4<0111>;
S_0x55efbf12cda0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf12cae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf12e810_0 .net "in_a", 0 0, L_0x55efbf1ba920;  1 drivers
v0x55efbf12e8b0_0 .net "in_b", 0 0, L_0x55efbf1ba9c0;  1 drivers
v0x55efbf12e970_0 .net "not_a", 0 0, L_0x55efbf1ba0c0;  1 drivers
v0x55efbf12ea10_0 .net "not_b", 0 0, L_0x55efbf1ba720;  1 drivers
v0x55efbf12eab0_0 .net "out", 0 0, L_0x55efbf1ba8b0;  1 drivers
S_0x55efbf12cff0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf12cda0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ba8b0 .functor NAND 1, L_0x55efbf1ba0c0, L_0x55efbf1ba720, C4<1>, C4<1>;
v0x55efbf12d260_0 .net "in_a", 0 0, L_0x55efbf1ba0c0;  alias, 1 drivers
v0x55efbf12d340_0 .net "in_b", 0 0, L_0x55efbf1ba720;  alias, 1 drivers
v0x55efbf12d400_0 .net "out", 0 0, L_0x55efbf1ba8b0;  alias, 1 drivers
S_0x55efbf12d520 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf12cda0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf12dc80_0 .net "in", 0 0, L_0x55efbf1ba920;  alias, 1 drivers
v0x55efbf12dd70_0 .net "out", 0 0, L_0x55efbf1ba0c0;  alias, 1 drivers
S_0x55efbf12d740 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf12d520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ba0c0 .functor NAND 1, L_0x55efbf1ba920, L_0x55efbf1ba920, C4<1>, C4<1>;
v0x55efbf12d9b0_0 .net "in_a", 0 0, L_0x55efbf1ba920;  alias, 1 drivers
v0x55efbf12da90_0 .net "in_b", 0 0, L_0x55efbf1ba920;  alias, 1 drivers
v0x55efbf12db80_0 .net "out", 0 0, L_0x55efbf1ba0c0;  alias, 1 drivers
S_0x55efbf12dec0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf12cda0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf12e5d0_0 .net "in", 0 0, L_0x55efbf1ba9c0;  alias, 1 drivers
v0x55efbf12e6c0_0 .net "out", 0 0, L_0x55efbf1ba720;  alias, 1 drivers
S_0x55efbf12e0e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf12dec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1ba720 .functor NAND 1, L_0x55efbf1ba9c0, L_0x55efbf1ba9c0, C4<1>, C4<1>;
v0x55efbf12e330_0 .net "in_a", 0 0, L_0x55efbf1ba9c0;  alias, 1 drivers
v0x55efbf12e410_0 .net "in_b", 0 0, L_0x55efbf1ba9c0;  alias, 1 drivers
v0x55efbf12e4d0_0 .net "out", 0 0, L_0x55efbf1ba720;  alias, 1 drivers
S_0x55efbf12ebc0 .scope generate, "genblk1[8]" "genblk1[8]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf126a00 .param/l "i" 0 32 6, +C4<01000>;
S_0x55efbf12eec0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf12ebc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf130930_0 .net "in_a", 0 0, L_0x55efbf1bad60;  1 drivers
v0x55efbf1309d0_0 .net "in_b", 0 0, L_0x55efbf1bae00;  1 drivers
v0x55efbf130a90_0 .net "not_a", 0 0, L_0x55efbf1baaf0;  1 drivers
v0x55efbf130b30_0 .net "not_b", 0 0, L_0x55efbf1bab60;  1 drivers
v0x55efbf130bd0_0 .net "out", 0 0, L_0x55efbf1bacf0;  1 drivers
S_0x55efbf12f110 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf12eec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bacf0 .functor NAND 1, L_0x55efbf1baaf0, L_0x55efbf1bab60, C4<1>, C4<1>;
v0x55efbf12f380_0 .net "in_a", 0 0, L_0x55efbf1baaf0;  alias, 1 drivers
v0x55efbf12f460_0 .net "in_b", 0 0, L_0x55efbf1bab60;  alias, 1 drivers
v0x55efbf12f520_0 .net "out", 0 0, L_0x55efbf1bacf0;  alias, 1 drivers
S_0x55efbf12f640 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf12eec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf12fda0_0 .net "in", 0 0, L_0x55efbf1bad60;  alias, 1 drivers
v0x55efbf12fe90_0 .net "out", 0 0, L_0x55efbf1baaf0;  alias, 1 drivers
S_0x55efbf12f860 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf12f640;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1baaf0 .functor NAND 1, L_0x55efbf1bad60, L_0x55efbf1bad60, C4<1>, C4<1>;
v0x55efbf12fad0_0 .net "in_a", 0 0, L_0x55efbf1bad60;  alias, 1 drivers
v0x55efbf12fbb0_0 .net "in_b", 0 0, L_0x55efbf1bad60;  alias, 1 drivers
v0x55efbf12fca0_0 .net "out", 0 0, L_0x55efbf1baaf0;  alias, 1 drivers
S_0x55efbf12ffe0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf12eec0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1306f0_0 .net "in", 0 0, L_0x55efbf1bae00;  alias, 1 drivers
v0x55efbf1307e0_0 .net "out", 0 0, L_0x55efbf1bab60;  alias, 1 drivers
S_0x55efbf130200 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf12ffe0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bab60 .functor NAND 1, L_0x55efbf1bae00, L_0x55efbf1bae00, C4<1>, C4<1>;
v0x55efbf130450_0 .net "in_a", 0 0, L_0x55efbf1bae00;  alias, 1 drivers
v0x55efbf130530_0 .net "in_b", 0 0, L_0x55efbf1bae00;  alias, 1 drivers
v0x55efbf1305f0_0 .net "out", 0 0, L_0x55efbf1bab60;  alias, 1 drivers
S_0x55efbf130ce0 .scope generate, "genblk1[9]" "genblk1[9]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf130ec0 .param/l "i" 0 32 6, +C4<01001>;
S_0x55efbf130fa0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf130ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf132a10_0 .net "in_a", 0 0, L_0x55efbf1bb240;  1 drivers
v0x55efbf132ab0_0 .net "in_b", 0 0, L_0x55efbf1bb2e0;  1 drivers
v0x55efbf132b70_0 .net "not_a", 0 0, L_0x55efbf1baf40;  1 drivers
v0x55efbf132c10_0 .net "not_b", 0 0, L_0x55efbf1bb040;  1 drivers
v0x55efbf132cb0_0 .net "out", 0 0, L_0x55efbf1bb1d0;  1 drivers
S_0x55efbf1311f0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf130fa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bb1d0 .functor NAND 1, L_0x55efbf1baf40, L_0x55efbf1bb040, C4<1>, C4<1>;
v0x55efbf131460_0 .net "in_a", 0 0, L_0x55efbf1baf40;  alias, 1 drivers
v0x55efbf131540_0 .net "in_b", 0 0, L_0x55efbf1bb040;  alias, 1 drivers
v0x55efbf131600_0 .net "out", 0 0, L_0x55efbf1bb1d0;  alias, 1 drivers
S_0x55efbf131720 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf130fa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf131e80_0 .net "in", 0 0, L_0x55efbf1bb240;  alias, 1 drivers
v0x55efbf131f70_0 .net "out", 0 0, L_0x55efbf1baf40;  alias, 1 drivers
S_0x55efbf131940 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf131720;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1baf40 .functor NAND 1, L_0x55efbf1bb240, L_0x55efbf1bb240, C4<1>, C4<1>;
v0x55efbf131bb0_0 .net "in_a", 0 0, L_0x55efbf1bb240;  alias, 1 drivers
v0x55efbf131c90_0 .net "in_b", 0 0, L_0x55efbf1bb240;  alias, 1 drivers
v0x55efbf131d80_0 .net "out", 0 0, L_0x55efbf1baf40;  alias, 1 drivers
S_0x55efbf1320c0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf130fa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1327d0_0 .net "in", 0 0, L_0x55efbf1bb2e0;  alias, 1 drivers
v0x55efbf1328c0_0 .net "out", 0 0, L_0x55efbf1bb040;  alias, 1 drivers
S_0x55efbf1322e0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1320c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bb040 .functor NAND 1, L_0x55efbf1bb2e0, L_0x55efbf1bb2e0, C4<1>, C4<1>;
v0x55efbf132530_0 .net "in_a", 0 0, L_0x55efbf1bb2e0;  alias, 1 drivers
v0x55efbf132610_0 .net "in_b", 0 0, L_0x55efbf1bb2e0;  alias, 1 drivers
v0x55efbf1326d0_0 .net "out", 0 0, L_0x55efbf1bb040;  alias, 1 drivers
S_0x55efbf132dc0 .scope generate, "genblk1[10]" "genblk1[10]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf132fa0 .param/l "i" 0 32 6, +C4<01010>;
S_0x55efbf133080 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf132dc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf134af0_0 .net "in_a", 0 0, L_0x55efbf1baea0;  1 drivers
v0x55efbf134b90_0 .net "in_b", 0 0, L_0x55efbf1bb7c0;  1 drivers
v0x55efbf134c50_0 .net "not_a", 0 0, L_0x55efbf1bb430;  1 drivers
v0x55efbf134cf0_0 .net "not_b", 0 0, L_0x55efbf1bb5c0;  1 drivers
v0x55efbf134d90_0 .net "out", 0 0, L_0x55efbf1bb750;  1 drivers
S_0x55efbf1332d0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf133080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bb750 .functor NAND 1, L_0x55efbf1bb430, L_0x55efbf1bb5c0, C4<1>, C4<1>;
v0x55efbf133540_0 .net "in_a", 0 0, L_0x55efbf1bb430;  alias, 1 drivers
v0x55efbf133620_0 .net "in_b", 0 0, L_0x55efbf1bb5c0;  alias, 1 drivers
v0x55efbf1336e0_0 .net "out", 0 0, L_0x55efbf1bb750;  alias, 1 drivers
S_0x55efbf133800 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf133080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf133f60_0 .net "in", 0 0, L_0x55efbf1baea0;  alias, 1 drivers
v0x55efbf134050_0 .net "out", 0 0, L_0x55efbf1bb430;  alias, 1 drivers
S_0x55efbf133a20 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf133800;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bb430 .functor NAND 1, L_0x55efbf1baea0, L_0x55efbf1baea0, C4<1>, C4<1>;
v0x55efbf133c90_0 .net "in_a", 0 0, L_0x55efbf1baea0;  alias, 1 drivers
v0x55efbf133d70_0 .net "in_b", 0 0, L_0x55efbf1baea0;  alias, 1 drivers
v0x55efbf133e60_0 .net "out", 0 0, L_0x55efbf1bb430;  alias, 1 drivers
S_0x55efbf1341a0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf133080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1348b0_0 .net "in", 0 0, L_0x55efbf1bb7c0;  alias, 1 drivers
v0x55efbf1349a0_0 .net "out", 0 0, L_0x55efbf1bb5c0;  alias, 1 drivers
S_0x55efbf1343c0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1341a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bb5c0 .functor NAND 1, L_0x55efbf1bb7c0, L_0x55efbf1bb7c0, C4<1>, C4<1>;
v0x55efbf134610_0 .net "in_a", 0 0, L_0x55efbf1bb7c0;  alias, 1 drivers
v0x55efbf1346f0_0 .net "in_b", 0 0, L_0x55efbf1bb7c0;  alias, 1 drivers
v0x55efbf1347b0_0 .net "out", 0 0, L_0x55efbf1bb5c0;  alias, 1 drivers
S_0x55efbf134ea0 .scope generate, "genblk1[11]" "genblk1[11]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf135080 .param/l "i" 0 32 6, +C4<01011>;
S_0x55efbf135160 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf134ea0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf136bd0_0 .net "in_a", 0 0, L_0x55efbf1bbc40;  1 drivers
v0x55efbf136c70_0 .net "in_b", 0 0, L_0x55efbf1bbce0;  1 drivers
v0x55efbf136d30_0 .net "not_a", 0 0, L_0x55efbf1bb380;  1 drivers
v0x55efbf136dd0_0 .net "not_b", 0 0, L_0x55efbf1bba40;  1 drivers
v0x55efbf136e70_0 .net "out", 0 0, L_0x55efbf1bbbd0;  1 drivers
S_0x55efbf1353b0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf135160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bbbd0 .functor NAND 1, L_0x55efbf1bb380, L_0x55efbf1bba40, C4<1>, C4<1>;
v0x55efbf135620_0 .net "in_a", 0 0, L_0x55efbf1bb380;  alias, 1 drivers
v0x55efbf135700_0 .net "in_b", 0 0, L_0x55efbf1bba40;  alias, 1 drivers
v0x55efbf1357c0_0 .net "out", 0 0, L_0x55efbf1bbbd0;  alias, 1 drivers
S_0x55efbf1358e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf135160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf136040_0 .net "in", 0 0, L_0x55efbf1bbc40;  alias, 1 drivers
v0x55efbf136130_0 .net "out", 0 0, L_0x55efbf1bb380;  alias, 1 drivers
S_0x55efbf135b00 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1358e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bb380 .functor NAND 1, L_0x55efbf1bbc40, L_0x55efbf1bbc40, C4<1>, C4<1>;
v0x55efbf135d70_0 .net "in_a", 0 0, L_0x55efbf1bbc40;  alias, 1 drivers
v0x55efbf135e50_0 .net "in_b", 0 0, L_0x55efbf1bbc40;  alias, 1 drivers
v0x55efbf135f40_0 .net "out", 0 0, L_0x55efbf1bb380;  alias, 1 drivers
S_0x55efbf136280 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf135160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf136990_0 .net "in", 0 0, L_0x55efbf1bbce0;  alias, 1 drivers
v0x55efbf136a80_0 .net "out", 0 0, L_0x55efbf1bba40;  alias, 1 drivers
S_0x55efbf1364a0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf136280;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bba40 .functor NAND 1, L_0x55efbf1bbce0, L_0x55efbf1bbce0, C4<1>, C4<1>;
v0x55efbf1366f0_0 .net "in_a", 0 0, L_0x55efbf1bbce0;  alias, 1 drivers
v0x55efbf1367d0_0 .net "in_b", 0 0, L_0x55efbf1bbce0;  alias, 1 drivers
v0x55efbf136890_0 .net "out", 0 0, L_0x55efbf1bba40;  alias, 1 drivers
S_0x55efbf136f80 .scope generate, "genblk1[12]" "genblk1[12]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf137160 .param/l "i" 0 32 6, +C4<01100>;
S_0x55efbf137240 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf136f80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf138cb0_0 .net "in_a", 0 0, L_0x55efbf1bc170;  1 drivers
v0x55efbf138d50_0 .net "in_b", 0 0, L_0x55efbf1bc210;  1 drivers
v0x55efbf138e10_0 .net "not_a", 0 0, L_0x55efbf1bb860;  1 drivers
v0x55efbf138eb0_0 .net "not_b", 0 0, L_0x55efbf1bbf70;  1 drivers
v0x55efbf138f50_0 .net "out", 0 0, L_0x55efbf1bc100;  1 drivers
S_0x55efbf137490 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf137240;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bc100 .functor NAND 1, L_0x55efbf1bb860, L_0x55efbf1bbf70, C4<1>, C4<1>;
v0x55efbf137700_0 .net "in_a", 0 0, L_0x55efbf1bb860;  alias, 1 drivers
v0x55efbf1377e0_0 .net "in_b", 0 0, L_0x55efbf1bbf70;  alias, 1 drivers
v0x55efbf1378a0_0 .net "out", 0 0, L_0x55efbf1bc100;  alias, 1 drivers
S_0x55efbf1379c0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf137240;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf138120_0 .net "in", 0 0, L_0x55efbf1bc170;  alias, 1 drivers
v0x55efbf138210_0 .net "out", 0 0, L_0x55efbf1bb860;  alias, 1 drivers
S_0x55efbf137be0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1379c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bb860 .functor NAND 1, L_0x55efbf1bc170, L_0x55efbf1bc170, C4<1>, C4<1>;
v0x55efbf137e50_0 .net "in_a", 0 0, L_0x55efbf1bc170;  alias, 1 drivers
v0x55efbf137f30_0 .net "in_b", 0 0, L_0x55efbf1bc170;  alias, 1 drivers
v0x55efbf138020_0 .net "out", 0 0, L_0x55efbf1bb860;  alias, 1 drivers
S_0x55efbf138360 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf137240;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf138a70_0 .net "in", 0 0, L_0x55efbf1bc210;  alias, 1 drivers
v0x55efbf138b60_0 .net "out", 0 0, L_0x55efbf1bbf70;  alias, 1 drivers
S_0x55efbf138580 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf138360;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bbf70 .functor NAND 1, L_0x55efbf1bc210, L_0x55efbf1bc210, C4<1>, C4<1>;
v0x55efbf1387d0_0 .net "in_a", 0 0, L_0x55efbf1bc210;  alias, 1 drivers
v0x55efbf1388b0_0 .net "in_b", 0 0, L_0x55efbf1bc210;  alias, 1 drivers
v0x55efbf138970_0 .net "out", 0 0, L_0x55efbf1bbf70;  alias, 1 drivers
S_0x55efbf139060 .scope generate, "genblk1[13]" "genblk1[13]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf139240 .param/l "i" 0 32 6, +C4<01101>;
S_0x55efbf139320 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf139060;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf13ad90_0 .net "in_a", 0 0, L_0x55efbf1bc6b0;  1 drivers
v0x55efbf13ae30_0 .net "in_b", 0 0, L_0x55efbf1bc750;  1 drivers
v0x55efbf13aef0_0 .net "not_a", 0 0, L_0x55efbf1bbd80;  1 drivers
v0x55efbf13af90_0 .net "not_b", 0 0, L_0x55efbf1bc4b0;  1 drivers
v0x55efbf13b030_0 .net "out", 0 0, L_0x55efbf1bc640;  1 drivers
S_0x55efbf139570 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf139320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bc640 .functor NAND 1, L_0x55efbf1bbd80, L_0x55efbf1bc4b0, C4<1>, C4<1>;
v0x55efbf1397e0_0 .net "in_a", 0 0, L_0x55efbf1bbd80;  alias, 1 drivers
v0x55efbf1398c0_0 .net "in_b", 0 0, L_0x55efbf1bc4b0;  alias, 1 drivers
v0x55efbf139980_0 .net "out", 0 0, L_0x55efbf1bc640;  alias, 1 drivers
S_0x55efbf139aa0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf139320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf13a200_0 .net "in", 0 0, L_0x55efbf1bc6b0;  alias, 1 drivers
v0x55efbf13a2f0_0 .net "out", 0 0, L_0x55efbf1bbd80;  alias, 1 drivers
S_0x55efbf139cc0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf139aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bbd80 .functor NAND 1, L_0x55efbf1bc6b0, L_0x55efbf1bc6b0, C4<1>, C4<1>;
v0x55efbf139f30_0 .net "in_a", 0 0, L_0x55efbf1bc6b0;  alias, 1 drivers
v0x55efbf13a010_0 .net "in_b", 0 0, L_0x55efbf1bc6b0;  alias, 1 drivers
v0x55efbf13a100_0 .net "out", 0 0, L_0x55efbf1bbd80;  alias, 1 drivers
S_0x55efbf13a440 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf139320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf13ab50_0 .net "in", 0 0, L_0x55efbf1bc750;  alias, 1 drivers
v0x55efbf13ac40_0 .net "out", 0 0, L_0x55efbf1bc4b0;  alias, 1 drivers
S_0x55efbf13a660 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf13a440;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bc4b0 .functor NAND 1, L_0x55efbf1bc750, L_0x55efbf1bc750, C4<1>, C4<1>;
v0x55efbf13a8b0_0 .net "in_a", 0 0, L_0x55efbf1bc750;  alias, 1 drivers
v0x55efbf13a990_0 .net "in_b", 0 0, L_0x55efbf1bc750;  alias, 1 drivers
v0x55efbf13aa50_0 .net "out", 0 0, L_0x55efbf1bc4b0;  alias, 1 drivers
S_0x55efbf13b140 .scope generate, "genblk1[14]" "genblk1[14]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf13b320 .param/l "i" 0 32 6, +C4<01110>;
S_0x55efbf13b400 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf13b140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf13ce70_0 .net "in_a", 0 0, L_0x55efbf1bcc00;  1 drivers
v0x55efbf13cf10_0 .net "in_b", 0 0, L_0x55efbf1bcca0;  1 drivers
v0x55efbf13cfd0_0 .net "not_a", 0 0, L_0x55efbf1bc2b0;  1 drivers
v0x55efbf13d070_0 .net "not_b", 0 0, L_0x55efbf1bca00;  1 drivers
v0x55efbf13d110_0 .net "out", 0 0, L_0x55efbf1bcb90;  1 drivers
S_0x55efbf13b650 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf13b400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bcb90 .functor NAND 1, L_0x55efbf1bc2b0, L_0x55efbf1bca00, C4<1>, C4<1>;
v0x55efbf13b8c0_0 .net "in_a", 0 0, L_0x55efbf1bc2b0;  alias, 1 drivers
v0x55efbf13b9a0_0 .net "in_b", 0 0, L_0x55efbf1bca00;  alias, 1 drivers
v0x55efbf13ba60_0 .net "out", 0 0, L_0x55efbf1bcb90;  alias, 1 drivers
S_0x55efbf13bb80 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf13b400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf13c2e0_0 .net "in", 0 0, L_0x55efbf1bcc00;  alias, 1 drivers
v0x55efbf13c3d0_0 .net "out", 0 0, L_0x55efbf1bc2b0;  alias, 1 drivers
S_0x55efbf13bda0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf13bb80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bc2b0 .functor NAND 1, L_0x55efbf1bcc00, L_0x55efbf1bcc00, C4<1>, C4<1>;
v0x55efbf13c010_0 .net "in_a", 0 0, L_0x55efbf1bcc00;  alias, 1 drivers
v0x55efbf13c0f0_0 .net "in_b", 0 0, L_0x55efbf1bcc00;  alias, 1 drivers
v0x55efbf13c1e0_0 .net "out", 0 0, L_0x55efbf1bc2b0;  alias, 1 drivers
S_0x55efbf13c520 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf13b400;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf13cc30_0 .net "in", 0 0, L_0x55efbf1bcca0;  alias, 1 drivers
v0x55efbf13cd20_0 .net "out", 0 0, L_0x55efbf1bca00;  alias, 1 drivers
S_0x55efbf13c740 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf13c520;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bca00 .functor NAND 1, L_0x55efbf1bcca0, L_0x55efbf1bcca0, C4<1>, C4<1>;
v0x55efbf13c990_0 .net "in_a", 0 0, L_0x55efbf1bcca0;  alias, 1 drivers
v0x55efbf13ca70_0 .net "in_b", 0 0, L_0x55efbf1bcca0;  alias, 1 drivers
v0x55efbf13cb30_0 .net "out", 0 0, L_0x55efbf1bca00;  alias, 1 drivers
S_0x55efbf13d220 .scope generate, "genblk1[15]" "genblk1[15]" 32 6, 32 6 0, S_0x55efbf11e1f0;
 .timescale -9 -11;
P_0x55efbf13d400 .param/l "i" 0 32 6, +C4<01111>;
S_0x55efbf13d4e0 .scope module, "OR_I" "or_gate" 32 7, 25 1 0, S_0x55efbf13d220;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf13ef50_0 .net "in_a", 0 0, L_0x55efbf1bd160;  1 drivers
v0x55efbf13eff0_0 .net "in_b", 0 0, L_0x55efbf1bd410;  1 drivers
v0x55efbf13f0b0_0 .net "not_a", 0 0, L_0x55efbf1bc7f0;  1 drivers
v0x55efbf13f150_0 .net "not_b", 0 0, L_0x55efbf1bcf60;  1 drivers
v0x55efbf13f1f0_0 .net "out", 0 0, L_0x55efbf1bd0f0;  1 drivers
S_0x55efbf13d730 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf13d4e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bd0f0 .functor NAND 1, L_0x55efbf1bc7f0, L_0x55efbf1bcf60, C4<1>, C4<1>;
v0x55efbf13d9a0_0 .net "in_a", 0 0, L_0x55efbf1bc7f0;  alias, 1 drivers
v0x55efbf13da80_0 .net "in_b", 0 0, L_0x55efbf1bcf60;  alias, 1 drivers
v0x55efbf13db40_0 .net "out", 0 0, L_0x55efbf1bd0f0;  alias, 1 drivers
S_0x55efbf13dc60 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf13d4e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf13e3c0_0 .net "in", 0 0, L_0x55efbf1bd160;  alias, 1 drivers
v0x55efbf13e4b0_0 .net "out", 0 0, L_0x55efbf1bc7f0;  alias, 1 drivers
S_0x55efbf13de80 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf13dc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bc7f0 .functor NAND 1, L_0x55efbf1bd160, L_0x55efbf1bd160, C4<1>, C4<1>;
v0x55efbf13e0f0_0 .net "in_a", 0 0, L_0x55efbf1bd160;  alias, 1 drivers
v0x55efbf13e1d0_0 .net "in_b", 0 0, L_0x55efbf1bd160;  alias, 1 drivers
v0x55efbf13e2c0_0 .net "out", 0 0, L_0x55efbf1bc7f0;  alias, 1 drivers
S_0x55efbf13e600 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf13d4e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf13ed10_0 .net "in", 0 0, L_0x55efbf1bd410;  alias, 1 drivers
v0x55efbf13ee00_0 .net "out", 0 0, L_0x55efbf1bcf60;  alias, 1 drivers
S_0x55efbf13e820 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf13e600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bcf60 .functor NAND 1, L_0x55efbf1bd410, L_0x55efbf1bd410, C4<1>, C4<1>;
v0x55efbf13ea70_0 .net "in_a", 0 0, L_0x55efbf1bd410;  alias, 1 drivers
v0x55efbf13eb50_0 .net "in_b", 0 0, L_0x55efbf1bd410;  alias, 1 drivers
v0x55efbf13ec10_0 .net "out", 0 0, L_0x55efbf1bcf60;  alias, 1 drivers
S_0x55efbefa5560 .scope module, "or_gate_tb" "or_gate_tb" 39 3;
 .timescale -9 -11;
P_0x55efbe9692e0 .param/l "period" 1 39 5, +C4<00000000000000000000000000010100>;
v0x55efbf1426c0_0 .var "in_a", 0 0;
v0x55efbf1427f0_0 .var "in_b", 0 0;
v0x55efbf142940_0 .net "out", 0 0, L_0x55efbf1bdb10;  1 drivers
S_0x55efbf140940 .scope module, "UUT" "or_gate" 39 6, 25 1 0, S_0x55efbefa5560;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf142310_0 .net "in_a", 0 0, v0x55efbf1426c0_0;  1 drivers
v0x55efbf1423b0_0 .net "in_b", 0 0, v0x55efbf1427f0_0;  1 drivers
v0x55efbf142470_0 .net "not_a", 0 0, L_0x55efbf1bd9a0;  1 drivers
v0x55efbf142510_0 .net "not_b", 0 0, L_0x55efbf1bda10;  1 drivers
v0x55efbf1425b0_0 .net "out", 0 0, L_0x55efbf1bdb10;  alias, 1 drivers
S_0x55efbf140bb0 .scope module, "NANDA" "nand_gate" 25 7, 6 1 0, S_0x55efbf140940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bdb10 .functor NAND 1, L_0x55efbf1bd9a0, L_0x55efbf1bda10, C4<1>, C4<1>;
v0x55efbf140e20_0 .net "in_a", 0 0, L_0x55efbf1bd9a0;  alias, 1 drivers
v0x55efbf140f00_0 .net "in_b", 0 0, L_0x55efbf1bda10;  alias, 1 drivers
v0x55efbf140fc0_0 .net "out", 0 0, L_0x55efbf1bdb10;  alias, 1 drivers
S_0x55efbf1410e0 .scope module, "NOTA" "not_gate" 25 5, 13 1 0, S_0x55efbf140940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1417b0_0 .net "in", 0 0, v0x55efbf1426c0_0;  alias, 1 drivers
v0x55efbf1418a0_0 .net "out", 0 0, L_0x55efbf1bd9a0;  alias, 1 drivers
S_0x55efbf141300 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1410e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bd9a0 .functor NAND 1, v0x55efbf1426c0_0, v0x55efbf1426c0_0, C4<1>, C4<1>;
v0x55efbf141570_0 .net "in_a", 0 0, v0x55efbf1426c0_0;  alias, 1 drivers
v0x55efbf141650_0 .net "in_b", 0 0, v0x55efbf1426c0_0;  alias, 1 drivers
v0x55efbf141710_0 .net "out", 0 0, L_0x55efbf1bd9a0;  alias, 1 drivers
S_0x55efbf1419f0 .scope module, "NOTB" "not_gate" 25 6, 13 1 0, S_0x55efbf140940;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf1420d0_0 .net "in", 0 0, v0x55efbf1427f0_0;  alias, 1 drivers
v0x55efbf1421c0_0 .net "out", 0 0, L_0x55efbf1bda10;  alias, 1 drivers
S_0x55efbf141c10 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1419f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bda10 .functor NAND 1, v0x55efbf1427f0_0, v0x55efbf1427f0_0, C4<1>, C4<1>;
v0x55efbf141e60_0 .net "in_a", 0 0, v0x55efbf1427f0_0;  alias, 1 drivers
v0x55efbf141f40_0 .net "in_b", 0 0, v0x55efbf1427f0_0;  alias, 1 drivers
v0x55efbf142000_0 .net "out", 0 0, L_0x55efbf1bda10;  alias, 1 drivers
S_0x55efbefa6f50 .scope module, "sel_4_way_tb" "sel_4_way_tb" 40 3;
 .timescale -9 -11;
P_0x55efbea4e5f0 .param/l "period" 1 40 6, +C4<00000000000000000000000000010100>;
v0x55efbf148440_0 .var "expected_out", 3 0;
v0x55efbf148520_0 .net "out", 3 0, L_0x55efbf1be780;  1 drivers
v0x55efbf148610_0 .var "sel", 1 0;
S_0x55efbf1429e0 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 40 11, 40 11 0, S_0x55efbefa6f50;
 .timescale -9 -11;
v0x55efbf142b70_0 .var/2s "i", 31 0;
S_0x55efbf142c50 .scope module, "UUT" "sel_4_way" 40 7, 12 1 0, S_0x55efbefa6f50;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /OUTPUT 4 "out";
v0x55efbf148100_0 .net "not_sel_0", 0 0, L_0x55efbf1bdb80;  1 drivers
v0x55efbf1481a0_0 .net "not_sel_1", 0 0, L_0x55efbf1bdd20;  1 drivers
v0x55efbf148260_0 .net "out", 3 0, L_0x55efbf1be780;  alias, 1 drivers
v0x55efbf148300_0 .net "sel", 1 0, v0x55efbf148610_0;  1 drivers
L_0x55efbf1bdc80 .part v0x55efbf148610_0, 0, 1;
L_0x55efbf1bde20 .part v0x55efbf148610_0, 1, 1;
L_0x55efbf1be030 .part v0x55efbf148610_0, 1, 1;
L_0x55efbf1be160 .part v0x55efbf148610_0, 0, 1;
L_0x55efbf1be370 .part v0x55efbf148610_0, 1, 1;
L_0x55efbf1be600 .part v0x55efbf148610_0, 0, 1;
L_0x55efbf1be780 .concat8 [ 1 1 1 1], L_0x55efbf1be710, L_0x55efbf1be590, L_0x55efbf1be300, L_0x55efbf1bdfc0;
S_0x55efbf142e90 .scope module, "ANDA" "and_gate" 12 6, 5 1 0, S_0x55efbf142c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf143b40_0 .net "in_a", 0 0, L_0x55efbf1be030;  1 drivers
v0x55efbf143c10_0 .net "in_b", 0 0, L_0x55efbf1be160;  1 drivers
v0x55efbf143ce0_0 .net "nand_tmp", 0 0, L_0x55efbf1bdec0;  1 drivers
v0x55efbf143db0_0 .net "out", 0 0, L_0x55efbf1bdfc0;  1 drivers
S_0x55efbf143100 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf142e90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bdec0 .functor NAND 1, L_0x55efbf1be030, L_0x55efbf1be160, C4<1>, C4<1>;
v0x55efbf143370_0 .net "in_a", 0 0, L_0x55efbf1be030;  alias, 1 drivers
v0x55efbf143450_0 .net "in_b", 0 0, L_0x55efbf1be160;  alias, 1 drivers
v0x55efbf143510_0 .net "out", 0 0, L_0x55efbf1bdec0;  alias, 1 drivers
S_0x55efbf143630 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf142e90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bdfc0 .functor NAND 1, L_0x55efbf1bdec0, L_0x55efbf1bdec0, C4<1>, C4<1>;
v0x55efbf143860_0 .net "in_a", 0 0, L_0x55efbf1bdec0;  alias, 1 drivers
v0x55efbf143950_0 .net "in_b", 0 0, L_0x55efbf1bdec0;  alias, 1 drivers
v0x55efbf143a40_0 .net "out", 0 0, L_0x55efbf1bdfc0;  alias, 1 drivers
S_0x55efbf143e80 .scope module, "ANDB" "and_gate" 12 7, 5 1 0, S_0x55efbf142c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf144b20_0 .net "in_a", 0 0, L_0x55efbf1be370;  1 drivers
v0x55efbf144bf0_0 .net "in_b", 0 0, L_0x55efbf1bdb80;  alias, 1 drivers
v0x55efbf144cc0_0 .net "nand_tmp", 0 0, L_0x55efbf1be200;  1 drivers
v0x55efbf144d90_0 .net "out", 0 0, L_0x55efbf1be300;  1 drivers
S_0x55efbf1440b0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf143e80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1be200 .functor NAND 1, L_0x55efbf1be370, L_0x55efbf1bdb80, C4<1>, C4<1>;
v0x55efbf144320_0 .net "in_a", 0 0, L_0x55efbf1be370;  alias, 1 drivers
v0x55efbf144400_0 .net "in_b", 0 0, L_0x55efbf1bdb80;  alias, 1 drivers
v0x55efbf1444c0_0 .net "out", 0 0, L_0x55efbf1be200;  alias, 1 drivers
S_0x55efbf144610 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf143e80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1be300 .functor NAND 1, L_0x55efbf1be200, L_0x55efbf1be200, C4<1>, C4<1>;
v0x55efbf144840_0 .net "in_a", 0 0, L_0x55efbf1be200;  alias, 1 drivers
v0x55efbf144930_0 .net "in_b", 0 0, L_0x55efbf1be200;  alias, 1 drivers
v0x55efbf144a20_0 .net "out", 0 0, L_0x55efbf1be300;  alias, 1 drivers
S_0x55efbf144e60 .scope module, "ANDC" "and_gate" 12 8, 5 1 0, S_0x55efbf142c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf145b10_0 .net "in_a", 0 0, L_0x55efbf1bdd20;  alias, 1 drivers
v0x55efbf145be0_0 .net "in_b", 0 0, L_0x55efbf1be600;  1 drivers
v0x55efbf145cb0_0 .net "nand_tmp", 0 0, L_0x55efbf1be410;  1 drivers
v0x55efbf145d80_0 .net "out", 0 0, L_0x55efbf1be590;  1 drivers
S_0x55efbf1450c0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf144e60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1be410 .functor NAND 1, L_0x55efbf1bdd20, L_0x55efbf1be600, C4<1>, C4<1>;
v0x55efbf145310_0 .net "in_a", 0 0, L_0x55efbf1bdd20;  alias, 1 drivers
v0x55efbf1453f0_0 .net "in_b", 0 0, L_0x55efbf1be600;  alias, 1 drivers
v0x55efbf1454b0_0 .net "out", 0 0, L_0x55efbf1be410;  alias, 1 drivers
S_0x55efbf145600 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf144e60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1be590 .functor NAND 1, L_0x55efbf1be410, L_0x55efbf1be410, C4<1>, C4<1>;
v0x55efbf145830_0 .net "in_a", 0 0, L_0x55efbf1be410;  alias, 1 drivers
v0x55efbf145920_0 .net "in_b", 0 0, L_0x55efbf1be410;  alias, 1 drivers
v0x55efbf145a10_0 .net "out", 0 0, L_0x55efbf1be590;  alias, 1 drivers
S_0x55efbf145e50 .scope module, "ANDD" "and_gate" 12 9, 5 1 0, S_0x55efbf142c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf146af0_0 .net "in_a", 0 0, L_0x55efbf1bdd20;  alias, 1 drivers
v0x55efbf146b90_0 .net "in_b", 0 0, L_0x55efbf1bdb80;  alias, 1 drivers
v0x55efbf146c50_0 .net "nand_tmp", 0 0, L_0x55efbf1be6a0;  1 drivers
v0x55efbf146d20_0 .net "out", 0 0, L_0x55efbf1be710;  1 drivers
S_0x55efbf146080 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf145e50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1be6a0 .functor NAND 1, L_0x55efbf1bdd20, L_0x55efbf1bdb80, C4<1>, C4<1>;
v0x55efbf1462f0_0 .net "in_a", 0 0, L_0x55efbf1bdd20;  alias, 1 drivers
v0x55efbf146400_0 .net "in_b", 0 0, L_0x55efbf1bdb80;  alias, 1 drivers
v0x55efbf146510_0 .net "out", 0 0, L_0x55efbf1be6a0;  alias, 1 drivers
S_0x55efbf146610 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf145e50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1be710 .functor NAND 1, L_0x55efbf1be6a0, L_0x55efbf1be6a0, C4<1>, C4<1>;
v0x55efbf146840_0 .net "in_a", 0 0, L_0x55efbf1be6a0;  alias, 1 drivers
v0x55efbf146900_0 .net "in_b", 0 0, L_0x55efbf1be6a0;  alias, 1 drivers
v0x55efbf1469f0_0 .net "out", 0 0, L_0x55efbf1be710;  alias, 1 drivers
S_0x55efbf146e10 .scope module, "NOTA" "not_gate" 12 4, 13 1 0, S_0x55efbf142c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf147610_0 .net "in", 0 0, L_0x55efbf1bdc80;  1 drivers
v0x55efbf1476b0_0 .net "out", 0 0, L_0x55efbf1bdb80;  alias, 1 drivers
S_0x55efbf147080 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf146e10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bdb80 .functor NAND 1, L_0x55efbf1bdc80, L_0x55efbf1bdc80, C4<1>, C4<1>;
v0x55efbf1472f0_0 .net "in_a", 0 0, L_0x55efbf1bdc80;  alias, 1 drivers
v0x55efbf1473d0_0 .net "in_b", 0 0, L_0x55efbf1bdc80;  alias, 1 drivers
v0x55efbf147490_0 .net "out", 0 0, L_0x55efbf1bdb80;  alias, 1 drivers
S_0x55efbf1477b0 .scope module, "NOTB" "not_gate" 12 5, 13 1 0, S_0x55efbf142c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf147f60_0 .net "in", 0 0, L_0x55efbf1bde20;  1 drivers
v0x55efbf148000_0 .net "out", 0 0, L_0x55efbf1bdd20;  alias, 1 drivers
S_0x55efbf1479d0 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf1477b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bdd20 .functor NAND 1, L_0x55efbf1bde20, L_0x55efbf1bde20, C4<1>, C4<1>;
v0x55efbf147c40_0 .net "in_a", 0 0, L_0x55efbf1bde20;  alias, 1 drivers
v0x55efbf147d20_0 .net "in_b", 0 0, L_0x55efbf1bde20;  alias, 1 drivers
v0x55efbf147de0_0 .net "out", 0 0, L_0x55efbf1bdd20;  alias, 1 drivers
S_0x55efbefa8940 .scope module, "sel_8_way_tb" "sel_8_way_tb" 41 3;
 .timescale -9 -11;
P_0x55efbea98f90 .param/l "period" 1 41 6, +C4<00000000000000000000000000010100>;
v0x55efbf15e090_0 .var "expected_out", 7 0;
v0x55efbf15e170_0 .net "out", 7 0, L_0x55efbf1c29d0;  1 drivers
v0x55efbf15e230_0 .var "sel", 2 0;
S_0x55efbf148710 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 41 11, 41 11 0, S_0x55efbefa8940;
 .timescale -9 -11;
v0x55efbf1488f0_0 .var/2s "i", 31 0;
S_0x55efbf1489d0 .scope module, "UUT" "sel_8_way" 41 7, 16 1 0, S_0x55efbefa8940;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /OUTPUT 8 "out";
v0x55efbf15d080_0 .net *"_ivl_11", 0 0, L_0x55efbf1bf390;  1 drivers
v0x55efbf15d160_0 .net *"_ivl_17", 0 0, L_0x55efbf1bfa20;  1 drivers
v0x55efbf15d240_0 .net *"_ivl_19", 0 0, L_0x55efbf1bfbd0;  1 drivers
v0x55efbf15d330_0 .net *"_ivl_25", 0 0, L_0x55efbf1c0260;  1 drivers
v0x55efbf15d410_0 .net *"_ivl_27", 0 0, L_0x55efbf1c0300;  1 drivers
v0x55efbf15d540_0 .net *"_ivl_33", 0 0, L_0x55efbf1c0a90;  1 drivers
v0x55efbf15d620_0 .net *"_ivl_39", 0 0, L_0x55efbf1c10b0;  1 drivers
v0x55efbf15d700_0 .net *"_ivl_41", 0 0, L_0x55efbf1c11e0;  1 drivers
v0x55efbf15d7e0_0 .net *"_ivl_47", 0 0, L_0x55efbf1c1910;  1 drivers
v0x55efbf15d950_0 .net *"_ivl_53", 0 0, L_0x55efbf1c1fb0;  1 drivers
v0x55efbf15da30_0 .net *"_ivl_7", 0 0, L_0x55efbf1bf250;  1 drivers
v0x55efbf15db10_0 .net *"_ivl_9", 0 0, L_0x55efbf1bf2f0;  1 drivers
v0x55efbf15dbf0_0 .net "not_sel_0", 0 0, L_0x55efbf1be820;  1 drivers
v0x55efbf15dc90_0 .net "not_sel_1", 0 0, L_0x55efbf1be9c0;  1 drivers
v0x55efbf15dd80_0 .net "not_sel_2", 0 0, L_0x55efbf1beb60;  1 drivers
v0x55efbf15de70_0 .net "out", 7 0, L_0x55efbf1c29d0;  alias, 1 drivers
v0x55efbf15df50_0 .net "sel", 2 0, v0x55efbf15e230_0;  1 drivers
L_0x55efbf1be920 .part v0x55efbf15e230_0, 0, 1;
L_0x55efbf1beac0 .part v0x55efbf15e230_0, 1, 1;
L_0x55efbf1bec60 .part v0x55efbf15e230_0, 2, 1;
L_0x55efbf1bf250 .part v0x55efbf15e230_0, 2, 1;
L_0x55efbf1bf2f0 .part v0x55efbf15e230_0, 1, 1;
L_0x55efbf1bf390 .part v0x55efbf15e230_0, 0, 1;
L_0x55efbf1bf430 .concat [ 1 1 1 0], L_0x55efbf1bf390, L_0x55efbf1bf2f0, L_0x55efbf1bf250;
L_0x55efbf1bfa20 .part v0x55efbf15e230_0, 2, 1;
L_0x55efbf1bfbd0 .part v0x55efbf15e230_0, 1, 1;
L_0x55efbf1bfc70 .concat [ 1 1 1 0], L_0x55efbf1be820, L_0x55efbf1bfbd0, L_0x55efbf1bfa20;
L_0x55efbf1c0260 .part v0x55efbf15e230_0, 2, 1;
L_0x55efbf1c0300 .part v0x55efbf15e230_0, 0, 1;
L_0x55efbf1c0410 .concat [ 1 1 1 0], L_0x55efbf1c0300, L_0x55efbf1be9c0, L_0x55efbf1c0260;
L_0x55efbf1c0a90 .part v0x55efbf15e230_0, 2, 1;
L_0x55efbf1c0b30 .concat [ 1 1 1 0], L_0x55efbf1be820, L_0x55efbf1be9c0, L_0x55efbf1c0a90;
L_0x55efbf1c10b0 .part v0x55efbf15e230_0, 1, 1;
L_0x55efbf1c11e0 .part v0x55efbf15e230_0, 0, 1;
L_0x55efbf1c1280 .concat [ 1 1 1 0], L_0x55efbf1c11e0, L_0x55efbf1c10b0, L_0x55efbf1beb60;
L_0x55efbf1c1910 .part v0x55efbf15e230_0, 1, 1;
L_0x55efbf1c19b0 .concat [ 1 1 1 0], L_0x55efbf1be820, L_0x55efbf1c1910, L_0x55efbf1beb60;
L_0x55efbf1c1fb0 .part v0x55efbf15e230_0, 0, 1;
L_0x55efbf1c2260 .concat [ 1 1 1 0], L_0x55efbf1c1fb0, L_0x55efbf1be9c0, L_0x55efbf1beb60;
L_0x55efbf1c28a0 .concat [ 1 1 1 0], L_0x55efbf1be820, L_0x55efbf1be9c0, L_0x55efbf1beb60;
LS_0x55efbf1c29d0_0_0 .concat8 [ 1 1 1 1], L_0x55efbf1c2790, L_0x55efbf1c1ea0, L_0x55efbf1c1800, L_0x55efbf1c0fa0;
LS_0x55efbf1c29d0_0_4 .concat8 [ 1 1 1 1], L_0x55efbf1c0980, L_0x55efbf1c0150, L_0x55efbf1bf910, L_0x55efbf1bf140;
L_0x55efbf1c29d0 .concat8 [ 4 4 0 0], LS_0x55efbf1c29d0_0_0, LS_0x55efbf1c29d0_0_4;
S_0x55efbf148c10 .scope module, "ANDA" "and_3_way" 16 7, 8 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf14ae60_0 .net "and_a_out", 0 0, L_0x55efbf1bee90;  1 drivers
v0x55efbf14af90_0 .net "in", 2 0, L_0x55efbf1bf430;  1 drivers
v0x55efbf14b070_0 .net "out", 0 0, L_0x55efbf1bf140;  1 drivers
L_0x55efbf1bef00 .part L_0x55efbf1bf430, 2, 1;
L_0x55efbf1befa0 .part L_0x55efbf1bf430, 1, 1;
L_0x55efbf1bf1b0 .part L_0x55efbf1bf430, 0, 1;
S_0x55efbf148e70 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbf148c10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf149b50_0 .net "in_a", 0 0, L_0x55efbf1bef00;  1 drivers
v0x55efbf149c20_0 .net "in_b", 0 0, L_0x55efbf1befa0;  1 drivers
v0x55efbf149cf0_0 .net "nand_tmp", 0 0, L_0x55efbf1bed90;  1 drivers
v0x55efbf149dc0_0 .net "out", 0 0, L_0x55efbf1bee90;  alias, 1 drivers
S_0x55efbf1490e0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf148e70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bed90 .functor NAND 1, L_0x55efbf1bef00, L_0x55efbf1befa0, C4<1>, C4<1>;
v0x55efbf149350_0 .net "in_a", 0 0, L_0x55efbf1bef00;  alias, 1 drivers
v0x55efbf149430_0 .net "in_b", 0 0, L_0x55efbf1befa0;  alias, 1 drivers
v0x55efbf1494f0_0 .net "out", 0 0, L_0x55efbf1bed90;  alias, 1 drivers
S_0x55efbf149640 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf148e70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bee90 .functor NAND 1, L_0x55efbf1bed90, L_0x55efbf1bed90, C4<1>, C4<1>;
v0x55efbf149870_0 .net "in_a", 0 0, L_0x55efbf1bed90;  alias, 1 drivers
v0x55efbf149960_0 .net "in_b", 0 0, L_0x55efbf1bed90;  alias, 1 drivers
v0x55efbf149a50_0 .net "out", 0 0, L_0x55efbf1bee90;  alias, 1 drivers
S_0x55efbf149e90 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbf148c10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf14ab30_0 .net "in_a", 0 0, L_0x55efbf1bee90;  alias, 1 drivers
v0x55efbf14abd0_0 .net "in_b", 0 0, L_0x55efbf1bf1b0;  1 drivers
v0x55efbf14acc0_0 .net "nand_tmp", 0 0, L_0x55efbf1bf040;  1 drivers
v0x55efbf14ad90_0 .net "out", 0 0, L_0x55efbf1bf140;  alias, 1 drivers
S_0x55efbf14a0c0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf149e90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bf040 .functor NAND 1, L_0x55efbf1bee90, L_0x55efbf1bf1b0, C4<1>, C4<1>;
v0x55efbf14a330_0 .net "in_a", 0 0, L_0x55efbf1bee90;  alias, 1 drivers
v0x55efbf14a440_0 .net "in_b", 0 0, L_0x55efbf1bf1b0;  alias, 1 drivers
v0x55efbf14a500_0 .net "out", 0 0, L_0x55efbf1bf040;  alias, 1 drivers
S_0x55efbf14a620 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf149e90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bf140 .functor NAND 1, L_0x55efbf1bf040, L_0x55efbf1bf040, C4<1>, C4<1>;
v0x55efbf14a850_0 .net "in_a", 0 0, L_0x55efbf1bf040;  alias, 1 drivers
v0x55efbf14a940_0 .net "in_b", 0 0, L_0x55efbf1bf040;  alias, 1 drivers
v0x55efbf14aa30_0 .net "out", 0 0, L_0x55efbf1bf140;  alias, 1 drivers
S_0x55efbf14b180 .scope module, "ANDB" "and_3_way" 16 8, 8 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf14d360_0 .net "and_a_out", 0 0, L_0x55efbf1bf660;  1 drivers
v0x55efbf14d490_0 .net "in", 2 0, L_0x55efbf1bfc70;  1 drivers
v0x55efbf14d570_0 .net "out", 0 0, L_0x55efbf1bf910;  1 drivers
L_0x55efbf1bf6d0 .part L_0x55efbf1bfc70, 2, 1;
L_0x55efbf1bf770 .part L_0x55efbf1bfc70, 1, 1;
L_0x55efbf1bf980 .part L_0x55efbf1bfc70, 0, 1;
S_0x55efbf14b3a0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbf14b180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf14c050_0 .net "in_a", 0 0, L_0x55efbf1bf6d0;  1 drivers
v0x55efbf14c120_0 .net "in_b", 0 0, L_0x55efbf1bf770;  1 drivers
v0x55efbf14c1f0_0 .net "nand_tmp", 0 0, L_0x55efbf1bf560;  1 drivers
v0x55efbf14c2c0_0 .net "out", 0 0, L_0x55efbf1bf660;  alias, 1 drivers
S_0x55efbf14b610 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf14b3a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bf560 .functor NAND 1, L_0x55efbf1bf6d0, L_0x55efbf1bf770, C4<1>, C4<1>;
v0x55efbf14b880_0 .net "in_a", 0 0, L_0x55efbf1bf6d0;  alias, 1 drivers
v0x55efbf14b960_0 .net "in_b", 0 0, L_0x55efbf1bf770;  alias, 1 drivers
v0x55efbf14ba20_0 .net "out", 0 0, L_0x55efbf1bf560;  alias, 1 drivers
S_0x55efbf14bb40 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf14b3a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bf660 .functor NAND 1, L_0x55efbf1bf560, L_0x55efbf1bf560, C4<1>, C4<1>;
v0x55efbf14bd70_0 .net "in_a", 0 0, L_0x55efbf1bf560;  alias, 1 drivers
v0x55efbf14be60_0 .net "in_b", 0 0, L_0x55efbf1bf560;  alias, 1 drivers
v0x55efbf14bf50_0 .net "out", 0 0, L_0x55efbf1bf660;  alias, 1 drivers
S_0x55efbf14c390 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbf14b180;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf14d030_0 .net "in_a", 0 0, L_0x55efbf1bf660;  alias, 1 drivers
v0x55efbf14d0d0_0 .net "in_b", 0 0, L_0x55efbf1bf980;  1 drivers
v0x55efbf14d1c0_0 .net "nand_tmp", 0 0, L_0x55efbf1bf810;  1 drivers
v0x55efbf14d290_0 .net "out", 0 0, L_0x55efbf1bf910;  alias, 1 drivers
S_0x55efbf14c5c0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf14c390;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bf810 .functor NAND 1, L_0x55efbf1bf660, L_0x55efbf1bf980, C4<1>, C4<1>;
v0x55efbf14c830_0 .net "in_a", 0 0, L_0x55efbf1bf660;  alias, 1 drivers
v0x55efbf14c940_0 .net "in_b", 0 0, L_0x55efbf1bf980;  alias, 1 drivers
v0x55efbf14ca00_0 .net "out", 0 0, L_0x55efbf1bf810;  alias, 1 drivers
S_0x55efbf14cb20 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf14c390;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bf910 .functor NAND 1, L_0x55efbf1bf810, L_0x55efbf1bf810, C4<1>, C4<1>;
v0x55efbf14cd50_0 .net "in_a", 0 0, L_0x55efbf1bf810;  alias, 1 drivers
v0x55efbf14ce40_0 .net "in_b", 0 0, L_0x55efbf1bf810;  alias, 1 drivers
v0x55efbf14cf30_0 .net "out", 0 0, L_0x55efbf1bf910;  alias, 1 drivers
S_0x55efbf14d680 .scope module, "ANDC" "and_3_way" 16 9, 8 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf14f870_0 .net "and_a_out", 0 0, L_0x55efbf1bfea0;  1 drivers
v0x55efbf14f9a0_0 .net "in", 2 0, L_0x55efbf1c0410;  1 drivers
v0x55efbf14fa80_0 .net "out", 0 0, L_0x55efbf1c0150;  1 drivers
L_0x55efbf1bff10 .part L_0x55efbf1c0410, 2, 1;
L_0x55efbf1bffb0 .part L_0x55efbf1c0410, 1, 1;
L_0x55efbf1c01c0 .part L_0x55efbf1c0410, 0, 1;
S_0x55efbf14d8a0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbf14d680;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf14e560_0 .net "in_a", 0 0, L_0x55efbf1bff10;  1 drivers
v0x55efbf14e630_0 .net "in_b", 0 0, L_0x55efbf1bffb0;  1 drivers
v0x55efbf14e700_0 .net "nand_tmp", 0 0, L_0x55efbf1bfda0;  1 drivers
v0x55efbf14e7d0_0 .net "out", 0 0, L_0x55efbf1bfea0;  alias, 1 drivers
S_0x55efbf14daf0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf14d8a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bfda0 .functor NAND 1, L_0x55efbf1bff10, L_0x55efbf1bffb0, C4<1>, C4<1>;
v0x55efbf14dd60_0 .net "in_a", 0 0, L_0x55efbf1bff10;  alias, 1 drivers
v0x55efbf14de40_0 .net "in_b", 0 0, L_0x55efbf1bffb0;  alias, 1 drivers
v0x55efbf14df00_0 .net "out", 0 0, L_0x55efbf1bfda0;  alias, 1 drivers
S_0x55efbf14e050 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf14d8a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1bfea0 .functor NAND 1, L_0x55efbf1bfda0, L_0x55efbf1bfda0, C4<1>, C4<1>;
v0x55efbf14e280_0 .net "in_a", 0 0, L_0x55efbf1bfda0;  alias, 1 drivers
v0x55efbf14e370_0 .net "in_b", 0 0, L_0x55efbf1bfda0;  alias, 1 drivers
v0x55efbf14e460_0 .net "out", 0 0, L_0x55efbf1bfea0;  alias, 1 drivers
S_0x55efbf14e8a0 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbf14d680;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf14f540_0 .net "in_a", 0 0, L_0x55efbf1bfea0;  alias, 1 drivers
v0x55efbf14f5e0_0 .net "in_b", 0 0, L_0x55efbf1c01c0;  1 drivers
v0x55efbf14f6d0_0 .net "nand_tmp", 0 0, L_0x55efbf1c0050;  1 drivers
v0x55efbf14f7a0_0 .net "out", 0 0, L_0x55efbf1c0150;  alias, 1 drivers
S_0x55efbf14ead0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf14e8a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c0050 .functor NAND 1, L_0x55efbf1bfea0, L_0x55efbf1c01c0, C4<1>, C4<1>;
v0x55efbf14ed40_0 .net "in_a", 0 0, L_0x55efbf1bfea0;  alias, 1 drivers
v0x55efbf14ee50_0 .net "in_b", 0 0, L_0x55efbf1c01c0;  alias, 1 drivers
v0x55efbf14ef10_0 .net "out", 0 0, L_0x55efbf1c0050;  alias, 1 drivers
S_0x55efbf14f030 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf14e8a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c0150 .functor NAND 1, L_0x55efbf1c0050, L_0x55efbf1c0050, C4<1>, C4<1>;
v0x55efbf14f260_0 .net "in_a", 0 0, L_0x55efbf1c0050;  alias, 1 drivers
v0x55efbf14f350_0 .net "in_b", 0 0, L_0x55efbf1c0050;  alias, 1 drivers
v0x55efbf14f440_0 .net "out", 0 0, L_0x55efbf1c0150;  alias, 1 drivers
S_0x55efbf14fb90 .scope module, "ANDD" "and_3_way" 16 10, 8 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf151d70_0 .net "and_a_out", 0 0, L_0x55efbf1c06d0;  1 drivers
v0x55efbf151ea0_0 .net "in", 2 0, L_0x55efbf1c0b30;  1 drivers
v0x55efbf151f80_0 .net "out", 0 0, L_0x55efbf1c0980;  1 drivers
L_0x55efbf1c0740 .part L_0x55efbf1c0b30, 2, 1;
L_0x55efbf1c07e0 .part L_0x55efbf1c0b30, 1, 1;
L_0x55efbf1c09f0 .part L_0x55efbf1c0b30, 0, 1;
S_0x55efbf14fdb0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbf14fb90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf150a60_0 .net "in_a", 0 0, L_0x55efbf1c0740;  1 drivers
v0x55efbf150b30_0 .net "in_b", 0 0, L_0x55efbf1c07e0;  1 drivers
v0x55efbf150c00_0 .net "nand_tmp", 0 0, L_0x55efbf1c05d0;  1 drivers
v0x55efbf150cd0_0 .net "out", 0 0, L_0x55efbf1c06d0;  alias, 1 drivers
S_0x55efbf150020 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf14fdb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c05d0 .functor NAND 1, L_0x55efbf1c0740, L_0x55efbf1c07e0, C4<1>, C4<1>;
v0x55efbf150290_0 .net "in_a", 0 0, L_0x55efbf1c0740;  alias, 1 drivers
v0x55efbf150370_0 .net "in_b", 0 0, L_0x55efbf1c07e0;  alias, 1 drivers
v0x55efbf150430_0 .net "out", 0 0, L_0x55efbf1c05d0;  alias, 1 drivers
S_0x55efbf150550 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf14fdb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c06d0 .functor NAND 1, L_0x55efbf1c05d0, L_0x55efbf1c05d0, C4<1>, C4<1>;
v0x55efbf150780_0 .net "in_a", 0 0, L_0x55efbf1c05d0;  alias, 1 drivers
v0x55efbf150870_0 .net "in_b", 0 0, L_0x55efbf1c05d0;  alias, 1 drivers
v0x55efbf150960_0 .net "out", 0 0, L_0x55efbf1c06d0;  alias, 1 drivers
S_0x55efbf150da0 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbf14fb90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf151a40_0 .net "in_a", 0 0, L_0x55efbf1c06d0;  alias, 1 drivers
v0x55efbf151ae0_0 .net "in_b", 0 0, L_0x55efbf1c09f0;  1 drivers
v0x55efbf151bd0_0 .net "nand_tmp", 0 0, L_0x55efbf1c0880;  1 drivers
v0x55efbf151ca0_0 .net "out", 0 0, L_0x55efbf1c0980;  alias, 1 drivers
S_0x55efbf150fd0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf150da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c0880 .functor NAND 1, L_0x55efbf1c06d0, L_0x55efbf1c09f0, C4<1>, C4<1>;
v0x55efbf151240_0 .net "in_a", 0 0, L_0x55efbf1c06d0;  alias, 1 drivers
v0x55efbf151350_0 .net "in_b", 0 0, L_0x55efbf1c09f0;  alias, 1 drivers
v0x55efbf151410_0 .net "out", 0 0, L_0x55efbf1c0880;  alias, 1 drivers
S_0x55efbf151530 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf150da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c0980 .functor NAND 1, L_0x55efbf1c0880, L_0x55efbf1c0880, C4<1>, C4<1>;
v0x55efbf151760_0 .net "in_a", 0 0, L_0x55efbf1c0880;  alias, 1 drivers
v0x55efbf151850_0 .net "in_b", 0 0, L_0x55efbf1c0880;  alias, 1 drivers
v0x55efbf151940_0 .net "out", 0 0, L_0x55efbf1c0980;  alias, 1 drivers
S_0x55efbf152090 .scope module, "ANDE" "and_3_way" 16 11, 8 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf154290_0 .net "and_a_out", 0 0, L_0x55efbf1c0cf0;  1 drivers
v0x55efbf1543c0_0 .net "in", 2 0, L_0x55efbf1c1280;  1 drivers
v0x55efbf1544a0_0 .net "out", 0 0, L_0x55efbf1c0fa0;  1 drivers
L_0x55efbf1c0d60 .part L_0x55efbf1c1280, 2, 1;
L_0x55efbf1c0e00 .part L_0x55efbf1c1280, 1, 1;
L_0x55efbf1c1010 .part L_0x55efbf1c1280, 0, 1;
S_0x55efbf152300 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbf152090;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf152f80_0 .net "in_a", 0 0, L_0x55efbf1c0d60;  1 drivers
v0x55efbf153050_0 .net "in_b", 0 0, L_0x55efbf1c0e00;  1 drivers
v0x55efbf153120_0 .net "nand_tmp", 0 0, L_0x55efbf1c03a0;  1 drivers
v0x55efbf1531f0_0 .net "out", 0 0, L_0x55efbf1c0cf0;  alias, 1 drivers
S_0x55efbf152570 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf152300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c03a0 .functor NAND 1, L_0x55efbf1c0d60, L_0x55efbf1c0e00, C4<1>, C4<1>;
v0x55efbf1527e0_0 .net "in_a", 0 0, L_0x55efbf1c0d60;  alias, 1 drivers
v0x55efbf1528c0_0 .net "in_b", 0 0, L_0x55efbf1c0e00;  alias, 1 drivers
v0x55efbf152980_0 .net "out", 0 0, L_0x55efbf1c03a0;  alias, 1 drivers
S_0x55efbf152aa0 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf152300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c0cf0 .functor NAND 1, L_0x55efbf1c03a0, L_0x55efbf1c03a0, C4<1>, C4<1>;
v0x55efbf152cd0_0 .net "in_a", 0 0, L_0x55efbf1c03a0;  alias, 1 drivers
v0x55efbf152d90_0 .net "in_b", 0 0, L_0x55efbf1c03a0;  alias, 1 drivers
v0x55efbf152e80_0 .net "out", 0 0, L_0x55efbf1c0cf0;  alias, 1 drivers
S_0x55efbf1532c0 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbf152090;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf153f60_0 .net "in_a", 0 0, L_0x55efbf1c0cf0;  alias, 1 drivers
v0x55efbf154000_0 .net "in_b", 0 0, L_0x55efbf1c1010;  1 drivers
v0x55efbf1540f0_0 .net "nand_tmp", 0 0, L_0x55efbf1c0ea0;  1 drivers
v0x55efbf1541c0_0 .net "out", 0 0, L_0x55efbf1c0fa0;  alias, 1 drivers
S_0x55efbf1534f0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf1532c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c0ea0 .functor NAND 1, L_0x55efbf1c0cf0, L_0x55efbf1c1010, C4<1>, C4<1>;
v0x55efbf153760_0 .net "in_a", 0 0, L_0x55efbf1c0cf0;  alias, 1 drivers
v0x55efbf153870_0 .net "in_b", 0 0, L_0x55efbf1c1010;  alias, 1 drivers
v0x55efbf153930_0 .net "out", 0 0, L_0x55efbf1c0ea0;  alias, 1 drivers
S_0x55efbf153a50 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf1532c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c0fa0 .functor NAND 1, L_0x55efbf1c0ea0, L_0x55efbf1c0ea0, C4<1>, C4<1>;
v0x55efbf153c80_0 .net "in_a", 0 0, L_0x55efbf1c0ea0;  alias, 1 drivers
v0x55efbf153d70_0 .net "in_b", 0 0, L_0x55efbf1c0ea0;  alias, 1 drivers
v0x55efbf153e60_0 .net "out", 0 0, L_0x55efbf1c0fa0;  alias, 1 drivers
S_0x55efbf1545b0 .scope module, "ANDF" "and_3_way" 16 12, 8 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf156790_0 .net "and_a_out", 0 0, L_0x55efbf1c1550;  1 drivers
v0x55efbf1568c0_0 .net "in", 2 0, L_0x55efbf1c19b0;  1 drivers
v0x55efbf1569a0_0 .net "out", 0 0, L_0x55efbf1c1800;  1 drivers
L_0x55efbf1c15c0 .part L_0x55efbf1c19b0, 2, 1;
L_0x55efbf1c1660 .part L_0x55efbf1c19b0, 1, 1;
L_0x55efbf1c1870 .part L_0x55efbf1c19b0, 0, 1;
S_0x55efbf1547d0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbf1545b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf155480_0 .net "in_a", 0 0, L_0x55efbf1c15c0;  1 drivers
v0x55efbf155550_0 .net "in_b", 0 0, L_0x55efbf1c1660;  1 drivers
v0x55efbf155620_0 .net "nand_tmp", 0 0, L_0x55efbf1c14e0;  1 drivers
v0x55efbf1556f0_0 .net "out", 0 0, L_0x55efbf1c1550;  alias, 1 drivers
S_0x55efbf154a40 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf1547d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c14e0 .functor NAND 1, L_0x55efbf1c15c0, L_0x55efbf1c1660, C4<1>, C4<1>;
v0x55efbf154cb0_0 .net "in_a", 0 0, L_0x55efbf1c15c0;  alias, 1 drivers
v0x55efbf154d90_0 .net "in_b", 0 0, L_0x55efbf1c1660;  alias, 1 drivers
v0x55efbf154e50_0 .net "out", 0 0, L_0x55efbf1c14e0;  alias, 1 drivers
S_0x55efbf154f70 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf1547d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c1550 .functor NAND 1, L_0x55efbf1c14e0, L_0x55efbf1c14e0, C4<1>, C4<1>;
v0x55efbf1551a0_0 .net "in_a", 0 0, L_0x55efbf1c14e0;  alias, 1 drivers
v0x55efbf155290_0 .net "in_b", 0 0, L_0x55efbf1c14e0;  alias, 1 drivers
v0x55efbf155380_0 .net "out", 0 0, L_0x55efbf1c1550;  alias, 1 drivers
S_0x55efbf1557c0 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbf1545b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf156460_0 .net "in_a", 0 0, L_0x55efbf1c1550;  alias, 1 drivers
v0x55efbf156500_0 .net "in_b", 0 0, L_0x55efbf1c1870;  1 drivers
v0x55efbf1565f0_0 .net "nand_tmp", 0 0, L_0x55efbf1c1700;  1 drivers
v0x55efbf1566c0_0 .net "out", 0 0, L_0x55efbf1c1800;  alias, 1 drivers
S_0x55efbf1559f0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf1557c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c1700 .functor NAND 1, L_0x55efbf1c1550, L_0x55efbf1c1870, C4<1>, C4<1>;
v0x55efbf155c60_0 .net "in_a", 0 0, L_0x55efbf1c1550;  alias, 1 drivers
v0x55efbf155d70_0 .net "in_b", 0 0, L_0x55efbf1c1870;  alias, 1 drivers
v0x55efbf155e30_0 .net "out", 0 0, L_0x55efbf1c1700;  alias, 1 drivers
S_0x55efbf155f50 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf1557c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c1800 .functor NAND 1, L_0x55efbf1c1700, L_0x55efbf1c1700, C4<1>, C4<1>;
v0x55efbf156180_0 .net "in_a", 0 0, L_0x55efbf1c1700;  alias, 1 drivers
v0x55efbf156270_0 .net "in_b", 0 0, L_0x55efbf1c1700;  alias, 1 drivers
v0x55efbf156360_0 .net "out", 0 0, L_0x55efbf1c1800;  alias, 1 drivers
S_0x55efbf156ab0 .scope module, "ANDG" "and_3_way" 16 13, 8 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf158c90_0 .net "and_a_out", 0 0, L_0x55efbf1c1c90;  1 drivers
v0x55efbf158dc0_0 .net "in", 2 0, L_0x55efbf1c2260;  1 drivers
v0x55efbf158ea0_0 .net "out", 0 0, L_0x55efbf1c1ea0;  1 drivers
L_0x55efbf1c1440 .part L_0x55efbf1c2260, 2, 1;
L_0x55efbf1c1d00 .part L_0x55efbf1c2260, 1, 1;
L_0x55efbf1c1f10 .part L_0x55efbf1c2260, 0, 1;
S_0x55efbf156cd0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbf156ab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf157980_0 .net "in_a", 0 0, L_0x55efbf1c1440;  1 drivers
v0x55efbf157a50_0 .net "in_b", 0 0, L_0x55efbf1c1d00;  1 drivers
v0x55efbf157b20_0 .net "nand_tmp", 0 0, L_0x55efbf1c1b90;  1 drivers
v0x55efbf157bf0_0 .net "out", 0 0, L_0x55efbf1c1c90;  alias, 1 drivers
S_0x55efbf156f40 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf156cd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c1b90 .functor NAND 1, L_0x55efbf1c1440, L_0x55efbf1c1d00, C4<1>, C4<1>;
v0x55efbf1571b0_0 .net "in_a", 0 0, L_0x55efbf1c1440;  alias, 1 drivers
v0x55efbf157290_0 .net "in_b", 0 0, L_0x55efbf1c1d00;  alias, 1 drivers
v0x55efbf157350_0 .net "out", 0 0, L_0x55efbf1c1b90;  alias, 1 drivers
S_0x55efbf157470 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf156cd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c1c90 .functor NAND 1, L_0x55efbf1c1b90, L_0x55efbf1c1b90, C4<1>, C4<1>;
v0x55efbf1576a0_0 .net "in_a", 0 0, L_0x55efbf1c1b90;  alias, 1 drivers
v0x55efbf157790_0 .net "in_b", 0 0, L_0x55efbf1c1b90;  alias, 1 drivers
v0x55efbf157880_0 .net "out", 0 0, L_0x55efbf1c1c90;  alias, 1 drivers
S_0x55efbf157cc0 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbf156ab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf158960_0 .net "in_a", 0 0, L_0x55efbf1c1c90;  alias, 1 drivers
v0x55efbf158a00_0 .net "in_b", 0 0, L_0x55efbf1c1f10;  1 drivers
v0x55efbf158af0_0 .net "nand_tmp", 0 0, L_0x55efbf1c1da0;  1 drivers
v0x55efbf158bc0_0 .net "out", 0 0, L_0x55efbf1c1ea0;  alias, 1 drivers
S_0x55efbf157ef0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf157cc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c1da0 .functor NAND 1, L_0x55efbf1c1c90, L_0x55efbf1c1f10, C4<1>, C4<1>;
v0x55efbf158160_0 .net "in_a", 0 0, L_0x55efbf1c1c90;  alias, 1 drivers
v0x55efbf158270_0 .net "in_b", 0 0, L_0x55efbf1c1f10;  alias, 1 drivers
v0x55efbf158330_0 .net "out", 0 0, L_0x55efbf1c1da0;  alias, 1 drivers
S_0x55efbf158450 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf157cc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c1ea0 .functor NAND 1, L_0x55efbf1c1da0, L_0x55efbf1c1da0, C4<1>, C4<1>;
v0x55efbf158680_0 .net "in_a", 0 0, L_0x55efbf1c1da0;  alias, 1 drivers
v0x55efbf158770_0 .net "in_b", 0 0, L_0x55efbf1c1da0;  alias, 1 drivers
v0x55efbf158860_0 .net "out", 0 0, L_0x55efbf1c1ea0;  alias, 1 drivers
S_0x55efbf158fb0 .scope module, "ANDH" "and_3_way" 16 14, 8 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf15b190_0 .net "and_a_out", 0 0, L_0x55efbf1c24e0;  1 drivers
v0x55efbf15b2c0_0 .net "in", 2 0, L_0x55efbf1c28a0;  1 drivers
v0x55efbf15b3a0_0 .net "out", 0 0, L_0x55efbf1c2790;  1 drivers
L_0x55efbf1c2550 .part L_0x55efbf1c28a0, 2, 1;
L_0x55efbf1c25f0 .part L_0x55efbf1c28a0, 1, 1;
L_0x55efbf1c2800 .part L_0x55efbf1c28a0, 0, 1;
S_0x55efbf1591d0 .scope module, "ANDA" "and_gate" 8 4, 5 1 0, S_0x55efbf158fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf159e80_0 .net "in_a", 0 0, L_0x55efbf1c2550;  1 drivers
v0x55efbf159f50_0 .net "in_b", 0 0, L_0x55efbf1c25f0;  1 drivers
v0x55efbf15a020_0 .net "nand_tmp", 0 0, L_0x55efbf1c1ae0;  1 drivers
v0x55efbf15a0f0_0 .net "out", 0 0, L_0x55efbf1c24e0;  alias, 1 drivers
S_0x55efbf159440 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf1591d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c1ae0 .functor NAND 1, L_0x55efbf1c2550, L_0x55efbf1c25f0, C4<1>, C4<1>;
v0x55efbf1596b0_0 .net "in_a", 0 0, L_0x55efbf1c2550;  alias, 1 drivers
v0x55efbf159790_0 .net "in_b", 0 0, L_0x55efbf1c25f0;  alias, 1 drivers
v0x55efbf159850_0 .net "out", 0 0, L_0x55efbf1c1ae0;  alias, 1 drivers
S_0x55efbf159970 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf1591d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c24e0 .functor NAND 1, L_0x55efbf1c1ae0, L_0x55efbf1c1ae0, C4<1>, C4<1>;
v0x55efbf159ba0_0 .net "in_a", 0 0, L_0x55efbf1c1ae0;  alias, 1 drivers
v0x55efbf159c90_0 .net "in_b", 0 0, L_0x55efbf1c1ae0;  alias, 1 drivers
v0x55efbf159d80_0 .net "out", 0 0, L_0x55efbf1c24e0;  alias, 1 drivers
S_0x55efbf15a1c0 .scope module, "ANDB" "and_gate" 8 5, 5 1 0, S_0x55efbf158fb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf15ae60_0 .net "in_a", 0 0, L_0x55efbf1c24e0;  alias, 1 drivers
v0x55efbf15af00_0 .net "in_b", 0 0, L_0x55efbf1c2800;  1 drivers
v0x55efbf15aff0_0 .net "nand_tmp", 0 0, L_0x55efbf1c2690;  1 drivers
v0x55efbf15b0c0_0 .net "out", 0 0, L_0x55efbf1c2790;  alias, 1 drivers
S_0x55efbf15a3f0 .scope module, "NANDA" "nand_gate" 5 5, 6 1 0, S_0x55efbf15a1c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c2690 .functor NAND 1, L_0x55efbf1c24e0, L_0x55efbf1c2800, C4<1>, C4<1>;
v0x55efbf15a660_0 .net "in_a", 0 0, L_0x55efbf1c24e0;  alias, 1 drivers
v0x55efbf15a770_0 .net "in_b", 0 0, L_0x55efbf1c2800;  alias, 1 drivers
v0x55efbf15a830_0 .net "out", 0 0, L_0x55efbf1c2690;  alias, 1 drivers
S_0x55efbf15a950 .scope module, "NANDB" "nand_gate" 5 6, 6 1 0, S_0x55efbf15a1c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c2790 .functor NAND 1, L_0x55efbf1c2690, L_0x55efbf1c2690, C4<1>, C4<1>;
v0x55efbf15ab80_0 .net "in_a", 0 0, L_0x55efbf1c2690;  alias, 1 drivers
v0x55efbf15ac70_0 .net "in_b", 0 0, L_0x55efbf1c2690;  alias, 1 drivers
v0x55efbf15ad60_0 .net "out", 0 0, L_0x55efbf1c2790;  alias, 1 drivers
S_0x55efbf15b4b0 .scope module, "NOTA" "not_gate" 16 4, 13 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf15bc30_0 .net "in", 0 0, L_0x55efbf1be920;  1 drivers
v0x55efbf15bd20_0 .net "out", 0 0, L_0x55efbf1be820;  alias, 1 drivers
S_0x55efbf15b760 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf15b4b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1be820 .functor NAND 1, L_0x55efbf1be920, L_0x55efbf1be920, C4<1>, C4<1>;
v0x55efbf15b980_0 .net "in_a", 0 0, L_0x55efbf1be920;  alias, 1 drivers
v0x55efbf15ba60_0 .net "in_b", 0 0, L_0x55efbf1be920;  alias, 1 drivers
v0x55efbf15bb20_0 .net "out", 0 0, L_0x55efbf1be820;  alias, 1 drivers
S_0x55efbf15be00 .scope module, "NOTB" "not_gate" 16 5, 13 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf15c570_0 .net "in", 0 0, L_0x55efbf1beac0;  1 drivers
v0x55efbf15c660_0 .net "out", 0 0, L_0x55efbf1be9c0;  alias, 1 drivers
S_0x55efbf15c020 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf15be00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1be9c0 .functor NAND 1, L_0x55efbf1beac0, L_0x55efbf1beac0, C4<1>, C4<1>;
v0x55efbf15c290_0 .net "in_a", 0 0, L_0x55efbf1beac0;  alias, 1 drivers
v0x55efbf15c370_0 .net "in_b", 0 0, L_0x55efbf1beac0;  alias, 1 drivers
v0x55efbf15c460_0 .net "out", 0 0, L_0x55efbf1be9c0;  alias, 1 drivers
S_0x55efbf15c740 .scope module, "NOTC" "not_gate" 16 6, 13 1 0, S_0x55efbf1489d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55efbf15ceb0_0 .net "in", 0 0, L_0x55efbf1bec60;  1 drivers
v0x55efbf15cfa0_0 .net "out", 0 0, L_0x55efbf1beb60;  alias, 1 drivers
S_0x55efbf15c960 .scope module, "NANDA" "nand_gate" 13 3, 6 1 0, S_0x55efbf15c740;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1beb60 .functor NAND 1, L_0x55efbf1bec60, L_0x55efbf1bec60, C4<1>, C4<1>;
v0x55efbf15cbd0_0 .net "in_a", 0 0, L_0x55efbf1bec60;  alias, 1 drivers
v0x55efbf15ccb0_0 .net "in_b", 0 0, L_0x55efbf1bec60;  alias, 1 drivers
v0x55efbf15cda0_0 .net "out", 0 0, L_0x55efbf1beb60;  alias, 1 drivers
S_0x55efbefaa330 .scope module, "xor_gate_tb" "xor_gate_tb" 42 3;
 .timescale -9 -11;
P_0x55efbeaa0420 .param/l "period" 1 42 5, +C4<00000000000000000000000000010100>;
v0x55efbf15fee0_0 .var "in_a", 0 0;
v0x55efbf15ff80_0 .var "in_b", 0 0;
v0x55efbf160040_0 .net "out", 0 0, L_0x55efbf1c3250;  1 drivers
S_0x55efbf15e2d0 .scope module, "UUT" "xor_gate" 42 6, 21 1 0, S_0x55efbefaa330;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55efbf15f950_0 .net "a_out", 0 0, L_0x55efbf1c2390;  1 drivers
v0x55efbf15f9f0_0 .net "b_out", 0 0, L_0x55efbf1c3170;  1 drivers
v0x55efbf15fb00_0 .net "c_out", 0 0, L_0x55efbf1c31e0;  1 drivers
v0x55efbf15fbf0_0 .net "in_a", 0 0, v0x55efbf15fee0_0;  1 drivers
v0x55efbf15fce0_0 .net "in_b", 0 0, v0x55efbf15ff80_0;  1 drivers
v0x55efbf15fe20_0 .net "out", 0 0, L_0x55efbf1c3250;  alias, 1 drivers
S_0x55efbf15e500 .scope module, "NANDA" "nand_gate" 21 5, 6 1 0, S_0x55efbf15e2d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c2390 .functor NAND 1, v0x55efbf15fee0_0, v0x55efbf15ff80_0, C4<1>, C4<1>;
v0x55efbf15e770_0 .net "in_a", 0 0, v0x55efbf15fee0_0;  alias, 1 drivers
v0x55efbf15e850_0 .net "in_b", 0 0, v0x55efbf15ff80_0;  alias, 1 drivers
v0x55efbf15e910_0 .net "out", 0 0, L_0x55efbf1c2390;  alias, 1 drivers
S_0x55efbf15ea30 .scope module, "NANDB" "nand_gate" 21 6, 6 1 0, S_0x55efbf15e2d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c3170 .functor NAND 1, v0x55efbf15fee0_0, L_0x55efbf1c2390, C4<1>, C4<1>;
v0x55efbf15ec60_0 .net "in_a", 0 0, v0x55efbf15fee0_0;  alias, 1 drivers
v0x55efbf15ed50_0 .net "in_b", 0 0, L_0x55efbf1c2390;  alias, 1 drivers
v0x55efbf15ee20_0 .net "out", 0 0, L_0x55efbf1c3170;  alias, 1 drivers
S_0x55efbf15ef30 .scope module, "NANDC" "nand_gate" 21 7, 6 1 0, S_0x55efbf15e2d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c31e0 .functor NAND 1, v0x55efbf15ff80_0, L_0x55efbf1c2390, C4<1>, C4<1>;
v0x55efbf15f190_0 .net "in_a", 0 0, v0x55efbf15ff80_0;  alias, 1 drivers
v0x55efbf15f260_0 .net "in_b", 0 0, L_0x55efbf1c2390;  alias, 1 drivers
v0x55efbf15f350_0 .net "out", 0 0, L_0x55efbf1c31e0;  alias, 1 drivers
S_0x55efbf15f450 .scope module, "NANDD" "nand_gate" 21 8, 6 1 0, S_0x55efbf15e2d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55efbf1c3250 .functor NAND 1, L_0x55efbf1c3170, L_0x55efbf1c31e0, C4<1>, C4<1>;
v0x55efbf15f680_0 .net "in_a", 0 0, L_0x55efbf1c3170;  alias, 1 drivers
v0x55efbf15f770_0 .net "in_b", 0 0, L_0x55efbf1c31e0;  alias, 1 drivers
v0x55efbf15f840_0 .net "out", 0 0, L_0x55efbf1c3250;  alias, 1 drivers
    .scope S_0x55efbefc0920;
T_0 ;
    %fork t_1, S_0x55efbefabd20;
    %jmp t_0;
    .scope S_0x55efbefabd20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbef98200_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55efbef98200_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func 3 12 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x55efbee4df80_0, 0, 16;
    %vpi_func 3 13 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x55efbee50290_0, 0, 16;
    %load/vec4 v0x55efbee4df80_0;
    %assign/vec4 v0x55efbee45a10_0, 0;
    %load/vec4 v0x55efbee50290_0;
    %assign/vec4 v0x55efbee489b0_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55efbee4df80_0;
    %load/vec4 v0x55efbee50290_0;
    %and;
    %store/vec4 v0x55efbee42f60_0, 0, 16;
    %load/vec4 v0x55efbee4b460_0;
    %load/vec4 v0x55efbee42f60_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 19 "$display", "in_a: ", "%b", v0x55efbee45a10_0, ", in_b: ", "%b", v0x55efbee489b0_0, ", out: ", "%b", v0x55efbee4b460_0, ", expected out: ", "%b", v0x55efbee42f60_0 {0 0 0};
    %vpi_call/w 3 20 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55efbef98200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55efbef98200_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x55efbefc0920;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55efbefc2310;
T_1 ;
    %fork t_3, S_0x55efbef44810;
    %jmp t_2;
    .scope S_0x55efbef44810;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbeb69be0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55efbeb69be0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55efbeb69be0_0;
    %pad/s 3;
    %store/vec4 v0x55efbee52780_0, 0, 3;
    %delay 2000, 0;
    %load/vec4 v0x55efbee52780_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/s 1;
    %store/vec4 v0x55efbee31140_0, 0, 1;
    %load/vec4 v0x55efbee52c20_0;
    %load/vec4 v0x55efbee31140_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 7 17 "$display", "in: ", "%b", v0x55efbee52780_0, ", out: ", "%b", v0x55efbee52c20_0, ", expected out: ", "%b", v0x55efbee31140_0 {0 0 0};
    %vpi_call/w 7 18 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.5 ;
    %load/vec4 v0x55efbeb69be0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55efbeb69be0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x55efbefc2310;
t_2 %join;
    %end;
    .thread T_1;
    .scope S_0x55efbefc3d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbee5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbee5bb00_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbee5cad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 9 15 "$display", "output should be off when both inputs are off" {0 0 0};
    %vpi_call/w 9 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbee5b5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbee5bb00_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbee5cad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 9 24 "$display", "output should be off when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 9 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbee5b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbee5bb00_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbee5cad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 9 33 "$display", "output should be off when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 9 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbee5b5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbee5bb00_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbee5cad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 9 42 "$display", "output should be on when both inputs are on" {0 0 0};
    %vpi_call/w 9 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.7 ;
    %end;
    .thread T_2;
    .scope S_0x55efbefc56f0;
T_3 ;
    %fork t_5, S_0x55efbef21900;
    %jmp t_4;
    .scope S_0x55efbef21900;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbee5c580_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55efbee5c580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55efbee5c580_0;
    %pad/s 3;
    %split/vec4 2;
    %store/vec4 v0x55efbeea5d00_0, 0, 2;
    %store/vec4 v0x55efbee913f0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbee913f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55efbeea5d00_0;
    %pow;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %pad/s 4;
    %store/vec4 v0x55efbee918a0_0, 0, 4;
    %load/vec4 v0x55efbee93210_0;
    %load/vec4 v0x55efbee918a0_0;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 10 18 "$display", "in:", "%b", v0x55efbee913f0_0, ", sel: ", "%b", v0x55efbeea5d00_0, ", out: ", "%b", v0x55efbee93210_0, ", expected out: ", "%b", v0x55efbee918a0_0 {0 0 0};
    %vpi_call/w 10 19 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_3.5 ;
    %load/vec4 v0x55efbee5c580_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55efbee5c580_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x55efbefc56f0;
t_4 %join;
    %end;
    .thread T_3;
    .scope S_0x55efbefc70e0;
T_4 ;
    %fork t_7, S_0x55efbeeeff30;
    %jmp t_6;
    .scope S_0x55efbeeeff30;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbeea54d0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55efbeea54d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x55efbeea54d0_0;
    %pad/s 4;
    %split/vec4 3;
    %store/vec4 v0x55efbef998f0_0, 0, 3;
    %store/vec4 v0x55efbef7f1c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbef7f1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55efbef998f0_0;
    %pow;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %pad/s 8;
    %store/vec4 v0x55efbef964f0_0, 0, 8;
    %load/vec4 v0x55efbef982d0_0;
    %load/vec4 v0x55efbef964f0_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %jmp T_4.5;
T_4.4 ;
    %vpi_call/w 14 18 "$display", "in:", "%b", v0x55efbef7f1c0_0, ", sel: ", "%b", v0x55efbef998f0_0, ", out: ", "%b", v0x55efbef982d0_0, ", expected out: ", "%b", v0x55efbef964f0_0 {0 0 0};
    %vpi_call/w 14 19 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_4.5 ;
    %load/vec4 v0x55efbeea54d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55efbeea54d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x55efbefc70e0;
t_6 %join;
    %end;
    .thread T_4;
    .scope S_0x55efbefc8ad0;
T_5 ;
    %fork t_9, S_0x55efbeba9dc0;
    %jmp t_8;
    .scope S_0x55efbeba9dc0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbef993a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x55efbef993a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x55efbef993a0_0;
    %pad/s 2;
    %split/vec4 1;
    %store/vec4 v0x55efbefb4760_0, 0, 1;
    %store/vec4 v0x55efbefb32c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbefb2d70_0;
    %pad/u 32;
    %load/vec4 v0x55efbefb4760_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0x55efbefb32c0_0;
    %pad/u 32;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %cmp/e;
    %jmp/0xz  T_5.2, 4;
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 17 15 "$display", "in: ", v0x55efbefb32c0_0, ", sel: ", v0x55efbefb4760_0, ", out_a: ", v0x55efbefb2d70_0, ", out_b: ", v0x55efbefb4cb0_0 {0 0 0};
    %vpi_call/w 17 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.3 ;
    %load/vec4 v0x55efbefb4cb0_0;
    %pad/u 32;
    %load/vec4 v0x55efbefb4760_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0x55efbefb32c0_0;
    %pad/u 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %jmp T_5.7;
T_5.6 ;
    %vpi_call/w 17 20 "$display", "in: ", v0x55efbefb32c0_0, ", sel: ", v0x55efbefb4760_0, ", out_a: ", v0x55efbefb2d70_0, ", out_b: ", v0x55efbefb4cb0_0 {0 0 0};
    %vpi_call/w 17 21 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.7 ;
    %load/vec4 v0x55efbef993a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55efbef993a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x55efbefc8ad0;
t_8 %join;
    %end;
    .thread T_5;
    .scope S_0x55efbefca4c0;
T_6 ;
    %fork t_11, S_0x55efbeb9d750;
    %jmp t_10;
    .scope S_0x55efbeb9d750;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbefb66a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55efbefb66a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x55efbefb66a0_0;
    %pad/s 2;
    %store/vec4 v0x55efbefd4e60_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x55efbefb66a0_0;
    %pad/s 2;
    %split/vec4 1;
    %store/vec4 v0x55efbefd56b0_0, 0, 1;
    %store/vec4 v0x55efbefd4590_0, 0, 1;
    %load/vec4 v0x55efbefd4590_0;
    %pad/u 2;
    %load/vec4 v0x55efbefd56b0_0;
    %pad/u 2;
    %add;
    %store/vec4 v0x55efbefd3d80_0, 0, 2;
    %load/vec4 v0x55efbefd2bf0_0;
    %load/vec4 v0x55efbefd3d80_0;
    %cmp/e;
    %jmp/0xz  T_6.2, 4;
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 19 17 "$display", "in: ", "%b", v0x55efbefd4e60_0, ", out: ", "%b", v0x55efbefd2bf0_0, ", expected out: ", "%b", v0x55efbefd3d80_0 {0 0 0};
    %vpi_call/w 19 18 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_6.3 ;
    %load/vec4 v0x55efbefb66a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55efbefb66a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0x55efbefca4c0;
t_10 %join;
    %end;
    .thread T_6;
    .scope S_0x55efbefbef30;
T_7 ;
    %fork t_13, S_0x55efbeb93810;
    %jmp t_12;
    .scope S_0x55efbeb93810;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbefd93d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55efbefd93d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_func 22 12 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x55efbeef5080_0, 0, 16;
    %vpi_func 22 13 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x55efbeef3b40_0, 0, 16;
    %vpi_func 22 14 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x55efbeef3690_0, 0, 1;
    %load/vec4 v0x55efbeef5080_0;
    %assign/vec4 v0x55efbeef6a70_0, 0;
    %load/vec4 v0x55efbeef3b40_0;
    %assign/vec4 v0x55efbeef6b30_0, 0;
    %load/vec4 v0x55efbeef3690_0;
    %assign/vec4 v0x55efbeef3750_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55efbeef3750_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x55efbeef3b40_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x55efbeef5080_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x55efbeef6f20_0, 0, 16;
    %load/vec4 v0x55efbeef5530_0;
    %load/vec4 v0x55efbeef6f20_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 22 21 "$display", "in_a: ", "%b", v0x55efbeef6a70_0, ", in_b: ", "%b", v0x55efbeef6b30_0, ", sel: ", v0x55efbeef3750_0, ", out: ", "%b", v0x55efbeef5530_0, ", expected out: ", "%b", v0x55efbeef6f20_0 {0 0 0};
    %vpi_call/w 22 22 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_7.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55efbefd93d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55efbefd93d0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x55efbefbef30;
t_12 %join;
    %end;
    .thread T_7;
    .scope S_0x55efbefb39a0;
T_8 ;
    %fork t_15, S_0x55efbed6ccb0;
    %jmp t_14;
    .scope S_0x55efbed6ccb0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbeef2150_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55efbeef2150_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x55efbeef2150_0;
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x55efbeed89e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55efbeed8eb0_0, 0, 1;
    %store/vec4 v0x55efbeed8df0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbeed8940_0;
    %load/vec4 v0x55efbeed89e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x55efbeed8eb0_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x55efbeed8df0_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 26 15 "$display", "in_a: ", v0x55efbeed8df0_0, ", in_b: ", v0x55efbeed8eb0_0, ", sel: ", v0x55efbeed89e0_0, ", out: ", v0x55efbeed8940_0 {0 0 0};
    %vpi_call/w 26 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_8.3 ;
    %load/vec4 v0x55efbeef2150_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55efbeef2150_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x55efbefb39a0;
t_14 %join;
    %end;
    .thread T_8;
    .scope S_0x55efbefb5390;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbeed7010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbeed5a10_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbeed5ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 27 15 "$display", "output should be on when both inputs are off" {0 0 0};
    %vpi_call/w 27 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbeed7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbeed5a10_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbeed5ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 27 24 "$display", "output should be on when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 27 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbeed7010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbeed5a10_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbeed5ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 27 33 "$display", "output should be on when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 27 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbeed7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbeed5a10_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbeed5ab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 27 42 "$display", "output should be off when both inputs are on" {0 0 0};
    %vpi_call/w 27 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_9.7 ;
    %end;
    .thread T_9;
    .scope S_0x55efbefb6d80;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55efbee99b40_0, 0, 16;
    %end;
    .thread T_10, $init;
    .scope S_0x55efbefb6d80;
T_11 ;
    %fork t_17, S_0x55efbed608d0;
    %jmp t_16;
    .scope S_0x55efbed608d0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbeed5560_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55efbeed5560_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_func 28 12 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x55efbee99b40_0, 0, 16;
    %load/vec4 v0x55efbee99b40_0;
    %assign/vec4 v0x55efbee9a720_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55efbee9a7e0_0;
    %load/vec4 v0x55efbee9a720_0;
    %inv;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55efbee9a720_0;
    %inv;
    %vpi_call/w 28 16 "$display", "in: ", "%b", v0x55efbee9a720_0, ", out: ", "%b", v0x55efbee9a7e0_0, "expected out: ", "%b", S<0,vec4,u16> {1 0 0};
    %vpi_call/w 28 17 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_11.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55efbeed5560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55efbeed5560_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0x55efbefb6d80;
t_16 %join;
    %end;
    .thread T_11;
    .scope S_0x55efbefb8770;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbee966e0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbee967a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 30 14 "$display", "output should be on when input is off" {0 0 0};
    %vpi_call/w 30 15 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbee966e0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbee967a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 30 22 "$display", "output should be off when input is on" {0 0 0};
    %vpi_call/w 30 23 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_12.3 ;
    %end;
    .thread T_12;
    .scope S_0x55efbefba160;
T_13 ;
    %fork t_19, S_0x55efbed33650;
    %jmp t_18;
    .scope S_0x55efbed33650;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbee90f30_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x55efbee90f30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_func 31 12 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x55efbecb20e0_0, 0, 16;
    %vpi_func 31 13 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x55efbecb21c0_0, 0, 16;
    %load/vec4 v0x55efbecb20e0_0;
    %assign/vec4 v0x55efbecb3de0_0, 0;
    %load/vec4 v0x55efbecb21c0_0;
    %assign/vec4 v0x55efbecb4fa0_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55efbecb20e0_0;
    %load/vec4 v0x55efbecb21c0_0;
    %or;
    %store/vec4 v0x55efbecb3d00_0, 0, 16;
    %load/vec4 v0x55efbecb5060_0;
    %load/vec4 v0x55efbecb3d00_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 31 19 "$display", "in_a: ", "%b", v0x55efbecb3de0_0, ", in_b: ", "%b", v0x55efbecb4fa0_0, ", out: ", "%b", v0x55efbecb5060_0, ", expected out: ", "%b", v0x55efbecb3d00_0 {0 0 0};
    %vpi_call/w 31 20 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_13.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55efbee90f30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55efbee90f30_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x55efbefba160;
t_18 %join;
    %end;
    .thread T_13;
    .scope S_0x55efbefbbb50;
T_14 ;
    %fork t_21, S_0x55efbecb15a0;
    %jmp t_20;
    .scope S_0x55efbecb15a0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbecb2840_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x55efbecb2840_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_func 33 12 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x55efbec42490_0, 0, 8;
    %load/vec4 v0x55efbec42490_0;
    %assign/vec4 v0x55efbec42ff0_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55efbec42490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %pad/s 1;
    %store/vec4 v0x55efbec42f30_0, 0, 1;
    %load/vec4 v0x55efbec423f0_0;
    %load/vec4 v0x55efbec42f30_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 33 17 "$display", "in: ", "%b", v0x55efbec42ff0_0, ", out: ", "%b", v0x55efbec423f0_0, ", expected out: ", "%b", v0x55efbec42f30_0 {0 0 0};
    %vpi_call/w 33 18 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_14.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55efbecb2840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55efbecb2840_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x55efbefbbb50;
t_20 %join;
    %end;
    .thread T_14;
    .scope S_0x55efbefbd540;
T_15 ;
    %fork t_23, S_0x55efbec43690;
    %jmp t_22;
    .scope S_0x55efbec43690;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbec407d0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x55efbec407d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.1, 5;
    %vpi_func 35 12 "$urandom" 32 {0 0 0};
    %pad/u 64;
    %store/vec4 v0x55efbf036380_0, 0, 64;
    %load/vec4 v0x55efbf036380_0;
    %assign/vec4 v0x55efbf0361d0_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55efbf036380_0;
    %split/vec4 16;
    %store/vec4 v0x55efbf035fc0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x55efbf035ed0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x55efbf035df0_0, 0, 16;
    %store/vec4 v0x55efbf035d10_0, 0, 16;
    %load/vec4 v0x55efbf035d10_0;
    %load/vec4 v0x55efbf035df0_0;
    %or;
    %load/vec4 v0x55efbf035ed0_0;
    %or;
    %load/vec4 v0x55efbf035fc0_0;
    %or;
    %store/vec4 v0x55efbf0360a0_0, 0, 16;
    %load/vec4 v0x55efbf036290_0;
    %load/vec4 v0x55efbf0360a0_0;
    %cmp/e;
    %jmp/0xz  T_15.2, 4;
    %jmp T_15.3;
T_15.2 ;
    %vpi_call/w 35 18 "$display", "in: ", "%b", v0x55efbf0361d0_0, ", out: ", "%b", v0x55efbf036290_0, ", expected out: ", "%b", v0x55efbf0360a0_0 {0 0 0};
    %vpi_call/w 35 19 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_15.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55efbec407d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55efbec407d0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0x55efbefbd540;
t_22 %join;
    %end;
    .thread T_15;
    .scope S_0x55efbefb0af0;
T_16 ;
    %fork t_25, S_0x55efbf036460;
    %jmp t_24;
    .scope S_0x55efbf036460;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbf036660_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55efbf036660_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.1, 5;
    %vpi_func 37 12 "$urandom" 32 {0 0 0};
    %pad/u 128;
    %store/vec4 v0x55efbf140860_0, 0, 128;
    %load/vec4 v0x55efbf140860_0;
    %assign/vec4 v0x55efbf140700_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55efbf140860_0;
    %split/vec4 16;
    %store/vec4 v0x55efbf140590_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x55efbf1404b0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x55efbf1403d0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x55efbf1401c0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x55efbf1400e0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x55efbf140020_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x55efbf13ff40_0, 0, 16;
    %store/vec4 v0x55efbf13fe60_0, 0, 16;
    %load/vec4 v0x55efbf13fe60_0;
    %load/vec4 v0x55efbf13ff40_0;
    %or;
    %load/vec4 v0x55efbf140020_0;
    %or;
    %load/vec4 v0x55efbf1401c0_0;
    %or;
    %load/vec4 v0x55efbf1403d0_0;
    %or;
    %load/vec4 v0x55efbf1404b0_0;
    %or;
    %load/vec4 v0x55efbf140590_0;
    %or;
    %store/vec4 v0x55efbf1402f0_0, 0, 16;
    %load/vec4 v0x55efbf1407c0_0;
    %load/vec4 v0x55efbf1402f0_0;
    %cmp/e;
    %jmp/0xz  T_16.2, 4;
    %jmp T_16.3;
T_16.2 ;
    %vpi_call/w 37 18 "$display", "in: ", "%b", v0x55efbf140700_0, ", out: ", "%b", v0x55efbf1407c0_0, ", expected out: ", "%b", v0x55efbf1402f0_0 {0 0 0};
    %vpi_call/w 37 19 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_16.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55efbf036660_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55efbf036660_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0x55efbefb0af0;
t_24 %join;
    %end;
    .thread T_16;
    .scope S_0x55efbefa5560;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbf1426c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbf1427f0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbf142940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %jmp T_17.1;
T_17.0 ;
    %vpi_call/w 39 15 "$display", "output should be off when both inputs are off" {0 0 0};
    %vpi_call/w 39 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbf1426c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbf1427f0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbf142940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %jmp T_17.3;
T_17.2 ;
    %vpi_call/w 39 24 "$display", "output should be on when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 39 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbf1426c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbf1427f0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbf142940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %jmp T_17.5;
T_17.4 ;
    %vpi_call/w 39 33 "$display", "output should be on when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 39 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbf1426c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbf1427f0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbf142940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.6, 4;
    %jmp T_17.7;
T_17.6 ;
    %vpi_call/w 39 42 "$display", "output should be on when both inputs are on" {0 0 0};
    %vpi_call/w 39 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_17.7 ;
    %end;
    .thread T_17;
    .scope S_0x55efbefa6f50;
T_18 ;
    %fork t_27, S_0x55efbf1429e0;
    %jmp t_26;
    .scope S_0x55efbf1429e0;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbf142b70_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x55efbf142b70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v0x55efbf142b70_0;
    %pad/s 2;
    %store/vec4 v0x55efbf148610_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55efbf148610_0;
    %pow;
    %pad/s 4;
    %store/vec4 v0x55efbf148440_0, 0, 4;
    %load/vec4 v0x55efbf148520_0;
    %load/vec4 v0x55efbf148440_0;
    %cmp/e;
    %jmp/0xz  T_18.2, 4;
    %jmp T_18.3;
T_18.2 ;
    %vpi_call/w 40 17 "$display", "sel: ", "%b", v0x55efbf148610_0, ", out: ", "%b", v0x55efbf148520_0, ", expected out: ", "%b", v0x55efbf148440_0 {0 0 0};
    %vpi_call/w 40 18 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_18.3 ;
    %load/vec4 v0x55efbf142b70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55efbf142b70_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .scope S_0x55efbefa6f50;
t_26 %join;
    %end;
    .thread T_18;
    .scope S_0x55efbefa8940;
T_19 ;
    %fork t_29, S_0x55efbf148710;
    %jmp t_28;
    .scope S_0x55efbf148710;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55efbf1488f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x55efbf1488f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x55efbf1488f0_0;
    %pad/s 3;
    %store/vec4 v0x55efbf15e230_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55efbf15e230_0;
    %pow;
    %pad/s 8;
    %store/vec4 v0x55efbf15e090_0, 0, 8;
    %load/vec4 v0x55efbf15e170_0;
    %load/vec4 v0x55efbf15e090_0;
    %cmp/e;
    %jmp/0xz  T_19.2, 4;
    %jmp T_19.3;
T_19.2 ;
    %vpi_call/w 41 17 "$display", "sel: ", "%b", v0x55efbf15e230_0, ", out: ", "%b", v0x55efbf15e170_0, ", expected out: ", "%b", v0x55efbf15e090_0 {0 0 0};
    %vpi_call/w 41 18 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_19.3 ;
    %load/vec4 v0x55efbf1488f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55efbf1488f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0x55efbefa8940;
t_28 %join;
    %end;
    .thread T_19;
    .scope S_0x55efbefaa330;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbf15fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbf15ff80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbf160040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %jmp T_20.1;
T_20.0 ;
    %vpi_call/w 42 15 "$display", "output should be off when both inputs are off" {0 0 0};
    %vpi_call/w 42 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbf15fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbf15ff80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbf160040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %jmp T_20.3;
T_20.2 ;
    %vpi_call/w 42 24 "$display", "output should be on when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 42 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbf15fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efbf15ff80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbf160040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %jmp T_20.5;
T_20.4 ;
    %vpi_call/w 42 33 "$display", "output should be on when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 42 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbf15fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efbf15ff80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55efbf160040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.6, 4;
    %jmp T_20.7;
T_20.6 ;
    %vpi_call/w 42 42 "$display", "output should be off when both inputs are on" {0 0 0};
    %vpi_call/w 42 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_20.7 ;
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 43;
    "N/A";
    "<interactive>";
    "-";
    "./test-benches/and_16_tb.v";
    "./components/and_16.v";
    "./components/and_gate.v";
    "./components/nand_gate.v";
    "./test-benches/and_3_way_tb.v";
    "./components/and_3_way.v";
    "./test-benches/and_gate_tb.v";
    "./test-benches/dmux_4_way_tb.v";
    "./components/dmux_4_way.v";
    "./components/sel_4_way.v";
    "./components/not_gate.v";
    "./test-benches/dmux_8_way_tb.v";
    "./components/dmux_8_way.v";
    "./components/sel_8_way.v";
    "./test-benches/dmux_tb.v";
    "./components/dmux.v";
    "./test-benches/half_adder_tb.v";
    "./components/half_adder.v";
    "./components/xor_gate.v";
    "./test-benches/mux_16_tb.v";
    "./components/mux_16.v";
    "./components/mux.v";
    "./components/or_gate.v";
    "./test-benches/mux_tb.v";
    "./test-benches/nand_gate_tb.v";
    "./test-benches/not_16_tb.v";
    "./components/not_16.v";
    "./test-benches/not_gate_tb.v";
    "./test-benches/or_16_tb.v";
    "./components/or_16.v";
    "./test-benches/or_8_way_tb.v";
    "./components/or_8_way.v";
    "./test-benches/or_funnel_4_way_16_tb.v";
    "./components/or_funnel_4_way_16.v";
    "./test-benches/or_funnel_8_way_16_tb.v";
    "./components/or_funnel_8_way_16.v";
    "./test-benches/or_gate_tb.v";
    "./test-benches/sel_4_way_tb.v";
    "./test-benches/sel_8_way_tb.v";
    "./test-benches/xor_gate_tb.v";
