
library ieee;
use ieee.std_logic_1164.all;
entity reggeneric is
generic width = 16;
port
(
D: in std_logic_vector(width-1 downto 0)
resetn, clock : in std_logic;
q: out std_logic_vector(width-1 downto 0)
);
end reggeneric
architecture behavior of reggeneric is
begin
process(resetn,clock)
begin 
if 