@W: MT530 :"c:\d3120005043_zjh\hdl\3120005043_seq.v":39:4:39:9|Found inferred clock zjh_74HC74|Clk which controls 1 sequential elements including Q. This clock has no specified timing constraint which may adversely impact design performance. 
