Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 17 17:20:49 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_2_timing_summary_routed.rpt -pb lab4_2_timing_summary_routed.pb -rpx lab4_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk_d/num_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.353    -2714.646                    152                  325        0.183        0.000                      0                  325        4.500        0.000                       0                   203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -36.353    -2714.646                    152                  325        0.183        0.000                      0                  325        4.500        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          152  Failing Endpoints,  Worst Slack      -36.353ns,  Total Violation    -2714.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.353ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.307ns  (logic 19.716ns (42.577%)  route 26.591ns (57.423%))
  Logic Levels:           64  (CARRY4=39 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    50.143 r  goal_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.951    51.094    b3/goal0_in[13]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.306    51.400 r  b3/goal[14]_i_1/O
                         net (fo=1, routed)           0.000    51.400    p_1_in__0[14]
    SLICE_X49Y5          FDCE                                         r  goal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X49Y5          FDCE                                         r  goal_reg[14]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y5          FDCE (Setup_fdce_C_D)        0.031    15.048    goal_reg[14]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -51.400    
  -------------------------------------------------------------------
                         slack                                -36.353    

Slack (VIOLATED) :        -36.324ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.203ns  (logic 19.597ns (42.415%)  route 26.606ns (57.585%))
  Logic Levels:           64  (CARRY4=39 LUT2=4 LUT3=8 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           0.660    48.896    goal_reg[4]_i_30_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I4_O)        0.124    49.020 r  goal[4]_i_5_comp/O
                         net (fo=1, routed)           0.000    49.020    goal[4]_i_5_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.396 r  goal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.396    goal_reg[4]_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.615 r  goal_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.865    50.480    b3/goal0_in[4]
    SLICE_X51Y0          LUT3 (Prop_lut3_I0_O)        0.295    50.775 r  b3/goal[5]_i_1/O
                         net (fo=1, routed)           0.521    51.296    p_1_in__0[5]
    SLICE_X51Y1          FDCE                                         r  goal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X51Y1          FDCE                                         r  goal_reg[5]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y1          FDCE (Setup_fdce_C_D)       -0.061    14.972    goal_reg[5]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -51.296    
  -------------------------------------------------------------------
                         slack                                -36.324    

Slack (VIOLATED) :        -36.311ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.260ns  (logic 20.184ns (43.632%)  route 26.076ns (56.368%))
  Logic Levels:           68  (CARRY4=43 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.937 r  goal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.937    goal_reg[16]_i_2_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.054 r  goal_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.054    goal_reg[20]_i_2_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.171 r  goal_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.171    goal_reg[24]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.288 r  goal_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.288    goal_reg[28]_i_2_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    50.611 r  goal_reg[32]_i_3/O[1]
                         net (fo=1, routed)           0.436    51.047    b3/goal0_in[29]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.306    51.353 r  b3/goal[30]_i_1/O
                         net (fo=1, routed)           0.000    51.353    p_1_in__0[30]
    SLICE_X55Y16         FDCE                                         r  goal_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  goal_reg[30]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X55Y16         FDCE (Setup_fdce_C_D)        0.031    15.042    goal_reg[30]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -51.353    
  -------------------------------------------------------------------
                         slack                                -36.311    

Slack (VIOLATED) :        -36.283ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.233ns  (logic 20.177ns (43.642%)  route 26.056ns (56.358%))
  Logic Levels:           68  (CARRY4=43 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.937 r  goal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.937    goal_reg[16]_i_2_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.054 r  goal_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.054    goal_reg[20]_i_2_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.171 r  goal_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.171    goal_reg[24]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.288 r  goal_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.288    goal_reg[28]_i_2_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.603 r  goal_reg[32]_i_3/O[3]
                         net (fo=1, routed)           0.416    51.019    b3/goal0_in[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.307    51.326 r  b3/goal[32]_i_2/O
                         net (fo=1, routed)           0.000    51.326    p_1_in__0[32]
    SLICE_X55Y16         FDCE                                         r  goal_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  goal_reg[32]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X55Y16         FDCE (Setup_fdce_C_D)        0.032    15.043    goal_reg[32]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -51.326    
  -------------------------------------------------------------------
                         slack                                -36.283    

Slack (VIOLATED) :        -36.250ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.214ns  (logic 19.950ns (43.168%)  route 26.264ns (56.832%))
  Logic Levels:           66  (CARRY4=41 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.937 r  goal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.937    goal_reg[16]_i_2_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.054 r  goal_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.054    goal_reg[20]_i_2_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    50.377 r  goal_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.624    51.002    b3/goal0_in[21]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.306    51.308 r  b3/goal[22]_i_1/O
                         net (fo=1, routed)           0.000    51.308    p_1_in__0[22]
    SLICE_X53Y11         FDCE                                         r  goal_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.449    14.790    clk_IBUF_BUFG
    SLICE_X53Y11         FDCE                                         r  goal_reg[22]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X53Y11         FDCE (Setup_fdce_C_D)        0.029    15.058    goal_reg[22]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -51.308    
  -------------------------------------------------------------------
                         slack                                -36.250    

Slack (VIOLATED) :        -36.227ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.243ns  (logic 19.826ns (42.874%)  route 26.417ns (57.126%))
  Logic Levels:           65  (CARRY4=40 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.937 r  goal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.937    goal_reg[16]_i_2_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.252 r  goal_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.777    51.029    b3/goal0_in[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.307    51.336 r  b3/goal[20]_i_1/O
                         net (fo=1, routed)           0.000    51.336    p_1_in__0[20]
    SLICE_X50Y10         FDCE                                         r  goal_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X50Y10         FDCE                                         r  goal_reg[20]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X50Y10         FDCE (Setup_fdce_C_D)        0.079    15.109    goal_reg[20]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -51.336    
  -------------------------------------------------------------------
                         slack                                -36.227    

Slack (VIOLATED) :        -36.221ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.225ns  (logic 19.718ns (42.657%)  route 26.507ns (57.343%))
  Logic Levels:           65  (CARRY4=40 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.937 r  goal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.937    goal_reg[16]_i_2_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.156 r  goal_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.867    51.023    b3/goal0_in[16]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.295    51.318 r  b3/goal[17]_i_1/O
                         net (fo=1, routed)           0.000    51.318    p_1_in__0[17]
    SLICE_X54Y9          FDCE                                         r  goal_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X54Y9          FDCE                                         r  goal_reg[17]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y9          FDCE (Setup_fdce_C_D)        0.081    15.097    goal_reg[17]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -51.318    
  -------------------------------------------------------------------
                         slack                                -36.221    

Slack (VIOLATED) :        -36.215ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.163ns  (logic 20.069ns (43.474%)  route 26.095ns (56.526%))
  Logic Levels:           68  (CARRY4=43 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.937 r  goal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.937    goal_reg[16]_i_2_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.054 r  goal_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.054    goal_reg[20]_i_2_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.171 r  goal_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.171    goal_reg[24]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.288 r  goal_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.288    goal_reg[28]_i_2_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.507 r  goal_reg[32]_i_3/O[0]
                         net (fo=1, routed)           0.454    50.962    b3/goal0_in[28]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.295    51.257 r  b3/goal[29]_i_1/O
                         net (fo=1, routed)           0.000    51.257    p_1_in__0[29]
    SLICE_X55Y17         FDCE                                         r  goal_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  goal_reg[29]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y17         FDCE (Setup_fdce_C_D)        0.032    15.042    goal_reg[29]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -51.257    
  -------------------------------------------------------------------
                         slack                                -36.215    

Slack (VIOLATED) :        -36.210ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.222ns  (logic 19.943ns (43.146%)  route 26.279ns (56.854%))
  Logic Levels:           66  (CARRY4=41 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.937 r  goal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.937    goal_reg[16]_i_2_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.054 r  goal_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.054    goal_reg[20]_i_2_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    50.369 r  goal_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.639    51.008    b3/goal0_in[23]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.307    51.315 r  b3/goal[24]_i_1/O
                         net (fo=1, routed)           0.000    51.315    p_1_in__0[24]
    SLICE_X52Y15         FDCE                                         r  goal_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X52Y15         FDCE                                         r  goal_reg[24]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y15         FDCE (Setup_fdce_C_D)        0.079    15.105    goal_reg[24]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -51.315    
  -------------------------------------------------------------------
                         slack                                -36.210    

Slack (VIOLATED) :        -36.208ns  (required time - arrival time)
  Source:                 goal_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            goal_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.173ns  (logic 19.952ns (43.212%)  route 26.221ns (56.788%))
  Logic Levels:           67  (CARRY4=42 LUT2=4 LUT3=9 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  goal_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.518     5.611 r  goal_reg[3]_replica/Q
                         net (fo=26, routed)          0.698     6.309    goal_reg_n_0_[3]_repN
    SLICE_X53Y0          LUT3 (Prop_lut3_I2_O)        0.124     6.433 r  goal[0]_i_77/O
                         net (fo=4, routed)           0.738     7.171    goal[0]_i_77_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.721 r  goal_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000     7.721    goal_reg[0]_i_295_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.838 r  goal_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000     7.838    goal_reg[0]_i_277_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  goal_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.955    goal_reg[0]_i_252_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.072 r  goal_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.072    goal_reg[0]_i_191_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.189 r  goal_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.189    goal_reg[0]_i_146_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  goal_reg[0]_i_145/O[2]
                         net (fo=4, routed)           1.043     9.472    goal_reg[0]_i_145_n_5
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.301     9.773 r  goal[0]_i_102/O
                         net (fo=1, routed)           0.000     9.773    goal[0]_i_102_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.416 r  goal_reg[0]_i_42/O[3]
                         net (fo=3, routed)           0.643    11.059    goal_reg[0]_i_42_n_4
    SLICE_X55Y5          LUT3 (Prop_lut3_I1_O)        0.307    11.366 r  goal[0]_i_43/O
                         net (fo=2, routed)           0.348    11.714    goal[0]_i_43_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.838 r  goal[0]_i_22/O
                         net (fo=2, routed)           1.012    12.850    goal[0]_i_22_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.974 r  goal[0]_i_26/O
                         net (fo=1, routed)           0.000    12.974    goal[0]_i_26_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.401 r  goal_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.602    14.003    goal_reg[0]_i_16_n_6
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    14.733 r  goal_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.407    15.140    goal_reg[0]_i_15_n_6
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.303    15.443 r  goal[0]_i_10/O
                         net (fo=1, routed)           0.000    15.443    goal[0]_i_10_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.691 r  goal_reg[0]_i_8/O[3]
                         net (fo=12, routed)          0.921    16.612    goal_reg[0]_i_8_n_4
    SLICE_X53Y9          LUT6 (Prop_lut6_I2_O)        0.306    16.918 r  goal[8]_i_25/O
                         net (fo=2, routed)           0.689    17.608    p_1_out[4]
    SLICE_X55Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.134 r  goal_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.134    goal_reg[8]_i_16_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  goal_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.248    goal_reg[16]_i_14_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.362 r  goal_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    goal_reg[20]_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.476 r  goal_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.476    goal_reg[24]_i_14_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.590 r  goal_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.590    goal_reg[28]_i_14_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.812 r  goal_reg[32]_i_16/O[0]
                         net (fo=14, routed)          0.885    19.697    goal_reg[32]_i_16_n_7
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.299    19.996 r  goal[12]_i_598/O
                         net (fo=1, routed)           0.781    20.777    goal[12]_i_598_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.175 r  goal_reg[12]_i_426/CO[3]
                         net (fo=1, routed)           0.000    21.175    goal_reg[12]_i_426_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.397 r  goal_reg[12]_i_298/O[0]
                         net (fo=4, routed)           0.618    22.015    goal_reg[12]_i_298_n_7
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.299    22.314 r  goal[12]_i_288/O
                         net (fo=1, routed)           1.018    23.332    goal[12]_i_288_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.839 r  goal_reg[12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    23.839    goal_reg[12]_i_176_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.173 r  goal_reg[12]_i_140/O[1]
                         net (fo=3, routed)           0.872    25.045    goal_reg[12]_i_140_n_6
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.303    25.348 r  goal[12]_i_129/O
                         net (fo=1, routed)           0.532    25.880    goal[12]_i_129_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.284 r  goal_reg[12]_i_96/CO[3]
                         net (fo=1, routed)           0.000    26.284    goal_reg[12]_i_96_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.607 r  goal_reg[12]_i_63/O[1]
                         net (fo=3, routed)           0.719    27.326    goal_reg[12]_i_63_n_6
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.306    27.632 r  goal[12]_i_100/O
                         net (fo=1, routed)           0.000    27.632    goal[12]_i_100_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.879 r  goal_reg[12]_i_62/O[0]
                         net (fo=1, routed)           0.585    28.464    goal_reg[12]_i_62_n_7
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    28.763 r  goal[12]_i_38/O
                         net (fo=1, routed)           0.000    28.763    goal[12]_i_38_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.343 f  goal_reg[12]_i_29/O[2]
                         net (fo=2, routed)           0.638    29.981    goal_reg[12]_i_29_n_5
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.302    30.283 r  goal[12]_i_30/O
                         net (fo=6, routed)           1.079    31.362    goal[12]_i_30_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.486 r  goal[4]_i_13/O
                         net (fo=1, routed)           0.000    31.486    goal[4]_i_13_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.862 r  goal_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.862    goal_reg[4]_i_4_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.979 r  goal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.979    goal_reg[8]_i_5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.302 r  goal_reg[12]_i_4/O[1]
                         net (fo=28, routed)          1.328    33.630    goal[9]
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.306    33.936 r  goal[4]_i_190/O
                         net (fo=1, routed)           0.746    34.682    goal[4]_i_190_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    35.324 r  goal_reg[4]_i_127/O[3]
                         net (fo=3, routed)           0.895    36.219    goal_reg[4]_i_127_n_4
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.307    36.526 r  goal[4]_i_148/O
                         net (fo=2, routed)           0.168    36.694    goal[4]_i_148_n_0
    SLICE_X61Y10         LUT5 (Prop_lut5_I1_O)        0.124    36.818 r  goal[4]_i_110/O
                         net (fo=2, routed)           1.040    37.858    goal[4]_i_110_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.124    37.982 r  goal[4]_i_114/O
                         net (fo=1, routed)           0.000    37.982    goal[4]_i_114_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.383 r  goal_reg[4]_i_98/CO[3]
                         net (fo=1, routed)           0.000    38.383    goal_reg[4]_i_98_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.605 r  goal_reg[4]_i_83/O[0]
                         net (fo=11, routed)          1.079    39.684    goal_reg[4]_i_83_n_7
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.299    39.983 r  goal[4]_i_96/O
                         net (fo=1, routed)           0.000    39.983    goal[4]_i_96_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.563 r  goal_reg[4]_i_82/O[2]
                         net (fo=3, routed)           0.671    41.234    goal_reg[4]_i_82_n_5
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.302    41.536 r  goal[4]_i_89/O
                         net (fo=1, routed)           0.000    41.536    goal[4]_i_89_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    42.116 r  goal_reg[4]_i_81/O[2]
                         net (fo=1, routed)           0.422    42.537    goal_reg[4]_i_81_n_5
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.302    42.839 r  goal[4]_i_61/O
                         net (fo=1, routed)           0.000    42.839    goal[4]_i_61_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.419 r  goal_reg[4]_i_41/O[2]
                         net (fo=18, routed)          0.794    44.213    goal_reg[4]_i_41_n_5
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.302    44.515 r  goal[4]_i_54/O
                         net (fo=1, routed)           0.625    45.140    goal[4]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.525 r  goal_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.525    goal_reg[4]_i_31_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.639 r  goal_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.639    goal_reg[4]_i_25_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.753 r  goal_reg[4]_i_17/CO[3]
                         net (fo=14, routed)          1.632    47.385    goal_reg[4]_i_17_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124    47.509 r  goal[4]_i_46/O
                         net (fo=1, routed)           0.331    47.840    goal[4]_i_46_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    48.236 r  goal_reg[4]_i_30/CO[3]
                         net (fo=4, routed)           1.081    49.316    goal_reg[4]_i_30_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.124    49.440 r  goal[12]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    49.440    goal[12]_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    49.820 r  goal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.820    goal_reg[12]_i_2_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.937 r  goal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.937    goal_reg[16]_i_2_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.054 r  goal_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.054    goal_reg[20]_i_2_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.171 r  goal_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.171    goal_reg[24]_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    50.390 r  goal_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.581    50.971    b3/goal0_in[24]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.295    51.266 r  b3/goal[25]_i_1/O
                         net (fo=1, routed)           0.000    51.266    p_1_in__0[25]
    SLICE_X51Y15         FDCE                                         r  goal_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X51Y15         FDCE                                         r  goal_reg[25]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDCE (Setup_fdce_C_D)        0.032    15.058    goal_reg[25]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -51.266    
  -------------------------------------------------------------------
                         slack                                -36.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X46Y15         FDCE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  next_state_reg[0]/Q
                         net (fo=10, routed)          0.079     1.686    next_state[0]
    SLICE_X46Y15         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X46Y15         FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X46Y15         FDCE (Hold_fdce_C_D)         0.060     1.503    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 a2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.558     1.441    a2/clk_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  a2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  a2/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.094     1.699    a2/shift_reg[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I1_O)        0.048     1.747 r  a2/pb_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.747    b2/pb_out_reg_0
    SLICE_X47Y17         FDRE                                         r  b2/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.826     1.953    b2/clk_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  b2/pb_out_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.107     1.561    b2/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 a3/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.325%)  route 0.151ns (44.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.562     1.445    a3/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  a3/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  a3/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.737    a3/shift_reg[1]
    SLICE_X14Y14         LUT5 (Prop_lut5_I0_O)        0.046     1.783 r  a3/pb_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.783    b3/pb_out_reg_0
    SLICE_X14Y14         FDRE                                         r  b3/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.831     1.958    b3/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  b3/pb_out_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.131     1.589    b3/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 a2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.558     1.441    a2/clk_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  a2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  a2/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.094     1.699    a2/shift_reg[0]
    SLICE_X47Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.744 r  a2/pb_debounced/O
                         net (fo=1, routed)           0.000     1.744    b2/start_debounced
    SLICE_X47Y17         FDRE                                         r  b2/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.826     1.953    b2/clk_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  b2/pb_in_delay_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.091     1.545    b2/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 a3/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.562     1.445    a3/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  a3/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  a3/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.737    a3/shift_reg[1]
    SLICE_X14Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  a3/pb_debounced/O
                         net (fo=1, routed)           0.000     1.782    b3/increase_debounced
    SLICE_X14Y14         FDRE                                         r  b3/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.831     1.958    b3/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  b3/pb_in_delay_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.120     1.578    b3/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 a5/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a5/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.167%)  route 0.171ns (54.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.590     1.473    a5/clk_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  a5/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  a5/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.171     1.785    a5/shift_reg[0]
    SLICE_X64Y14         FDRE                                         r  a5/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     1.988    a5/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  a5/shift_reg_reg[1]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.052     1.562    a5/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 b4/pb_in_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b4/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.591     1.474    b4/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  b4/pb_in_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  b4/pb_in_delay_reg/Q
                         net (fo=1, routed)           0.163     1.801    a4/pb_in_delay
    SLICE_X64Y13         LUT5 (Prop_lut5_I4_O)        0.043     1.844 r  a4/pb_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.844    b4/pb_out_reg_0
    SLICE_X64Y13         FDRE                                         r  b4/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     1.988    b4/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  b4/pb_out_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.131     1.605    b4/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 b5/pb_in_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b5/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.591     1.474    b5/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  b5/pb_in_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  b5/pb_in_delay_reg/Q
                         net (fo=1, routed)           0.163     1.801    a5/pb_in_delay
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.043     1.844 r  a5/pb_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.844    b5/pb_out_reg_0
    SLICE_X64Y14         FDRE                                         r  b5/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     1.988    b5/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  b5/pb_out_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.131     1.605    b5/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 b1/pb_in_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.589     1.472    b1/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  b1/pb_in_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  b1/pb_in_delay_reg/Q
                         net (fo=1, routed)           0.173     1.786    a1/pb_in_delay
    SLICE_X58Y16         LUT5 (Prop_lut5_I4_O)        0.042     1.828 r  a1/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.828    b1/pb_out_reg_0
    SLICE_X58Y16         FDRE                                         r  b1/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.857     1.984    b1/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  b1/pb_out_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.107     1.579    b1/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.589     1.472    a1/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.184     1.797    a1/shift_reg[1]
    SLICE_X58Y16         FDRE                                         r  a1/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.857     1.984    a1/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  a1/shift_reg_reg[2]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.070     1.542    a1/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    goal_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   a3/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   a3/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   goal_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   goal_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    goal_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   goal_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y9    goal_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   goal_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   next_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y15   next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   a1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   a1/shift_reg_reg[2]/C



