(edif EE316_lab2_circuit_vhdl
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 2 24 14 27 19)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure EE316_lab2_circuit_vhdl.ngc EE316_lab2_circuit_vhdl.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library EE316_lab2_circuit_vhdl_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell EE316_lab2_circuit_vhdl
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port E
              (direction INPUT)
            )
            (port W
              (direction OUTPUT)
            )
            (port X
              (direction OUTPUT)
            )
            (port Y
              (direction OUTPUT)
            )
            (port Z
              (direction OUTPUT)
            )
            (designator "xc3s200-5-ft256")
            (property TYPE (string "EE316_lab2_circuit_vhdl") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "EE316_lab2_circuit_vhdl_EE316_lab2_circuit_vhdl") (owner "Xilinx"))
          )
          (contents
            (instance (rename A_IBUF_renamed_0 "A_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_IBUF_renamed_1 "B_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename C_IBUF_renamed_2 "C_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename D_IBUF_renamed_3 "D_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename E_IBUF_renamed_4 "E_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename W_OBUF_renamed_5 "W_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename X_OBUF_renamed_6 "X_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Y_OBUF_renamed_7 "Y_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Z_OBUF_renamed_8 "Z_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_15_E "VHDL_Device_15/E")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_15_E_F "VHDL_Device_15/E_F")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF80") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_15_E_G "VHDL_Device_15/E_G")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "54") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_18_F "VHDL_Device_18/F")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_18_F_F "VHDL_Device_18/F_F")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA6A") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_18_F_G "VHDL_Device_18/F_G")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D4F4") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_17_F "VHDL_Device_17/F")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_17_F_F "VHDL_Device_17/F_F")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FCB8") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_17_F_G "VHDL_Device_17/F_G")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3310") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_16_E "VHDL_Device_16/E")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_16_E_F "VHDL_Device_16/E_F")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA80") (owner "Xilinx"))
            )
            (instance (rename VHDL_Device_16_E_G "VHDL_Device_16/E_G")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "54") (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I (instanceRef A_IBUF_renamed_0))
              )
            )
            (net A_IBUF
              (joined
                (portRef O (instanceRef A_IBUF_renamed_0))
                (portRef S (instanceRef VHDL_Device_15_E))
                (portRef S (instanceRef VHDL_Device_18_F))
                (portRef I1 (instanceRef VHDL_Device_17_F_F))
                (portRef I1 (instanceRef VHDL_Device_17_F_G))
                (portRef S (instanceRef VHDL_Device_16_E))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I (instanceRef B_IBUF_renamed_1))
              )
            )
            (net B_IBUF
              (joined
                (portRef O (instanceRef B_IBUF_renamed_1))
                (portRef I1 (instanceRef VHDL_Device_15_E_F))
                (portRef I0 (instanceRef VHDL_Device_15_E_G))
                (portRef I2 (instanceRef VHDL_Device_18_F_F))
                (portRef I0 (instanceRef VHDL_Device_18_F_G))
                (portRef S (instanceRef VHDL_Device_17_F))
                (portRef I0 (instanceRef VHDL_Device_16_E_F))
                (portRef I0 (instanceRef VHDL_Device_16_E_G))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef I (instanceRef C_IBUF_renamed_2))
              )
            )
            (net C_IBUF
              (joined
                (portRef O (instanceRef C_IBUF_renamed_2))
                (portRef I3 (instanceRef VHDL_Device_15_E_F))
                (portRef I1 (instanceRef VHDL_Device_15_E_G))
                (portRef I3 (instanceRef VHDL_Device_18_F_F))
                (portRef I1 (instanceRef VHDL_Device_18_F_G))
                (portRef I3 (instanceRef VHDL_Device_17_F_F))
                (portRef I3 (instanceRef VHDL_Device_17_F_G))
                (portRef I1 (instanceRef VHDL_Device_16_E_F))
                (portRef I2 (instanceRef VHDL_Device_16_E_G))
              )
            )
            (net D
              (joined
                (portRef D)
                (portRef I (instanceRef D_IBUF_renamed_3))
              )
            )
            (net D_IBUF
              (joined
                (portRef O (instanceRef D_IBUF_renamed_3))
                (portRef I2 (instanceRef VHDL_Device_15_E_F))
                (portRef I2 (instanceRef VHDL_Device_15_E_G))
                (portRef I1 (instanceRef VHDL_Device_18_F_F))
                (portRef I2 (instanceRef VHDL_Device_18_F_G))
                (portRef I2 (instanceRef VHDL_Device_17_F_F))
                (portRef I2 (instanceRef VHDL_Device_17_F_G))
                (portRef I2 (instanceRef VHDL_Device_16_E_F))
              )
            )
            (net E
              (joined
                (portRef E)
                (portRef I (instanceRef E_IBUF_renamed_4))
              )
            )
            (net E_IBUF
              (joined
                (portRef O (instanceRef E_IBUF_renamed_4))
                (portRef I0 (instanceRef VHDL_Device_15_E_F))
                (portRef I0 (instanceRef VHDL_Device_18_F_F))
                (portRef I3 (instanceRef VHDL_Device_18_F_G))
                (portRef I0 (instanceRef VHDL_Device_17_F_F))
                (portRef I0 (instanceRef VHDL_Device_17_F_G))
                (portRef I3 (instanceRef VHDL_Device_16_E_F))
                (portRef I1 (instanceRef VHDL_Device_16_E_G))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef VHDL_Device_15_E_F))
                (portRef I0 (instanceRef VHDL_Device_15_E))
              )
            )
            (net N23
              (joined
                (portRef O (instanceRef VHDL_Device_15_E_G))
                (portRef I1 (instanceRef VHDL_Device_15_E))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef VHDL_Device_18_F_F))
                (portRef I0 (instanceRef VHDL_Device_18_F))
              )
            )
            (net N25
              (joined
                (portRef O (instanceRef VHDL_Device_18_F_G))
                (portRef I1 (instanceRef VHDL_Device_18_F))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef VHDL_Device_17_F_F))
                (portRef I0 (instanceRef VHDL_Device_17_F))
              )
            )
            (net N27
              (joined
                (portRef O (instanceRef VHDL_Device_17_F_G))
                (portRef I1 (instanceRef VHDL_Device_17_F))
              )
            )
            (net N28
              (joined
                (portRef O (instanceRef VHDL_Device_16_E_F))
                (portRef I0 (instanceRef VHDL_Device_16_E))
              )
            )
            (net N29
              (joined
                (portRef O (instanceRef VHDL_Device_16_E_G))
                (portRef I1 (instanceRef VHDL_Device_16_E))
              )
            )
            (net W
              (joined
                (portRef W)
                (portRef O (instanceRef W_OBUF_renamed_5))
              )
            )
            (net W_OBUF
              (joined
                (portRef I (instanceRef W_OBUF_renamed_5))
                (portRef O (instanceRef VHDL_Device_15_E))
              )
            )
            (net X
              (joined
                (portRef X)
                (portRef O (instanceRef X_OBUF_renamed_6))
              )
            )
            (net X_OBUF
              (joined
                (portRef I (instanceRef X_OBUF_renamed_6))
                (portRef O (instanceRef VHDL_Device_17_F))
              )
            )
            (net Y
              (joined
                (portRef Y)
                (portRef O (instanceRef Y_OBUF_renamed_7))
              )
            )
            (net Y_OBUF
              (joined
                (portRef I (instanceRef Y_OBUF_renamed_7))
                (portRef O (instanceRef VHDL_Device_18_F))
              )
            )
            (net Z
              (joined
                (portRef Z)
                (portRef O (instanceRef Z_OBUF_renamed_8))
              )
            )
            (net Z_OBUF
              (joined
                (portRef I (instanceRef Z_OBUF_renamed_8))
                (portRef O (instanceRef VHDL_Device_16_E))
              )
            )
          )
      )
    )
  )

  (design EE316_lab2_circuit_vhdl
    (cellRef EE316_lab2_circuit_vhdl
      (libraryRef EE316_lab2_circuit_vhdl_lib)
    )
    (property PART (string "xc3s200-5-ft256") (owner "Xilinx"))
  )
)

