$date
	Thu May 19 11:01:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lfsr_tb $end
$scope module ans $end
$var wire 1 ! clk $end
$var wire 1 " set $end
$var reg 3 # out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
0"
0!
$end
#50000
b110 #
1"
1!
#100000
0!
#150000
b101 #
1!
0"
#200000
0!
#250000
b10 #
1!
#300000
0!
#350000
b100 #
1!
#400000
0!
#450000
b1 #
1!
#500000
0!
#550000
b11 #
1!
#600000
0!
#650000
b111 #
1!
#700000
0!
#750000
b110 #
1!
#800000
0!
#850000
b101 #
1!
#900000
0!
#950000
b10 #
1!
#1000000
0!
#1050000
b100 #
1!
#1100000
0!
#1150000
b1 #
1!
#1200000
0!
#1250000
b11 #
1!
#1300000
0!
#1350000
b111 #
1!
#1400000
0!
#1450000
b110 #
1!
#1500000
0!
#1550000
b101 #
1!
#1600000
0!
#1650000
b10 #
1!
#1700000
0!
#1750000
b100 #
1!
#1800000
0!
#1850000
b1 #
1!
#1900000
0!
#1950000
b11 #
1!
#2000000
0!
