-- VHDL for IBM SMS ALD page 14.45.03.1
-- Title: ADDRESS CHANNEL DRIVE 2 BIT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/30/2020 1:47:29 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_45_03_1_ADDRESS_CHANNEL_DRIVE_2_BIT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_3_LINE:	 in STD_LOGIC;
		PS_ADDR_CH_2_B_STAR_ADDR_MOD:	 in STD_LOGIC;
		MS_INSERT_ZERO_ON_ADDR_CH:	 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_2_LINE:	 in STD_LOGIC;
		MS_ADDR_MOD_28_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_02_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_24_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_12_BIT:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_D:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_B:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_C:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_A:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_DOT_8_BITS:	 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_6_LINE:	 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_0_LINE:	 in STD_LOGIC;
		PS_ADDR_CH_2_B_1:	 out STD_LOGIC;
		LAMP_11C8H07:	 out STD_LOGIC);
end ALD_14_45_03_1_ADDRESS_CHANNEL_DRIVE_2_BIT_ACC;

architecture behavioral of ALD_14_45_03_1_ADDRESS_CHANNEL_DRIVE_2_BIT_ACC is 

	signal OUT_4A_F: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_4C_R: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;
	signal OUT_1C_H: STD_LOGIC;
	signal OUT_4D_E: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_4H_B: STD_LOGIC;
	signal OUT_4I_B: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;

begin

	OUT_4A_F <= NOT MS_ADDR_CH_NU_TSLTR_3_LINE;
	OUT_2A_B <= NOT OUT_3C_D;
	LAMP_11C8H07 <= OUT_2A_B;
	OUT_4B_B <= NOT MS_INSERT_ZERO_ON_ADDR_CH;
	OUT_4C_R <= NOT MS_ADDR_CH_NU_TSLTR_2_LINE;
	OUT_3C_D <= NOT OUT_DOT_4C;

	SMS_AEK_1C: entity SMS_AEK
	    port map (
		IN1 => OUT_3C_D,	-- Pin P
		OUT1 => OUT_1C_H,
		IN2 => OPEN );

	OUT_4D_E <= NOT(MS_ADDR_MOD_28_BIT AND MS_ADDR_MOD_02_BIT AND MS_ADDR_MOD_24_BIT );
	OUT_4E_C <= NOT(MS_ADDR_MOD_12_BIT AND MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A AND MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B );
	OUT_4F_D <= NOT(MS_COMPAT_TSLTR_THP_2_BIT_D AND MS_COMPAT_TSLTR_THP_2_BIT_B AND MS_COMPAT_TSLTR_THP_2_BIT_C );
	OUT_4G_D <= NOT(MS_COMPAT_TSLTR_THP_2_BIT_A AND MS_COMPAT_TSLTR_THP_2_DOT_8_BITS );
	OUT_4H_B <= NOT MS_ADDR_CH_NU_TSLTR_6_LINE;
	OUT_4I_B <= NOT MS_ADDR_CH_NU_TSLTR_0_LINE;
	OUT_DOT_4C <= OUT_4A_F OR PS_ADDR_CH_2_B_STAR_ADDR_MOD OR OUT_4B_B OR OUT_4C_R OR OUT_4D_E OR OUT_4E_C OR OUT_4F_D OR OUT_4G_D OR OUT_4H_B OR OUT_4I_B;

	PS_ADDR_CH_2_B_1 <= OUT_1C_H;


end;
