// This Source Code Form is subject to the terms of the Mozilla Public
// License, v. 2.0. If a copy of the MPL was not distributed with this
// file, You can obtain one at https://mozilla.org/MPL/2.0/.

use crate::{Phy, PhyRw, Trace, VscError};
use ringbuf::ringbuf_entry_root as ringbuf_entry;
use vsc7448_pac::phy;

pub const VSC8504_ID: u32 = 0x704c2;

/// Represents a VSC8504, which is a 4-port PHY used on Sidecar.
/// `base_port` is the PHY address of the chip's port 0.
pub struct Vsc8504 {
    base_port: u8,
}

impl Vsc8504 {
    /// Constructs an invalid Vsc8504, which will panic if you call the
    /// `phy()` function.
    pub fn empty() -> Self {
        Self { base_port: 0xFF }
    }

    /// Initializes a VSC8504 PHY using QSGMII, based on the "Configuration"
    /// guide in the datasheet (section 3.19).  This should be called _after_
    /// the PHY is reset (i.e. the reset pin is toggled and then the caller
    /// waits for 120 ms).  The caller is also responsible for handling the
    /// `COMA_MODE` pin.
    ///
    /// This must be called on the base port of the PHY, and will configure all
    /// ports using broadcast writes.
    pub fn init<P: PhyRw>(base_port: u8, rw: &mut P) -> Result<Self, VscError> {
        let out = Self { base_port };
        out.phy(0, rw).init()?;

        Ok(out)
    }

    /// Returns a handle to address the specified port, which must be in the
    /// range 0-3; this function offsets by the chip's port offset, which is
    /// set by resistor strapping and stored in `self.base_port`.
    pub fn phy<'a, P: PhyRw>(
        &self,
        port: u8,
        rw: &'a mut P,
    ) -> Vsc8504Phy<'a, P> {
        assert!(port < 4);
        assert!(self.base_port != 0xFF);
        Vsc8504Phy {
            phy: Phy::new(self.base_port + port, rw),
        }
    }

    /// Sets the SIGDET polarity for all PHYs (by default, active high)
    pub fn set_sigdet_polarity<P: PhyRw>(
        &self,
        rw: &mut P,
        active_low: bool,
    ) -> Result<(), VscError> {
        // TODO: this is the same code as VSC85x2; should we consolidate?
        self.phy(0, rw).phy.broadcast(|phy| {
            phy.modify(phy::EXTENDED::EXTENDED_MODE_CONTROL(), |r| {
                // TODO: fix VSC7448 codegen to include `sigdet_polarity` bit
                let mut v = u16::from(*r);
                v = (v & !1) | active_low as u16;
                *r = v.into();
            })
        })
    }
}

////////////////////////////////////////////////////////////////////////////////

pub struct Vsc8504Phy<'a, P> {
    pub phy: Phy<'a, P>,
}

impl<'a, P: PhyRw> Vsc8504Phy<'a, P> {
    /// Configure the VSC8504 in protocol transfer (QSGMII to SGMII) mode,
    /// based on section 3.3.3 of the datasheet, ENT-AN1175, and
    /// `vtss_phy_pass_through_speed_mode` in the SDK.
    fn init(&mut self) -> Result<(), VscError> {
        ringbuf_entry!(Trace::Vsc8504Init(self.phy.port));

        let id = self.phy.read_id()?;
        if id != VSC8504_ID {
            return Err(VscError::BadPhyId(id));
        }

        let rev = self.phy.read(phy::GPIO::EXTENDED_REVISION())?;
        if rev.tesla_e() != 1 {
            return Err(VscError::BadPhyRev);
        }

        self.phy.check_base_port()?;
        crate::tesla::TeslaPhy { phy: &mut self.phy }.patch()?;

        // Configure to QSGMII mode
        // (this is a global register, so we only need to write it once)
        self.phy.modify(phy::GPIO::MAC_MODE_AND_FAST_LINK(), |r| {
            r.0 = (r.0 & !(0b11 << 14)) | (0b01 << 14)
        })?;

        // Enable 4 port MAC QSGMII
        self.phy.cmd(0x80E0)?;

        self.phy.broadcast(|v| {
            // These are both sticky bits
            v.modify(phy::STANDARD::EXTENDED_PHY_CONTROL(), |r| {
                // SGMII MAC interface mode (default)
                r.set_mac_interface_mode(0);
                // SerDes fiber/SFP protocol transfer mode only
                r.set_media_operating_mode(0b001);
            })?;

            v.modify(phy::EXTENDED_3::MAC_SERDES_PCS_CONTROL(), |r| {
                r.0 |= 1 << 7; // ANEG_ENA
                r.0 &= !(1 << 11); // FORCE_ADV_ABILITY
            })
        })?;

        // Now, we reset the PHY to put those settings into effect
        // XXX: is it necessary to reset each of the four ports independently?
        // (It _is_ necessary for the VSC8552 on the management network dev board)
        for p in 0..4 {
            Phy::new(self.phy.port + p, self.phy.rw).software_reset()?;
        }

        // Configure MAC in QSGMII mode and enable autonegotiation, then force
        // 100M mode ("Force-speed protocol transfer mode")
        self.phy.broadcast(|v| {
            v.modify(phy::STANDARD::MODE_CONTROL(), |r| {
                r.set_auto_neg_ena(1);
                // Convert to u16 to set a bit that's not in the autogen code
                let mut r_: u16 = (*r).into();
                r_ |= 1 << 8; // Duplex
                r_ |= 1 << 13; // Force speed select LSB (1 for 100M)
                r_ &= !(1 << 6); // Force speed select MSB (0 for 100M)
                *r = r_.into();
            })?;
            // Force 100M mode
            v.write(
                phy::EXTENDED_3::MAC_SERDES_CLAUSE_37_ADVERTISED_ABILITY(),
                0x8401.into(),
            )?;
            v.modify(phy::EXTENDED_3::MAC_SERDES_PCS_CONTROL(), |r| {
                r.0 |= 1 << 7; // ANEG_ENA (again)
                r.0 |= 1 << 11; // FORCE_ADV_ABILITY
            })?;
            Ok(())
        })?;

        Ok(())
    }
}
