{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478207224069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478207224069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 17:07:03 2016 " "Processing started: Thu Nov 03 17:07:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478207224069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207224069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab7p1 -c Lab7p1 " "Command: quartus_sta Lab7p1 -c Lab7p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207224069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1478207224221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207225069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207225069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207225153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207225153 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab7p1.sdc " "Synopsys Design Constraints File file not found: 'Lab7p1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226084 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1478207226084 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226084 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207226084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207226084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207226084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207226084 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226084 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226084 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226084 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1478207226084 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478207226101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226106 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478207226106 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207226122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207226122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -84.113 KEY\[0\]  " "   -1.941             -84.113 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207226122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226122 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478207226137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207226184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207228912 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207229043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207229043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207229043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207229043 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229043 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478207229059 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207229059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207229059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -83.709 KEY\[0\]  " "   -1.941             -83.709 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207229059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229059 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478207229075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207229444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207231948 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207232048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207232048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207232048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207232048 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232048 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478207232079 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207232079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207232079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -88.764 KEY\[0\]  " "   -1.941             -88.764 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207232079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232079 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1478207232095 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207232449 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207232449 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207232449 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: ram32x4:ram0\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\|q_a\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1478207232449 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232449 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1478207232549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207232549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207232549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -87.973 KEY\[0\]  " "   -1.941             -87.973 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1478207232549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207232549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207235054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207235054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1426 " "Peak virtual memory: 1426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478207235169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 17:07:15 2016 " "Processing ended: Thu Nov 03 17:07:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478207235169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478207235169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478207235169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1478207235169 ""}
