NDSummary.OnToolTipsLoaded("File:RVI32_Core.sv",{10:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype10\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><table><tr><td class=\"PBeforeParameters\">module RVI32_Core (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"first\"></td><td class=\"PType\">input&nbsp;</td><td class=\"PName last\">CLK,</td></tr><tr><td class=\"first\"></td><td></td><td class=\"PName last\">RESET_N,</td></tr><tr><td class=\"PModifierQualifier first\">input logic [</td><td class=\"PType\"><span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>]&nbsp;</td><td class=\"PName last\">idata,</td></tr><tr><td class=\"first\"></td><td></td><td class=\"PName last\">ddata_r,</td></tr><tr><td class=\"PModifierQualifier first\">output logic [</td><td class=\"PType\"><span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>]&nbsp;</td><td class=\"PName last\">iaddr,</td></tr><tr><td class=\"first\"></td><td></td><td class=\"PName last\">daddr,</td></tr><tr><td class=\"first\"></td><td></td><td class=\"PName last\">ddata_w,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">logic&nbsp;</td><td class=\"PName last\">d_rw</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div></div><div class=\"TTSummary\">RISC V I 32 bits Core</div></div>"});