$date
	Sat Jan 13 15:45:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module iiitb_alu_tb $end
$var wire 8 ! R [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ clk $end
$var reg 3 % op [2:0] $end
$scope module uut $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 8 ( R [7:0] $end
$var wire 8 ) Reg1 [7:0] $end
$var wire 8 * Reg2 [7:0] $end
$var wire 1 $ clk $end
$var wire 3 + op [2:0] $end
$var reg 8 , Reg3 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
b0 +
b111011 *
b1101010 )
bx (
b111011 '
b1101010 &
b0 %
0$
b111011 #
b1101010 "
bx !
$end
#100
b101111 !
b101111 (
b101111 ,
b1 %
b1 +
1$
#200
b10 %
b10 +
0$
#300
b11010101 !
b11010101 (
b11010101 ,
b11 %
b11 +
1$
#400
b100 %
b100 +
0$
#500
b101010 !
b101010 (
b101010 ,
b101 %
b101 +
1$
#600
b110 %
b110 +
0$
#700
b1010001 !
b1010001 (
b1010001 ,
b111 %
b111 +
1$
#800
0$
#900
1$
#1000
0$
