$date Tue Feb 26 17:18:58 2019
 $end
$version JasperGold $end
$timescale 1 ns $end
$scope module rvfi_testbench $end
$scope module wrapper $end
$scope module uut $end
$scope module pcpi_div $end
$var wire 1 ! resetn $end
$var wire 1 " pcpi_valid $end
$var wire 32 # pcpi_insn [31:0] $end
$var wire 32 $ pcpi_rs1 [31:0] $end
$var wire 32 % pcpi_rs2 [31:0] $end
$var wire 1 & instr_any_div_rem $end
$var reg 1 ' pcpi_wr $end
$var reg 32 ( pcpi_rd [31:0] $end
$var reg 1 ) pcpi_wait $end
$var reg 1 * pcpi_ready $end
$var reg 1 + instr_div $end
$var reg 1 , instr_divu $end
$var reg 1 - instr_rem $end
$var reg 1 . instr_remu $end
$var reg 1 / pcpi_wait_q $end
$var wire 1 0 start $end
$var reg 32 1 quotient_msk [31:0] $end
$var reg 1 2 running $end
$var wire 1 3 \:X_3 $end
$var wire 1 4 \:X_4 $end
$var wire 1 5 \:X_0 $end
$var wire 1 6 \:X_1 $end
$var wire 1 7 \:X_2 $end
$var wire 1 8 \:X_5 $end
$var wire 1 9 \:X_6 $end
$var wire 1 : \:X_7 $end
$var wire 1 ; \:X_8 $end
$var wire 1 < \:X_9 $end
$var wire 1 = \:X_10 $end
$var wire 1 > \:X_11 $end
$var wire 1 ? \:X_12 $end
$var wire 1 @ \:X_13 $end
$var wire 1 A \:X_14 $end
$var wire 1 B \:X_15 $end
$var wire 1 C \:X_16 $end
$var wire 1 D \:X_17 $end
$var wire 1 E \:X_18 $end
$var wire 1 F \:X_19 $end
$var wire 1 G \:X_20 $end
$var wire 1 H \:X_21 $end
$var wire 1 I \:X_22 $end
$var wire 1 J \:X_23 $end
$var wire 1 K \:X_24 $end
$var wire 1 L \:X_25 $end
$var wire 1 M \:X_26 $end
$var wire 1 N \:X_27 $end
$var wire 1 O \:X_28 $end
$var wire 1 P \:X_29 $end
$var wire 1 Q \:X_30 $end
$var wire 1 R \:X_31 $end
$var wire 1 S clk $end
$upscope $end
$scope module pcpi_mul $end
$var wire 1 T \:X_3556 $end
$var wire 1 U resetn $end
$var wire 1 V pcpi_valid $end
$var wire 32 W pcpi_insn [31:0] $end
$var wire 32 X pcpi_rs1 [31:0] $end
$var wire 32 Y pcpi_rs2 [31:0] $end
$var wire 1 Z instr_any_mul $end
$var wire 1 [ pcpi_wr $end
$var wire 32 \ pcpi_rd [31:0] $end
$var wire 1 ] pcpi_wait $end
$var wire 1 ^ pcpi_ready $end
$var wire 1 _ instr_mul $end
$var wire 1 ` instr_mulh $end
$var wire 1 a instr_mulhsu $end
$var wire 1 b instr_mulhu $end
$var reg 4 c active [3:0] $end
$var wire 1 d pcpi_insn_valid $end
$var wire 1 e clk $end
$upscope $end
$var reg 32 f \cpuregs[30] [31:0] $end
$var reg 32 g \cpuregs[31] [31:0] $end
$var wire 1 h pcpi_mul_wr $end
$var wire 32 i pcpi_mul_rd [31:0] $end
$var wire 1 j pcpi_mul_wait $end
$var wire 1 k pcpi_mul_ready $end
$var wire 1 l pcpi_div_wr $end
$var wire 32 m pcpi_div_rd [31:0] $end
$var wire 1 n pcpi_div_wait $end
$var wire 1 o pcpi_div_ready $end
$var wire 1 p pcpi_int_wr $end
$var wire 32 q pcpi_int_rd [31:0] $end
$var wire 1 r pcpi_int_wait $end
$var wire 1 s pcpi_int_ready $end
$var reg 2 t mem_state [1:0] $end
$var reg 2 u mem_wordsize [1:0] $end
$var wire 32 v mem_rdata_word [31:0] $end
$var wire 1 w \:X_488 $end
$var wire 1 x \:X_487 $end
$var wire 1 y \:X_486 $end
$var wire 1 z \:X_485 $end
$var wire 1 { \:X_484 $end
$var wire 1 | \:X_483 $end
$var wire 1 } \:X_482 $end
$var wire 1 ~ \:X_481 $end
$var wire 1 !! \:X_480 $end
$var wire 1 "! \:X_479 $end
$var wire 1 #! \:X_478 $end
$var wire 1 $! \:X_477 $end
$var wire 1 %! \:X_476 $end
$var wire 1 &! \:X_475 $end
$var wire 1 '! \:X_474 $end
$var wire 1 (! \:X_473 $end
$var wire 1 )! \:X_472 $end
$var wire 1 *! \:X_471 $end
$var wire 1 +! \:X_470 $end
$var wire 1 ,! \:X_469 $end
$var wire 1 -! \:X_468 $end
$var wire 1 .! \:X_467 $end
$var wire 1 /! \:X_466 $end
$var wire 32 0! pcpi_rs2 [31:0] $end
$var reg 1 1! rvfi_valid $end
$var reg 32 2! rvfi_insn [31:0] $end
$var reg 64 3! count_cycle [63:0] $end
$var reg 64 4! count_instr [63:0] $end
$var reg 32 5! reg_pc [31:0] $end
$var reg 32 6! reg_next_pc [31:0] $end
$var reg 32 7! reg_op1 [31:0] $end
$var wire 1 8! \:X_157 $end
$var wire 1 9! \:X_158 $end
$var wire 1 :! \:X_159 $end
$var wire 1 ;! \:X_160 $end
$var reg 1 <! dbg_next $end
$var wire 1 =! launch_next_insn $end
$var reg 1 >! dbg_valid_insn $end
$var reg 32 ?! cached_insn_opcode [31:0] $end
$var reg 8 @! cpu_state [7:0] $end
$var reg 2 A! irq_state [1:0] $end
$var wire 1 B! \:X_135 $end
$var wire 1 C! \:X_136 $end
$var wire 1 D! \:X_137 $end
$var wire 1 E! \:X_138 $end
$var wire 1 F! \:X_139 $end
$var wire 1 G! \:X_140 $end
$var wire 1 H! \:X_141 $end
$var wire 1 I! \:X_142 $end
$var wire 1 J! \:X_143 $end
$var wire 1 K! \:X_144 $end
$var wire 1 L! \:X_145 $end
$var wire 1 M! \:X_146 $end
$var wire 1 N! \:X_147 $end
$var wire 1 O! \:X_148 $end
$var wire 1 P! \:X_149 $end
$var wire 1 Q! \:X_150 $end
$var wire 1 R! \:X_151 $end
$var wire 1 S! \:X_152 $end
$var wire 1 T! \:X_153 $end
$var wire 1 U! \:X_154 $end
$var wire 1 V! \:X_155 $end
$var wire 1 W! \:X_156 $end
$var reg 1 X! instr_sh $end
$var reg 1 Y! instr_sw $end
$var reg 1 Z! instr_addi $end
$var reg 1 [! instr_slti $end
$var reg 1 \! instr_sltiu $end
$var reg 1 ]! instr_xori $end
$var reg 1 ^! instr_ori $end
$var reg 1 _! instr_andi $end
$var reg 1 `! instr_slli $end
$var reg 1 a! instr_srli $end
$var reg 1 b! instr_srai $end
$var reg 1 c! instr_add $end
$var reg 1 d! instr_sub $end
$var reg 1 e! instr_sll $end
$var reg 1 f! instr_slt $end
$var reg 1 g! instr_sltu $end
$var reg 1 h! instr_xor $end
$var reg 1 i! instr_srl $end
$var reg 1 j! instr_sra $end
$var reg 1 k! instr_or $end
$var reg 1 l! decoder_trigger_q $end
$var reg 1 m! decoder_pseudo_trigger $end
$var reg 1 n! decoder_pseudo_trigger_q $end
$var reg 1 o! compressed_instr $end
$var reg 1 p! is_lui_auipc_jal $end
$var reg 1 q! is_lb_lh_lw_lbu_lhu $end
$var wire 32 r! cpuregs_rs2 [31:0] $end
$var wire 1 s! \:X_32 $end
$var wire 1 t! \:X_33 $end
$var wire 1 u! \:X_34 $end
$var wire 1 v! \:X_35 $end
$var wire 1 w! \:X_36 $end
$var wire 1 x! \:X_37 $end
$var wire 1 y! \:X_38 $end
$var wire 1 z! \:X_39 $end
$var wire 1 {! \:X_40 $end
$var wire 1 |! \:X_41 $end
$var wire 1 }! \:X_42 $end
$var wire 1 ~! \:X_43 $end
$var wire 1 !" \:X_44 $end
$var wire 1 "" \:X_45 $end
$var wire 1 #" \:X_46 $end
$var reg 1 $" latched_store $end
$var reg 1 %" latched_stalu $end
$var reg 1 &" latched_branch $end
$var reg 1 '" latched_compr $end
$var reg 1 (" latched_is_lu $end
$var reg 1 )" latched_is_lh $end
$var reg 1 *" latched_is_lb $end
$var reg 5 +" latched_rd [4:0] $end
$var reg 4 ," pcpi_timeout_counter [3:0] $end
$var wire 32 -" alu_shl [31:0] $end
$var wire 32 ." alu_shr [31:0] $end
$var wire 1 /" alu_eq $end
$var wire 1 0" alu_ltu $end
$var wire 1 1" alu_lts $end
$var reg 1 2" clear_prefetched_high_word_q $end
$var wire 1 3" cpuregs_write $end
$var wire 32 4" cpuregs_wrdata [31:0] $end
$var wire 32 5" cpuregs_rs1 [31:0] $end
$var reg 1 6" is_slli_srli_srai $end
$var reg 1 7" is_jalr_addi_slti_sltiu_xori_ori_andi $end
$var reg 1 8" is_sb_sh_sw $end
$var reg 1 9" is_lui_auipc_jal_jalr_addi_add_sub $end
$var reg 1 :" is_slti_blt_slt $end
$var reg 1 ;" is_sltiu_bltu_sltu $end
$var reg 32 <" reg_op2 [31:0] $end
$var reg 32 =" reg_out [31:0] $end
$var reg 5 >" reg_sh [4:0] $end
$var reg 32 ?" next_insn_opcode [31:0] $end
$var wire 32 @" dbg_insn_opcode [31:0] $end
$var reg 1 A" prefetched_high_word $end
$var wire 1 B" clear_prefetched_high_word $end
$var reg 16 C" mem_16bit_buffer [15:0] $end
$var wire 32 D" mem_rdata_latched_noshuffle [31:0] $end
$var wire 32 E" next_pc [31:0] $end
$var reg 32 F" \cpuregs[13] [31:0] $end
$var reg 32 G" \cpuregs[14] [31:0] $end
$var reg 32 H" \cpuregs[15] [31:0] $end
$var reg 32 I" \cpuregs[16] [31:0] $end
$var reg 32 J" \cpuregs[17] [31:0] $end
$var reg 32 K" \cpuregs[18] [31:0] $end
$var reg 32 L" \cpuregs[19] [31:0] $end
$var reg 32 M" \cpuregs[20] [31:0] $end
$var reg 32 N" \cpuregs[21] [31:0] $end
$var reg 32 O" \cpuregs[22] [31:0] $end
$var reg 32 P" \cpuregs[23] [31:0] $end
$var reg 32 Q" \cpuregs[24] [31:0] $end
$var reg 32 R" \cpuregs[25] [31:0] $end
$var reg 32 S" \cpuregs[26] [31:0] $end
$var reg 32 T" \cpuregs[27] [31:0] $end
$var reg 32 U" \cpuregs[28] [31:0] $end
$var reg 32 V" \cpuregs[29] [31:0] $end
$var wire 1 W" \:X_234 $end
$var wire 1 X" \:X_235 $end
$var wire 1 Y" \:X_236 $end
$var wire 1 Z" \:X_237 $end
$var wire 1 [" \:X_238 $end
$var wire 1 \" \:X_239 $end
$var wire 1 ]" \:X_240 $end
$var wire 1 ^" \:X_241 $end
$var wire 1 _" \:X_242 $end
$var wire 1 `" \:X_243 $end
$var wire 1 a" \:X_244 $end
$var wire 1 b" \:X_245 $end
$var wire 1 c" \:X_246 $end
$var wire 1 d" \:X_247 $end
$var wire 1 e" \:X_248 $end
$var wire 1 f" \:X_249 $end
$var wire 1 g" \:X_250 $end
$var wire 1 h" \:X_251 $end
$var wire 1 i" \:X_252 $end
$var wire 1 j" \:X_253 $end
$var wire 1 k" \:X_254 $end
$var wire 1 l" \:X_255 $end
$var wire 1 m" \:X_465 $end
$var wire 1 n" \:X_464 $end
$var wire 1 o" \:X_463 $end
$var wire 1 p" \:X_462 $end
$var wire 1 q" \:X_461 $end
$var wire 1 r" \:X_129 $end
$var wire 1 s" \:X_130 $end
$var wire 1 t" \:X_131 $end
$var wire 1 u" \:X_132 $end
$var wire 1 v" \:X_133 $end
$var wire 1 w" \:X_134 $end
$var wire 1 x" \:X_401 $end
$var wire 1 y" \:X_402 $end
$var wire 1 z" \:X_403 $end
$var wire 1 {" \:X_404 $end
$var wire 1 |" \:X_405 $end
$var wire 1 }" \:X_406 $end
$var wire 1 ~" \:X_407 $end
$var wire 1 !# \:X_408 $end
$var wire 1 "# \:X_409 $end
$var wire 1 ## \:X_410 $end
$var wire 1 $# \:X_411 $end
$var wire 1 %# \:X_412 $end
$var wire 1 &# \:X_413 $end
$var wire 1 '# \:X_414 $end
$var wire 1 (# \:X_415 $end
$var wire 1 )# \:X_416 $end
$var wire 1 *# \:X_417 $end
$var wire 1 +# \:X_418 $end
$var wire 1 ,# \:X_419 $end
$var wire 1 -# \:X_420 $end
$var wire 1 .# \:X_220 $end
$var wire 1 /# \:X_221 $end
$var wire 1 0# \:X_222 $end
$var wire 1 1# \:X_223 $end
$var wire 1 2# \:X_224 $end
$var wire 1 3# \:X_225 $end
$var wire 1 4# \:X_226 $end
$var wire 1 5# \:X_227 $end
$var wire 1 6# \:X_228 $end
$var wire 1 7# \:X_229 $end
$var wire 1 8# \:X_230 $end
$var wire 1 9# \:X_231 $end
$var wire 1 :# \:X_232 $end
$var wire 1 ;# \:X_233 $end
$var reg 1 <# pcpi_timeout $end
$var reg 1 =# instr_and $end
$var reg 1 ># instr_rdcycle $end
$var reg 1 ?# instr_rdcycleh $end
$var reg 1 @# instr_rdinstr $end
$var reg 1 A# instr_rdinstrh $end
$var reg 1 B# instr_ecall_ebreak $end
$var reg 1 C# instr_getq $end
$var reg 1 D# instr_setq $end
$var reg 1 E# instr_retirq $end
$var reg 1 F# instr_maskirq $end
$var reg 1 G# instr_waitirq $end
$var reg 1 H# instr_timer $end
$var wire 1 I# instr_trap $end
$var reg 5 J# decoded_rd [4:0] $end
$var reg 5 K# decoded_rs1 [4:0] $end
$var reg 5 L# decoded_rs2 [4:0] $end
$var reg 32 M# decoded_imm [31:0] $end
$var reg 32 N# decoded_imm_uj [31:0] $end
$var reg 1 O# decoder_trigger $end
$var wire 1 P# \:X_379 $end
$var wire 1 Q# \:X_380 $end
$var wire 1 R# \:X_381 $end
$var wire 1 S# \:X_382 $end
$var wire 1 T# \:X_383 $end
$var wire 1 U# \:X_384 $end
$var wire 1 V# \:X_385 $end
$var wire 1 W# \:X_386 $end
$var wire 1 X# \:X_387 $end
$var wire 1 Y# \:X_388 $end
$var wire 1 Z# \:X_389 $end
$var wire 1 [# \:X_390 $end
$var wire 1 \# \:X_391 $end
$var wire 1 ]# \:X_392 $end
$var wire 1 ^# \:X_393 $end
$var wire 1 _# \:X_394 $end
$var wire 1 `# \:X_395 $end
$var wire 1 a# \:X_396 $end
$var wire 1 b# \:X_397 $end
$var wire 1 c# \:X_398 $end
$var wire 1 d# \:X_399 $end
$var wire 1 e# \:X_400 $end
$var reg 32 f# \cpuregs[0] [31:0] $end
$var reg 32 g# \cpuregs[1] [31:0] $end
$var reg 32 h# \cpuregs[2] [31:0] $end
$var reg 32 i# \cpuregs[3] [31:0] $end
$var reg 32 j# \cpuregs[4] [31:0] $end
$var reg 32 k# \cpuregs[5] [31:0] $end
$var reg 32 l# \cpuregs[6] [31:0] $end
$var reg 32 m# \cpuregs[7] [31:0] $end
$var reg 32 n# \cpuregs[8] [31:0] $end
$var reg 32 o# \cpuregs[9] [31:0] $end
$var reg 32 p# \cpuregs[10] [31:0] $end
$var reg 32 q# \cpuregs[11] [31:0] $end
$var reg 32 r# \cpuregs[12] [31:0] $end
$var reg 32 s# mem_rdata_q [31:0] $end
$var reg 1 t# mem_do_prefetch $end
$var reg 1 u# mem_do_rinst $end
$var reg 1 v# mem_do_rdata $end
$var reg 1 w# mem_do_wdata $end
$var wire 1 x# mem_xfer $end
$var reg 1 y# mem_la_secondword $end
$var reg 1 z# do_waitirq $end
$var wire 32 {# alu_out [31:0] $end
$var reg 32 |# alu_out_q [31:0] $end
$var wire 1 }# alu_out_0 $end
$var wire 32 ~# alu_add_sub [31:0] $end
$var reg 1 !$ mem_la_firstword_reg $end
$var reg 1 "$ last_mem_valid $end
$var wire 1 #$ mem_la_firstword $end
$var wire 1 $$ \:X_47 $end
$var wire 1 %$ \:X_48 $end
$var wire 1 &$ \:X_49 $end
$var wire 1 '$ \:X_50 $end
$var wire 1 ($ \:X_51 $end
$var wire 1 )$ \:X_52 $end
$var wire 1 *$ \:X_53 $end
$var wire 1 +$ \:X_54 $end
$var wire 1 ,$ \:X_55 $end
$var wire 1 -$ \:X_56 $end
$var wire 1 .$ \:X_57 $end
$var wire 1 /$ \:X_58 $end
$var wire 1 0$ \:X_59 $end
$var wire 1 1$ \:X_60 $end
$var wire 1 2$ \:X_61 $end
$var wire 1 3$ \:X_62 $end
$var wire 1 4$ \:X_63 $end
$var wire 32 5$ mem_rdata_latched [31:0] $end
$var wire 1 6$ mem_la_use_prefetched_high_word $end
$var wire 1 7$ mem_done $end
$var reg 1 8$ instr_lui $end
$var reg 1 9$ instr_auipc $end
$var reg 1 :$ instr_jal $end
$var reg 1 ;$ instr_jalr $end
$var reg 1 <$ instr_beq $end
$var reg 1 =$ instr_bne $end
$var reg 1 >$ instr_blt $end
$var reg 1 ?$ instr_bge $end
$var reg 1 @$ instr_bltu $end
$var reg 1 A$ instr_bgeu $end
$var reg 1 B$ instr_lb $end
$var reg 1 C$ instr_lh $end
$var reg 1 D$ instr_lw $end
$var reg 1 E$ instr_lbu $end
$var reg 1 F$ instr_lhu $end
$var reg 1 G$ instr_sb $end
$var wire 1 H$ \:X_256 $end
$var wire 1 I$ \:X_64 $end
$var reg 1 J$ is_beq_bne_blt_bge_bltu_bgeu $end
$var reg 1 K$ is_lbu_lhu_lw $end
$var reg 1 L$ is_alu_reg_imm $end
$var reg 1 M$ is_alu_reg_reg $end
$var reg 1 N$ is_compare $end
$var wire 1 O$ is_rdcycle_rdcycleh_rdinstr_rdinstrh $end
$var reg 32 P$ q_insn_opcode [31:0] $end
$var wire 1 Q$ \:X_492 $end
$var wire 1 R$ \:X_491 $end
$var wire 1 S$ \:X_490 $end
$var wire 1 T$ \:X_489 $end
$var wire 1 U$ \:X_357 $end
$var wire 1 V$ \:X_358 $end
$var wire 1 W$ \:X_359 $end
$var wire 1 X$ \:X_360 $end
$var wire 1 Y$ \:X_361 $end
$var wire 1 Z$ \:X_362 $end
$var wire 1 [$ \:X_363 $end
$var wire 1 \$ \:X_364 $end
$var wire 1 ]$ \:X_365 $end
$var wire 1 ^$ \:X_366 $end
$var wire 1 _$ \:X_367 $end
$var wire 1 `$ \:X_368 $end
$var wire 1 a$ \:X_369 $end
$var wire 1 b$ \:X_370 $end
$var wire 1 c$ \:X_371 $end
$var wire 1 d$ \:X_372 $end
$var wire 1 e$ \:X_373 $end
$var wire 1 f$ \:X_374 $end
$var wire 1 g$ \:X_375 $end
$var wire 1 h$ \:X_376 $end
$var wire 1 i$ \:X_377 $end
$var wire 1 j$ \:X_378 $end
$var wire 1 k$ resetn $end
$var reg 1 l$ trap $end
$var reg 1 m$ mem_valid $end
$var wire 1 n$ mem_ready $end
$var wire 32 o$ mem_rdata [31:0] $end
$var wire 1 p$ mem_la_read $end
$var reg 1 q$ pcpi_valid $end
$var reg 32 r$ pcpi_insn [31:0] $end
$var wire 32 s$ pcpi_rs1 [31:0] $end
$var wire 1 t$ clk $end
$upscope $end
$var wire 1 u$ mem_ready $end
$var wire 1 v$ reset $end
$var wire 1 w$ rvfi_valid $end
$var wire 32 x$ rvfi_insn [31:0] $end
$var wire 32 y$ mem_rdata [31:0] $end
$var wire 1 z$ clock $end
$upscope $end
$scope module checker_inst $end
$scope module insn_spec $end
$var wire 1 {$ spec_valid $end
$var wire 32 |$ insn_padding [31:0] $end
$var wire 3 }$ insn_funct3 [2:0] $end
$var wire 5 ~$ insn_rd [4:0] $end
$var wire 2 !% insn_opcode [1:0] $end
$var wire 1 "% rvfi_valid $end
$var wire 32 #% rvfi_insn [31:0] $end
$upscope $end
$var wire 1 $% valid $end
$var wire 32 %% rvfi_insn [31:0] $end
$var wire 1 &% reset $end
$var wire 1 '% check $end
$var wire 1 (% rvfi_valid $end
$var wire 1 )% spec_valid $end
$var wire 1 *% clock $end
$upscope $end
$var wire 1 +% \:jasper_formal_reset $end
$var reg 8 ,% cycle_reg [7:0] $end
$var wire 8 -% cycle [7:0] $end
$var wire 32 .% rvfi_insn [31:0] $end
$var wire 1 /% reset $end
$var wire 1 0% rvfi_valid $end
$var wire 1 1% \:jasper_formal_clock $end
$var wire 1 2% clock $end
$upscope $end
$enddefinitions $end
#0
12%
1/%
b00000000 -%
#5
02%
#10
12%
b00000001 ,%
#15
02%
#20
12%
#25
02%
#30
1!
0"
b00000010000000000100000000110011 #
b11111111111111111111111111111110 $
b00000000000000000000000000000011 %
0&
0'
b00000000000000000000000000000000 (
0)
0*
0+
0,
0-
0.
0/
00
b00000000000000000000000000000000 1
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
1U
0V
b00000010000000000100000000110011 W
b11111111111111111111111111111110 X
b00000000000000000000000000000011 Y
0Z
0[
b00000000000000000000000000000000 \
0]
0^
0_
0`
0a
0b
b0000 c
0d
1e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
0h
b00000000000000000000000000000000 i
0j
0k
0l
b00000000000000000000000000000000 m
0n
0o
0p
b00000000000000000000000000000000 q
0r
0s
b00 t
b00 u
b11110111111110010000000000000011 v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
b00000000000000000000000000000011 0!
01!
b10000000000000000100000000001011 2!
b0000000000000000000000000000000000000000000000000000000000000000 3!
b0000000000000000000000000000000000000000000000000000000000000000 4!
b00000000000000000000000000000000 5!
b00000000000000000000000000000000 6!
b11111111111111111111111111111110 7!
18!
19!
1:!
1;!
0<!
0=!
0>!
b00000000000000000000000000000000 ?!
b01000000 @!
b00 A!
1B!
1C!
1D!
1E!
1F!
1G!
1H!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
1Q!
1R!
1S!
1T!
1U!
1V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
b00000000000000000000000000000000 r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
b00001 +"
b1111 ,"
b11111111111111111111111111110000 -"
b00011111111111111111111111111111 ."
0/"
00"
11"
12"
03"
b11111111111111111111111111111111 4"
b00000000000000000000000000000000 5"
06"
07"
18"
09"
0:"
0;"
b00000000000000000000000000000011 <"
b00000000000000000000000000000000 ="
b11111 >"
b11111111111111110000000000000011 ?"
b10000000000000000100000000001011 @"
0A"
0B"
b0000000000000000 C"
b00100000100000011000110001100001 D"
b00000000000000000000000000000000 E"
b00000000000000000000000000000000 F"
b00000000000000000000000000000000 G"
b00000000000000000000000000000000 H"
b00000000000000000000000000000000 I"
b00000000000000000000000000000000 J"
b00000000000000000000000000000000 K"
b00000000000000000000000000000000 L"
b00000000000000000000000000000000 M"
b00000000000000000000000000000000 N"
b00000000000000000000000000000000 O"
b00000000000000000000000000000000 P"
b00000000000000000000000000000000 Q"
b00000000000000000000000000000000 R"
b00000000000000000000000000000000 S"
b00000000000000000000000000000000 T"
b00000000000000000000000000000000 U"
b00000000000000000000000000000000 V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
1s"
1t"
1u"
1v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
1.#
1/#
10#
11#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
b11111 J#
b11111 K#
b11111 L#
b00000000000000000000000000000011 M#
b00000000000000000000000000000000 N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
b00000000000000000000000000000000 f#
b00000000000000000000000000000000 g#
b00000000000000000000000000000000 h#
b00000000000000000000000000000000 i#
b00000000000000000000000000000000 j#
b00000000000000000000000000000000 k#
b00000000000000000000000000000000 l#
b00000000000000000000000000000000 m#
b00000000000000000000000000000000 n#
b00000000000000000000000000000000 o#
b00000000000000000000000000000000 p#
b00000000000000000000000000000000 q#
b00000000000000000000000000000000 r#
b00100000100000011000110001100001 s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
b00000000000000000000000000000000 {#
b00000000000000000000000000000000 |#
0}#
b00000000000000000000000000000001 ~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
b00100000100000011000110001100001 5$
06$
07$
08$
09$
1:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
1H$
0I$
0J$
0K$
1L$
1M$
0N$
0O$
b10000000000000000100000000001011 P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
1k$
0l$
0m$
0n$
b11110111111110010000000000000011 o$
0p$
0q$
b00000010000000000100000000110011 r$
b11111111111111111111111111111110 s$
1t$
0u$
0v$
0w$
b10000000000000000100000000001011 x$
b11110111111110010000000000000011 y$
1z$
0{$
b00000000000000001000000000000000 |$
b010 }$
b00000 ~$
b11 !%
0"%
b10000000000000000100000000001011 #%
0$%
b10000000000000000100000000001011 %%
0&%
0'%
0(%
0)%
1*%
0+%
b00000001 ,%
b00000001 -%
b10000000000000000100000000001011 .%
0/%
00%
11%
12%
#35
0S
0e
0t$
0z$
0*%
01%
02%
#40
1S
1e
b00000000000000000000000000000000 v
b0000000000000000000000000000000000000000000000000000000000000001 3!
0:!
1p!
1'"
b11111 +"
02"
b11111111111111111111111111111101 4"
19"
b00000000000000000000000000000001 ="
1u#
b00000000000000000000000000000001 {#
0H$
b00000000000000000000000000000000 o$
1p$
1t$
b00000000000000000000000000000000 y$
1z$
1*%
b00000010 ,%
b00000010 -%
11%
12%
#45
0S
0e
0t$
0z$
0*%
01%
02%
#50
1S
1e
b01 t
b00000010010000111010000000001001 v
b0000000000000000000000000000000000000000000000000000000000000010 3!
1:!
b11111111111111111111111111111111 4"
b00000000000000000000000000000000 ="
b00000010010000111010000000001001 D"
1x#
b00000000000000000000000000000001 |#
b00000010010000111010000000001001 5$
17$
1m$
1n$
b00000010010000111010000000001001 o$
0p$
1t$
1u$
b00000010010000111010000000001001 y$
1z$
1*%
b00000011 ,%
b00000011 -%
11%
12%
#55
0S
0e
0t$
0z$
0*%
01%
02%
#60
1S
1e
b00 t
b00000000000000000000000000000000 v
b0000000000000000000000000000000000000000000000000000000000000011 3!
1=!
08"
b00000010010000111010000000001001 ?"
1A"
b0000001001000011 C"
b00000 J#
b00000 K#
b00000 L#
b00000000000000000000000000000010 N#
1O#
b00000010010000111010000000001001 s#
0u#
0x#
07$
0L$
0M$
0m$
b00000000000000000000000000000000 o$
1t$
b00000000000000000000000000000000 y$
1z$
1*%
b00000100 ,%
b00000100 -%
11%
12%
#65
0S
0e
0t$
0z$
0*%
01%
02%
#70
b00000010010000111010000000001001 #
1S
b00000010010000111010000000001001 W
1e
b0000000000000000000000000000000000000000000000000000000000000100 3!
b0000000000000000000000000000000000000000000000000000000000000001 4!
b00000000000000000000000000000010 6!
08!
09!
0:!
0;!
1<!
0=!
1>!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1l!
1&"
b00000 +"
13"
b00000000000000000000000000000010 4"
09"
b00000000000000001010000000001001 @"
1B"
b00000000000000000000000000000010 E"
0r"
0s"
0t"
0u"
0v"
0w"
b00000000000000000000000000000010 M#
0O#
1u#
b00000000000000000000000000000000 {#
1#$
b00000000000000000000001001000011 5$
0n$
1p$
b00000010010000111010000000001001 r$
1t$
0u$
1z$
1*%
b00000101 ,%
b00000101 -%
11%
12%
#75
0S
0e
0t$
0z$
0*%
01%
02%
#80
1S
1e
b01 t
b01100001000000000000000000000011 v
b00000000000000001010000000001001 2!
b0000000000000000000000000000000000000000000000000000000000000101 3!
b00000000000000000000000000000010 5!
0<!
b00000000000000001010000000001001 ?!
0l!
0&"
12"
03"
b00000000000000000000000000000000 4"
19"
0A"
0B"
b01100001000000000000000000000011 D"
1x#
b00000000000000000000000000000001 {#
b00000000000000000000000000000000 |#
1!$
b00000000000000000110000100000000 5$
17$
b00000000000000001010000000001001 P$
1m$
1n$
b01100001000000000000000000000011 o$
0p$
1t$
1u$
b00000000000000001010000000001001 x$
b01100001000000000000000000000011 y$
1z$
b00000000000000000000000000000000 |$
b101 }$
b01 !%
b00000000000000001010000000001001 #%
b00000000000000001010000000001001 %%
1*%
b00000110 ,%
b00000110 -%
b00000000000000001010000000001001 .%
11%
12%
#85
0S
0e
0t$
0z$
0*%
01%
02%
#90
1S
1e
b00 t
b00000000000000000000000000000000 v
b0000000000000000000000000000000000000000000000000000000000000110 3!
1=!
02"
b00000000000000000110000100000000 ?"
b00000000000000000110000100000000 D"
1I#
b00000000000000000000010000000000 N#
1O#
b00000000000000000110000100000000 s#
0u#
0x#
b00000000000000000000000000000001 |#
0#$
07$
0:$
0m$
b00000000000000000000000000000000 o$
1t$
b00000000000000000000000000000000 y$
1z$
1*%
b00000111 ,%
b00000111 -%
11%
12%
#95
0S
0e
0t$
0z$
0*%
01%
02%
#100
b00000000000000000110000100000000 #
1S
b00000000000000000110000100000000 W
1e
11!
b0000000000000000000000000000000000000000000000000000000000000111 3!
b0000000000000000000000000000000000000000000000000000000000000010 4!
b00000000000000000000000000000100 6!
1<!
0=!
b00100000 @!
1l!
0p!
09"
b00000000000000000110000100000000 @"
b00000000000000000000000000000100 E"
b00000000000000000000000000000000 M#
0O#
1t#
b00000000000000000000000000000000 {#
0!$
1p$
b00000000000000000110000100000000 r$
1t$
1w$
1z$
1"%
1$%
1(%
1*%
b00001000 ,%
b00001000 -%
10%
11%
12%
#105
0S
0e
0t$
0z$
0*%
01%
02%
#110
