library ieee;
use ieee.std_logic_1164.all;

entity AddSub4 is 
	port(a : in std_logic_vector(3 downto 0);
			b : in std_logic_vector(3 downto 0);
			sub: in std_logic;
			cout: out std_logic;
			s : out std_logic_vector(3 downto 0));
end AddSub4;

architecture Structural of AddSub4 is 
	signal s_b : std_logic_vector(3 downto 0);
begin 
	
	sig_sub: entity work.MuxG2_1(Behavioral)
					generic map(N => 4)
					port map()