Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Dec  9 21:30:32 2023
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file randomizer_timing_summary_routed.rpt -pb randomizer_timing_summary_routed.pb -rpx randomizer_timing_summary_routed.rpx -warn_on_violation
| Design       : randomizer
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 random_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.921ns  (logic 3.105ns (63.101%)  route 1.816ns (36.899%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  random_reg[7]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[7]/Q
                         net (fo=1, routed)           1.816     2.334    random_OBUF[7]
    V4                   OBUF (Prop_obuf_I_O)         2.587     4.921 r  random_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.921    random[7]
    V4                                                                r  random[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.904ns  (logic 3.095ns (63.102%)  route 1.810ns (36.898%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  random_reg[11]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[11]/Q
                         net (fo=1, routed)           1.810     2.328    random_OBUF[11]
    T6                   OBUF (Prop_obuf_I_O)         2.577     4.904 r  random_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.904    random[11]
    T6                                                                r  random[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.807ns  (logic 3.133ns (65.171%)  route 1.674ns (34.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  random_reg[10]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[10]/Q
                         net (fo=1, routed)           1.674     2.192    random_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         2.615     4.807 r  random_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.807    random[10]
    T4                                                                r  random[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.805ns  (logic 3.116ns (64.854%)  route 1.689ns (35.146%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  random_reg[2]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[2]/Q
                         net (fo=1, routed)           1.689     2.207    random_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         2.598     4.805 r  random_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.805    random[2]
    W6                                                                r  random[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.794ns  (logic 3.098ns (64.609%)  route 1.697ns (35.391%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  random_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[6]/Q
                         net (fo=1, routed)           1.697     2.215    random_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         2.580     4.794 r  random_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.794    random[6]
    U6                                                                r  random[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.790ns  (logic 3.116ns (65.059%)  route 1.674ns (34.941%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  random_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[1]/Q
                         net (fo=1, routed)           1.674     2.192    random_OBUF[1]
    W5                   OBUF (Prop_obuf_I_O)         2.598     4.790 r  random_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.790    random[1]
    W5                                                                r  random[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.777ns  (logic 3.106ns (65.024%)  route 1.671ns (34.976%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  random_reg[9]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[9]/Q
                         net (fo=1, routed)           1.671     2.189    random_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         2.588     4.777 r  random_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.777    random[9]
    U4                                                                r  random[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.774ns  (logic 3.106ns (65.074%)  route 1.667ns (34.926%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  random_reg[3]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[3]/Q
                         net (fo=1, routed)           1.667     2.185    random_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         2.588     4.774 r  random_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.774    random[3]
    W7                                                                r  random[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.770ns  (logic 3.101ns (65.014%)  route 1.669ns (34.986%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  random_reg[8]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[8]/Q
                         net (fo=1, routed)           1.669     2.187    random_OBUF[8]
    V5                   OBUF (Prop_obuf_I_O)         2.583     4.770 r  random_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.770    random[8]
    V5                                                                r  random[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 3.103ns (65.102%)  route 1.663ns (34.898%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  random_reg[4]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  random_reg[4]/Q
                         net (fo=1, routed)           1.663     2.181    random_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         2.585     4.766 r  random_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.766    random[4]
    V7                                                                r  random[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.152%)  route 0.135ns (48.848%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  lfsr_reg[5]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr_reg[5]/Q
                         net (fo=3, routed)           0.135     0.276    lfsr[5]
    SLICE_X1Y5           FDRE                                         r  random_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.040%)  route 0.139ns (45.960%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  lfsr_reg[8]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr_reg[8]/Q
                         net (fo=3, routed)           0.139     0.303    lfsr[8]
    SLICE_X0Y7           FDRE                                         r  random_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (54.028%)  route 0.140ns (45.972%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  lfsr_reg[0]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr_reg[0]/Q
                         net (fo=3, routed)           0.140     0.304    lfsr[0]
    SLICE_X1Y3           FDRE                                         r  lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.631%)  route 0.166ns (50.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  lfsr_reg[0]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr_reg[0]/Q
                         net (fo=3, routed)           0.166     0.330    lfsr[0]
    SLICE_X1Y3           FDRE                                         r  random_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.405%)  route 0.192ns (57.595%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  lfsr_reg[4]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr_reg[4]/Q
                         net (fo=3, routed)           0.192     0.333    lfsr[4]
    SLICE_X1Y5           FDRE                                         r  lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.585%)  route 0.198ns (58.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  lfsr_reg[3]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr_reg[3]/Q
                         net (fo=3, routed)           0.198     0.339    lfsr[3]
    SLICE_X1Y5           FDRE                                         r  lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.791%)  route 0.194ns (54.209%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  lfsr_reg[9]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr_reg[9]/Q
                         net (fo=3, routed)           0.194     0.358    lfsr[9]
    SLICE_X1Y9           FDRE                                         r  lfsr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.209ns (57.676%)  route 0.153ns (42.324%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  lfsr_reg[9]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr_reg[9]/Q
                         net (fo=3, routed)           0.153     0.317    lfsr[9]
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.045     0.362 r  lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    p_0_out[0]
    SLICE_X0Y5           FDRE                                         r  lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.235%)  route 0.207ns (55.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  lfsr_reg[8]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr_reg[8]/Q
                         net (fo=3, routed)           0.207     0.371    lfsr[8]
    SLICE_X0Y6           FDRE                                         r  lfsr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.395%)  route 0.236ns (62.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  lfsr_reg[3]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr_reg[3]/Q
                         net (fo=3, routed)           0.236     0.377    lfsr[3]
    SLICE_X0Y3           FDRE                                         r  random_reg[3]/D
  -------------------------------------------------------------------    -------------------





