INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project_vivado/project_work_2/project_work_2.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project_vivado/project_work_2/project_work_2.srcs/sources_1/new/MAX_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAX_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project_vivado/project_work_2/project_work_2.srcs/sim_1/new/test_max_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_max_8
