* Library 
.include "C:\Users\Zenger Soong\Downloads\50002\nominal.jsim"
.include "C:\Users\Zenger Soong\Downloads\50002\lab2checkoff.jsim"
.include "C:\Users\Zenger Soong\Downloads\50002\8clocks.jsim"
.subckt nand2 a b z
MPD1 z a T2 0 NENH sw=8 sl=1
MPD2 z b 0 0  NENH sw=8 sl=1
MPU1 z a vdd vdd PENH sw=8 sl=1
MPU2 z b vdd vdd PENH sw=8 sl=1
.ends

.subckt inv a z
MPD1 z a 0 0 NENH sw=16 sl=1
MPU1 z a vdd vdd PENH sw=16 sl=1
.ends 


*m(id) (drain) (gate) (source) (bulk)
.subckt nor2 A B  Z 
MPU1 P1 A vdd vdd PENH sw=8 sl=1
MPU2 Z B P1 vdd PENH sw=8 sl=1
MPU3 0 A Z 0 NENH sw=8 sl=1
MPD4 0 B Z 0 NENH sw=8 sl=1
.ends
*************XOR*********************
*m(id) (drain) (gate) (source) (bulk)
.subckt xor2 a b z 
Xxor2 a b x nor2
MPU1 T1 a vdd vdd PENH sw=4 sl=1
MPU2 z x T1 vdd PENH sw=4 sl=1
MPD1 z a T3 0  NENH sw=2 sl=1
MPD2 T3 b 0 0 NENH sw=2 sl=1
MPU3 T1 b vdd vdd PENH sw=4 sl=1
MPD3 z x 0 0 NENH sw=2 sl=1
.ends
**************XNOR*******************
*m(id) (drain) (gate) (source) (bulk)
.subckt xnor2 a b z
*( circuit) ( input1) (input2) ( output of subcircuit to circuit) ( subcircuitName)
Xxnor2 a b x nand2
* (Internals)
MPU1 z x vdd vdd PENH sw=4 sl=1
MPD1 z x T1 0 NENH sw=2 sl=1
MPD2 T1 b 0 0 NENH sw=2 sl=1
MPU2 T2 b vdd vdd PENH sw=4 sl=1
MPU3 z a T2 vdd PENH sw=4 sl=1
MPD3 T1 a 0 0 NENH sw=2 sl=1
.ends

***************FullAdder( FA) ***********************
*m(id) (drain) (gate) (source) (bulk)
.subckt FA a b ci s co
XSC1 a b x1 xor2 
XSC2 ci x1 x2 nand2
XSC3 a b x3 nand2
XSC4 x1 c1 s xor2
XSC5 x2 x3 co nand2
.ends
*****************ADDER4*********************
.subckt ADDER4 a3 a2 a1 a0 b3 b2 b1 b0 s4 s3 s2 s1 s0
XBit0 a0 b0 0 s0 c0 FA
XBit1 a1 b1 c0 s1 c1 FA
XBit2 a2 b2 c1 s2 c2 FA
XBit3 a3 b3 c2 s3 s4 FA
.ends



*******TestFullAdder******************
*Xtest clk1 clk2 clk3 s co FA
.tran 40ns
.plot clk1
.plot clk2
.plot clk3
.plot s
.plot co

*( circuit) ( input1) (input2) ( output of subcircuit to circuit) ( subcircuitName)
* (Internals)


**testOfCircuitxnor2
**(Input) (input2) (output) (nameOfCircuit)
*Xtest clk1 clk2 z xnor2 
*.tran 20ns
*.plot clk1
*.plot clk2
*.plot z


**testOfCircuitxor2
**(Input) (input2) (output) (nameOfCircuit)
*Xtest clk1 clk2 z xor2 
*.tran 20ns
*.plot clk1
*.plot clk2
*.plot z



**********
