<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.3/css/all.min.css" integrity="sha256-2H3fkXt6FEmrReK448mDVGKb3WW2ZZw35gI7vqHOE4Y=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/nprogress@0.2.0/nprogress.css" integrity="sha256-no0c5ccDODBwp+9hSmV5VvPpKwHCpbVzXHexIkupM6U=" crossorigin="anonymous">
  <script src="https://cdn.jsdelivr.net/npm/nprogress@0.2.0/nprogress.js" integrity="sha256-a5YRB27CcBwBFcT5EF/f3E4vzIqyHrSR878nseNYw64=" crossorigin="anonymous"></script>

<script class="next-config" data-name="main" type="application/json">{&quot;hostname&quot;:&quot;example.com&quot;,&quot;root&quot;:&quot;&#x2F;&quot;,&quot;images&quot;:&quot;&#x2F;images&quot;,&quot;scheme&quot;:&quot;Gemini&quot;,&quot;version&quot;:&quot;8.4.0&quot;,&quot;exturl&quot;:false,&quot;sidebar&quot;:{&quot;position&quot;:&quot;left&quot;,&quot;display&quot;:&quot;post&quot;,&quot;padding&quot;:18,&quot;offset&quot;:12},&quot;copycode&quot;:true,&quot;bookmark&quot;:{&quot;enable&quot;:true,&quot;color&quot;:&quot;#222&quot;,&quot;save&quot;:&quot;auto&quot;},&quot;fancybox&quot;:false,&quot;mediumzoom&quot;:false,&quot;lazyload&quot;:false,&quot;pangu&quot;:false,&quot;comments&quot;:{&quot;style&quot;:&quot;tabs&quot;,&quot;active&quot;:null,&quot;storage&quot;:true,&quot;lazyload&quot;:false,&quot;nav&quot;:null},&quot;motion&quot;:{&quot;enable&quot;:true,&quot;async&quot;:false,&quot;transition&quot;:{&quot;post_block&quot;:&quot;fadeIn&quot;,&quot;post_header&quot;:&quot;fadeInDown&quot;,&quot;post_body&quot;:&quot;fadeInDown&quot;,&quot;coll_header&quot;:&quot;fadeInLeft&quot;,&quot;sidebar&quot;:&quot;fadeInUp&quot;}},&quot;prism&quot;:false,&quot;i18n&quot;:{&quot;placeholder&quot;:&quot;搜索...&quot;,&quot;empty&quot;:&quot;没有找到任何搜索结果：${query}&quot;,&quot;hits_time&quot;:&quot;找到 ${hits} 个搜索结果（用时 ${time} 毫秒）&quot;,&quot;hits&quot;:&quot;找到 ${hits} 个搜索结果&quot;},&quot;path&quot;:&quot;&#x2F;search.xml&quot;,&quot;localsearch&quot;:{&quot;enable&quot;:true,&quot;trigger&quot;:&quot;auto&quot;,&quot;top_n_per_article&quot;:1,&quot;unescape&quot;:false,&quot;preload&quot;:false}}</script>
<meta name="description" content="1. 基础 编译和综合时空白符被忽略 注释&#x2F;&#x2F;和&#x2F;**&#x2F; 标识符由字母、数字、$和—组成，以字母或下划线开头 转义\ 关键字都是小写 数值 1 0 x z    1.1 常量">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog">
<meta property="og:url" content="http://example.com/2021/05/25/fpga/verilog/index.html">
<meta property="og:site_name" content="坚果博客">
<meta property="og:description" content="1. 基础 编译和综合时空白符被忽略 注释&#x2F;&#x2F;和&#x2F;**&#x2F; 标识符由字母、数字、$和—组成，以字母或下划线开头 转义\ 关键字都是小写 数值 1 0 x z    1.1 常量">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E5%9F%BA%E6%95%B0%E5%BD%A2%E5%BC%8F.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E5%AE%9E%E6%95%B0%E5%9E%8B1.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E5%AE%9E%E6%95%B0%E5%9E%8B%E7%A7%91%E5%AD%A6%E8%AE%A1%E6%95%B0.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E5%AD%97%E7%AC%A6%E4%B8%B2%E5%9E%8B.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%AC%A6%E5%8F%B7%E5%B8%B8%E9%87%8F.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%BA%BF%E7%BD%91%E7%B1%BB%E5%9E%8B.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E5%AF%84%E5%AD%98%E5%99%A8%E7%B1%BB%E5%9E%8B.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1%E5%8E%9F%E8%AF%AD.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1%E5%A4%9A%E8%BE%93%E5%87%BA%E9%97%A8.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1%E4%B8%89%E6%80%81%E9%97%A8.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1%E4%B8%89%E6%80%81%E9%97%A8%E5%AE%9E%E4%BE%8B.png">
<meta property="og:image" content="http://example.com/images/verilog/bufif1%E7%9C%9F%E5%80%BC%E8%A1%A8.png">
<meta property="og:image" content="http://example.com/images/verilog/bufif0%E7%9C%9F%E5%80%BC%E8%A1%A8.png">
<meta property="og:image" content="http://example.com/images/verilog/notif1%E7%9C%9F%E5%80%BC%E8%A1%A8.png">
<meta property="og:image" content="http://example.com/images/verilog/notif0%E7%9C%9F%E5%80%BC%E8%A1%A8.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%BB%93%E6%9E%84%E5%BB%BA%E6%A8%A12%E9%80%891.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%BB%93%E6%9E%84%E5%BB%BA%E6%A8%A11%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.png">
<meta property="og:image" content="http://example.com/images/verilog/%E8%BF%90%E7%AE%97%E7%AC%A6%E4%BC%98%E5%85%88%E7%BA%A7.png">
<meta property="og:image" content="http://example.com/images/verilog/verilog%E7%BB%93%E6%9E%84%E5%BB%BA%E6%A8%A12%E9%80%891.png">
<meta property="og:image" content="http://example.com/images/verilog/2%E7%BA%BF-4%E7%BA%BF%E8%AF%91%E7%A0%81%E5%99%A8.png">
<meta property="og:image" content="http://example.com/images/verilog/Moore%E7%8A%B6%E6%80%81%E6%9C%BA%E5%BB%BA%E6%A8%A1%E5%9B%BE.png">
<meta property="og:image" content="http://example.com/images/verilog/Mealy%E7%8A%B6%E6%80%81%E6%9C%BA%E5%BB%BA%E6%A8%A1%E5%9B%BE.png">
<meta property="og:image" content="http://example.com/images/verilog/%E4%BB%BB%E5%8A%A1%E6%B3%A8%E6%84%8F.png">
<meta property="article:published_time" content="2021-05-25T00:02:21.000Z">
<meta property="article:modified_time" content="2021-09-29T08:04:41.774Z">
<meta property="article:author" content="东">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/images/verilog/verilog%E5%9F%BA%E6%95%B0%E5%BD%A2%E5%BC%8F.png">


<link rel="canonical" href="http://example.com/2021/05/25/fpga/verilog/">



<script class="next-config" data-name="page" type="application/json">{&quot;sidebar&quot;:&quot;&quot;,&quot;isHome&quot;:false,&quot;isPost&quot;:true,&quot;lang&quot;:&quot;zh-CN&quot;,&quot;comments&quot;:true,&quot;permalink&quot;:&quot;http:&#x2F;&#x2F;example.com&#x2F;2021&#x2F;05&#x2F;25&#x2F;fpga&#x2F;verilog&#x2F;&quot;,&quot;path&quot;:&quot;2021&#x2F;05&#x2F;25&#x2F;fpga&#x2F;verilog&#x2F;&quot;,&quot;title&quot;:&quot;verilog&quot;}</script>

<script class="next-config" data-name="calendar" type="application/json">&quot;&quot;</script>
<title>verilog | 坚果博客</title><script src="/js/config.js"></script>
  




  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <h1 class="site-title">坚果博客</h1>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li>
        <li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li>
        <li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签<span class="badge">2</span></a></li>
        <li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类<span class="badge">2</span></a></li>
        <li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">35</span></a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E5%9F%BA%E7%A1%80"><span class="nav-text">1. 基础</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-1-%E5%B8%B8%E9%87%8F"><span class="nav-text">1.1 常量</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-2-%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="nav-text">1.2 数据类型</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A0%E7%BA%BF%E7%BD%91%E7%B1%BB%E5%9E%8B"><span class="nav-text">①线网类型</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A1%E5%AF%84%E5%AD%98%E5%99%A8%E5%9E%8B"><span class="nav-text">②寄存器型</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E9%80%BB%E8%BE%91%E5%8A%9F%E8%83%BD%E6%8F%8F%E8%BF%B0"><span class="nav-text">2 逻辑功能描述</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#2-1-%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1"><span class="nav-text">2.1 结构级建模</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A0%E5%A4%9A%E8%BE%93%E5%85%A5%E9%97%A8"><span class="nav-text">①多输入门</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A1%E5%A4%9A%E8%BE%93%E5%87%BA%E9%97%A8"><span class="nav-text">②多输出门</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A2%E4%B8%89%E6%80%81%E9%97%A8"><span class="nav-text">③三态门</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A3%E6%A1%88%E4%BE%8B1%E4%BA%8C%E9%80%89%E4%B8%80%E6%95%B0%E6%8D%AE%E9%80%89%E6%8B%A9%E5%99%A8"><span class="nav-text">④案例1二选一数据选择器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A3%E6%A1%88%E4%BE%8B2%E4%B8%80%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8"><span class="nav-text">④案例2一位全加器</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-2-%E6%95%B0%E6%8D%AE%E6%B5%81%E7%BA%A7%E5%BB%BA%E6%A8%A1"><span class="nav-text">2.2 数据流级建模</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A0%E8%BF%90%E7%AE%97%E7%AC%A6%E5%88%86%E7%B1%BB"><span class="nav-text">①运算符分类</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A1%E8%BF%90%E7%AE%97%E7%AC%A6%E4%BC%98%E5%85%88%E7%BA%A7"><span class="nav-text">②运算符优先级</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A2%E6%A1%88%E4%BE%8B1%E4%BA%8C%E9%80%89%E4%B8%80%E6%95%B0%E6%8D%AE%E9%80%89%E6%8B%A9%E5%99%A8"><span class="nav-text">③案例1二选一数据选择器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A3%E6%A1%88%E4%BE%8B2%E4%BA%8C%E7%BA%BF-%E5%9B%9B%E7%BA%BF%E8%AF%91%E7%A0%81%E5%99%A8"><span class="nav-text">④案例2二线-四线译码器</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-3-always%E8%A1%8C%E4%B8%BA%E7%BA%A7%E5%BB%BA%E6%A8%A1"><span class="nav-text">2.3 always行为级建模</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A0%E7%94%A8%E6%B3%95"><span class="nav-text">①用法</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A1%E5%88%86%E6%94%AF"><span class="nav-text">②分支</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A2-%E8%BF%87%E7%A8%8B%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="nav-text">③ 过程赋值语句</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A3-%E8%B0%83%E7%94%A8%E5%AD%90%E6%A8%A1%E5%9D%97%E5%B9%B6%E4%BF%AE%E6%94%B9%E5%80%BC"><span class="nav-text">④ 调用子模块并修改值</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A4-%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-text">⑤ 计数器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A5-%E5%88%86%E9%A2%91%E5%99%A8"><span class="nav-text">⑥ 分频器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A4-%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA%E5%BB%BA%E6%A8%A1"><span class="nav-text">⑤ 有限状态机建模</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E2%91%A5-%E5%9B%9B%E4%BD%8D%E6%98%BE%E7%A4%BA%E5%99%A8%E7%9A%84%E5%8A%A8%E6%80%81%E6%89%AB%E6%8F%8F%E6%8E%A7%E5%88%B6%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1"><span class="nav-text">⑥ 四位显示器的动态扫描控制电路设计</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E4%BB%BF%E7%9C%9F"><span class="nav-text">3. 仿真</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#3-1-%E4%B8%8E%E4%BB%BF%E7%9C%9F%E7%9B%B8%E5%85%B3%E7%9A%84%E7%B3%BB%E7%BB%9F%E4%BB%BB%E5%8A%A1"><span class="nav-text">3.1 与仿真相关的系统任务</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-1-%E4%BB%BB%E5%8A%A1"><span class="nav-text">3.1 任务</span></a></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">东</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">35</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">2</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">2</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



        </div>
      </div>
        <div class="back-to-top animated" role="button" aria-label="返回顶部">
          <i class="fa fa-arrow-up"></i>
          <span>0%</span>
        </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <a role="button" class="book-mark-link book-mark-link-fixed"></a>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/05/25/fpga/verilog/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="东">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="坚果博客">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          verilog
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2021-05-25 08:02:21" itemprop="dateCreated datePublished" datetime="2021-05-25T08:02:21+08:00">2021-05-25</time>
    </span>
      <span class="post-meta-item">
        <span class="post-meta-item-icon">
          <i class="far fa-calendar-check"></i>
        </span>
        <span class="post-meta-item-text">更新于</span>
        <time title="修改时间：2021-09-29 16:04:41" itemprop="dateModified" datetime="2021-09-29T16:04:41+08:00">2021-09-29</time>
      </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/fpga/" itemprop="url" rel="index"><span itemprop="name">fpga</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h2 id="1-基础"><a href="#1-基础" class="headerlink" title="1. 基础"></a>1. 基础</h2><ol>
<li>编译和综合时空白符被忽略</li>
<li>注释//和/**/</li>
<li>标识符由字母、数字、$和—组成，以字母或下划线开头</li>
<li>转义\</li>
<li>关键字都是小写</li>
<li>数值<ul>
<li>1</li>
<li>0</li>
<li>x</li>
<li>z</li>
</ul>
</li>
</ol>
<h3 id="1-1-常量"><a href="#1-1-常量" class="headerlink" title="1.1 常量"></a>1.1 常量</h3><span id="more"></span>
<ul>
<li>十进制两种表示方式：十进制数形式和带基数形式</li>
</ul>
<table>
<thead>
<tr>
<th align="center">整数型</th>
<th align="center">实数型</th>
</tr>
</thead>
<tbody><tr>
<td align="center"><img src="/images/verilog/verilog%E5%9F%BA%E6%95%B0%E5%BD%A2%E5%BC%8F.png" alt="my-logo.png" title="my-logo"></td>
<td align="center"><img src="/images/verilog/verilog%E5%AE%9E%E6%95%B0%E5%9E%8B1.png" alt="my-logo.png" title="my-logo"><img src="/images/verilog/verilog%E5%AE%9E%E6%95%B0%E5%9E%8B%E7%A7%91%E5%AD%A6%E8%AE%A1%E6%95%B0.png" alt="my-logo.png" title="my-logo"></td>
</tr>
</tbody></table>
<table>
<thead>
<tr>
<th align="center">字符串型</th>
<th align="center">符号常量</th>
</tr>
</thead>
<tbody><tr>
<td align="center"><img src="/images/verilog/verilog%E5%AD%97%E7%AC%A6%E4%B8%B2%E5%9E%8B.png" alt="my-logo.png" title="my-logo"></td>
<td align="center"><img src="/images/verilog/verilog%E7%AC%A6%E5%8F%B7%E5%B8%B8%E9%87%8F.png" alt="my-logo.png" title="my-logo"></td>
</tr>
</tbody></table>
<h3 id="1-2-数据类型"><a href="#1-2-数据类型" class="headerlink" title="1.2 数据类型"></a>1.2 数据类型</h3><ul>
<li>无符号数：线网、reg、无s的基数格式整数</li>
<li>有符号数：integer、有符号的reg、有符号的线网、十进制整数、有s的基数格式整数</li>
</ul>
<h4 id="①线网类型"><a href="#①线网类型" class="headerlink" title="①线网类型"></a>①线网类型</h4><ul>
<li>wire：型数据常用来表示用以assign关键字指定的组合逻辑信号<br><img src="/images/verilog/verilog%E7%BA%BF%E7%BD%91%E7%B1%BB%E5%9E%8B.png" alt="my-logo.png" title="my-logo"></li>
</ul>
<h4 id="②寄存器型"><a href="#②寄存器型" class="headerlink" title="②寄存器型"></a>②寄存器型</h4><p><img src="/images/verilog/verilog%E5%AF%84%E5%AD%98%E5%99%A8%E7%B1%BB%E5%9E%8B.png" alt="my-logo.png" title="my-logo"></p>
<ul>
<li>rege：定义寄存器数据类型</li>
<li>memory：对rege型变量建立数组</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> a          <span class="comment">//定义了一个1位的wire型数据</span></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] b;    <span class="comment">//定义了一个8位的wire型数据</span></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">4</span>:<span class="number">1</span>] c,d;  <span class="comment">//定义了二个4位的wire型数据</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> rega             <span class="comment">//定义了一个1位的reg型数据</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] regb;       <span class="comment">//定义了一个4位的reg型数据</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">4</span>:<span class="number">1</span>] regc,regd;  <span class="comment">//定义了二个4位的reg型数据</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> mema[n-<span class="number">1</span>:<span class="number">0</span>];     <span class="comment">//定义了由n个一位寄存器构成的存储器组</span></span><br></pre></td></tr></table></figure>

<h2 id="2-逻辑功能描述"><a href="#2-逻辑功能描述" class="headerlink" title="2 逻辑功能描述"></a>2 逻辑功能描述</h2><h3 id="2-1-结构级建模"><a href="#2-1-结构级建模" class="headerlink" title="2.1 结构级建模"></a>2.1 结构级建模</h3><h4 id="①多输入门"><a href="#①多输入门" class="headerlink" title="①多输入门"></a>①多输入门</h4><ul>
<li>只有单个输出，1个或多个输入<br><img src="/images/verilog/verilog%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1%E5%8E%9F%E8%AF%AD.png" alt="my-logo.png" title="my-logo"></li>
</ul>
<h4 id="②多输出门"><a href="#②多输出门" class="headerlink" title="②多输出门"></a>②多输出门</h4><ul>
<li>允许有多个输出，但只有一个输入（buf输入与输出相同，not相反）<br><img src="/images/verilog/verilog%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1%E5%A4%9A%E8%BE%93%E5%87%BA%E9%97%A8.png" alt="my-logo.png" title="my-logo"></li>
</ul>
<h4 id="③三态门"><a href="#③三态门" class="headerlink" title="③三态门"></a>③三态门</h4><ul>
<li>有一个输出，一个数据输入和一个控制输入</li>
<li>如果输入控制无效，三态门输出高阻态z<table>
<thead>
<tr>
<th align="center">元件模型</th>
<th align="center">实例引用</th>
</tr>
</thead>
<tbody><tr>
<td align="center"><img src="/images/verilog/verilog%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1%E4%B8%89%E6%80%81%E9%97%A8.png" alt="my-logo.png" title="my-logo"></td>
<td align="center"><img src="/images/verilog/verilog%E7%BB%93%E6%9E%84%E7%BA%A7%E5%BB%BA%E6%A8%A1%E4%B8%89%E6%80%81%E9%97%A8%E5%AE%9E%E4%BE%8B.png" alt="my-logo.png" title="my-logo"></td>
</tr>
</tbody></table>
</li>
</ul>
<table>
<thead>
<tr>
<th align="center">bufif1</th>
<th align="center">bufif1</th>
<th align="center">notif1</th>
<th align="center">notif0</th>
</tr>
</thead>
<tbody><tr>
<td align="center"><img src="/images/verilog/bufif1%E7%9C%9F%E5%80%BC%E8%A1%A8.png" alt="my-logo.png" title="my-logo"></td>
<td align="center"><img src="/images/verilog/bufif0%E7%9C%9F%E5%80%BC%E8%A1%A8.png" alt="my-logo.png" title="my-logo"></td>
<td align="center"><img src="/images/verilog/notif1%E7%9C%9F%E5%80%BC%E8%A1%A8.png" alt="my-logo.png" title="my-logo"></td>
<td align="center"><img src="/images/verilog/notif0%E7%9C%9F%E5%80%BC%E8%A1%A8.png" alt="my-logo.png" title="my-logo"></td>
</tr>
</tbody></table>
<h4 id="④案例1二选一数据选择器"><a href="#④案例1二选一数据选择器" class="headerlink" title="④案例1二选一数据选择器"></a>④案例1二选一数据选择器</h4><div class="tabs" id="jiegoujianmo1"><ul class="nav-tabs"><li class="tab active"><a href="#jiegoujianmo1-1">代码</a></li><li class="tab"><a href="#jiegoujianmo1-2">电路</a></li></ul><div class="tab-content"><div class="tab-pane active" id="jiegoujianmo1-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> <span class="number">_2</span>to1muxtri(a,b,sel,out)</span><br><span class="line">    <span class="keyword">input</span> a,b,sel;</span><br><span class="line">    <span class="keyword">output</span> out;</span><br><span class="line">    <span class="keyword">tri</span> out;</span><br><span class="line">    <span class="keyword">bufif1</span>(out,b,sel);</span><br><span class="line">    <span class="keyword">bufif0</span>(out,a,sel);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="jiegoujianmo1-2"><p><img src="/images/verilog/verilog%E7%BB%93%E6%9E%84%E5%BB%BA%E6%A8%A12%E9%80%891.png" alt="my-logo.png" title="my-logo"></p></div></div></div>

<h4 id="④案例2一位全加器"><a href="#④案例2一位全加器" class="headerlink" title="④案例2一位全加器"></a>④案例2一位全加器</h4><div class="tabs" id="jiegoujianmo2"><ul class="nav-tabs"><li class="tab active"><a href="#jiegoujianmo2-1">代码</a></li><li class="tab"><a href="#jiegoujianmo2-2">电路</a></li></ul><div class="tab-content"><div class="tab-pane active" id="jiegoujianmo2-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> addbit(a,b,ci,sum,co);</span><br><span class="line">    <span class="keyword">input</span> a,b,ci;</span><br><span class="line">    <span class="keyword">output</span> sum,co;</span><br><span class="line">    <span class="keyword">wire</span> a,b,ci,sum,co,n1,n2,n3;</span><br><span class="line">    <span class="keyword">xor</span> u0(n1,a,b)</span><br><span class="line">        u1(sum,n1,ci);</span><br><span class="line">    <span class="keyword">and</span> u2(n2,a,b)</span><br><span class="line">        u3(n3,n1,ci);</span><br><span class="line">    <span class="keyword">or</span>    (co,n2,n3);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="jiegoujianmo2-2"><p><img src="/images/verilog/verilog%E7%BB%93%E6%9E%84%E5%BB%BA%E6%A8%A11%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.png" alt="my-logo.png" title="my-logo"></p></div></div></div>



<h3 id="2-2-数据流级建模"><a href="#2-2-数据流级建模" class="headerlink" title="2.2 数据流级建模"></a>2.2 数据流级建模</h3><h4 id="①运算符分类"><a href="#①运算符分类" class="headerlink" title="①运算符分类"></a>①运算符分类</h4><table>
<thead>
<tr>
<th align="left">运算符分类</th>
<th align="center">所含运算符</th>
<th align="center">注意</th>
</tr>
</thead>
<tbody><tr>
<td align="left">算数运算符</td>
<td align="center">+，-，*，/，%，**</td>
<td align="center">算数运算某一位为x或z则整个表达式结果为x</td>
</tr>
<tr>
<td align="left">关系运算符</td>
<td align="center">&lt;，&gt;，&lt;=，&gt;=</td>
<td align="center">操作数中有一位x或z，则结果为x，若有一个操作数为无符号则其余当作无符号</td>
</tr>
<tr>
<td align="left">相等运算符</td>
<td align="center">==，!=，===，!==</td>
<td align="center">逻辑等若存在x或z则结果为x，全等只要对应位全一致则结果为1</td>
</tr>
<tr>
<td align="left">逻辑运算符</td>
<td align="center">&amp;&amp;，||，！</td>
<td align="center">若操作数有一位为x或z则结果为x</td>
</tr>
<tr>
<td align="left">位运算符</td>
<td align="center">~，&amp;，|，~^，^</td>
<td align="center">无</td>
</tr>
<tr>
<td align="left">缩位运算符</td>
<td align="center">&amp;，~&amp;，|，~|，^，^~</td>
<td align="center">从右到左一次对所有位进行运算，若某位为x，则结果为1位x</td>
</tr>
<tr>
<td align="left">移位运算符</td>
<td align="center">&lt;&lt;，&gt;&gt;，&lt;&lt;&lt;，&gt;&gt;&gt;</td>
<td align="center">若右侧的操作数为x或z则结果为x</td>
</tr>
<tr>
<td align="left">条件运算符</td>
<td align="center">?:</td>
<td align="center">若表达式为x或z则对两个结果进行逐位比较，若不等该位取x</td>
</tr>
<tr>
<td align="left">拼接和复制运算符</td>
<td align="center">{}，</td>
<td align="center">例子{n{A}}将A重复n次</td>
</tr>
</tbody></table>
<h4 id="②运算符优先级"><a href="#②运算符优先级" class="headerlink" title="②运算符优先级"></a>②运算符优先级</h4><p><img src="/images/verilog/%E8%BF%90%E7%AE%97%E7%AC%A6%E4%BC%98%E5%85%88%E7%BA%A7.png" alt="my-logo.png" title="my-logo"></p>
<h4 id="③案例1二选一数据选择器"><a href="#③案例1二选一数据选择器" class="headerlink" title="③案例1二选一数据选择器"></a>③案例1二选一数据选择器</h4><div class="tabs" id="数据流jianmo1"><ul class="nav-tabs"><li class="tab active"><a href="#数据流jianmo1-1">代码</a></li><li class="tab"><a href="#数据流jianmo1-2">电路</a></li></ul><div class="tab-content"><div class="tab-pane active" id="数据流jianmo1-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2x1_df(D0,D1,S,Y);</span><br><span class="line">    <span class="keyword">input</span> D0,D1,S;</span><br><span class="line">    <span class="keyword">output</span> Y;</span><br><span class="line">    <span class="keyword">assign</span> Y = S ? D1:D0;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="数据流jianmo1-2"><p><img src="/images/verilog/verilog%E7%BB%93%E6%9E%84%E5%BB%BA%E6%A8%A12%E9%80%891.png" alt="my-logo.png" title="my-logo"></p></div></div></div>

<h4 id="④案例2二线-四线译码器"><a href="#④案例2二线-四线译码器" class="headerlink" title="④案例2二线-四线译码器"></a>④案例2二线-四线译码器</h4><div class="tabs" id="数据流jianmo1"><ul class="nav-tabs"><li class="tab active"><a href="#数据流jianmo1-1">代码</a></li><li class="tab"><a href="#数据流jianmo1-2">电路</a></li></ul><div class="tab-content"><div class="tab-pane active" id="数据流jianmo1-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> decoder_df(A1,A0,E,Y);</span><br><span class="line">    <span class="keyword">input</span> A1,A0,E;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] Y;</span><br><span class="line">    <span class="keyword">assign</span> Y[<span class="number">0</span>] = ~(~A1 &amp; ~A0 &amp; ~E);</span><br><span class="line">    <span class="keyword">assign</span> Y[<span class="number">1</span>] = ~(~A1 &amp; A0 &amp; ~E);</span><br><span class="line">    <span class="keyword">assign</span> Y[<span class="number">2</span>] = ~(A1 &amp; ~A0 &amp; ~E);</span><br><span class="line">    <span class="keyword">assign</span> Y[<span class="number">3</span>] = ~(A1 &amp; A0 &amp; ~E);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="数据流jianmo1-2"><p><img src="/images/verilog/2%E7%BA%BF-4%E7%BA%BF%E8%AF%91%E7%A0%81%E5%99%A8.png" alt="my-logo.png" title="my-logo"></p></div></div></div>


<h3 id="2-3-always行为级建模"><a href="#2-3-always行为级建模" class="headerlink" title="2.3 always行为级建模"></a>2.3 always行为级建模</h3><h4 id="①用法"><a href="#①用法" class="headerlink" title="①用法"></a>①用法</h4><ul>
<li>敏感事件<ul>
<li>电平敏感事件</li>
<li>边沿敏感事件<ul>
<li>posedge(上升沿)</li>
<li>negedge(下降沿)</li>
<li>多个边沿敏感事件中，必须有一个事件是时钟事件，其余则是异步事件</li>
</ul>
</li>
<li>电平敏感事件和边沿敏感事件不能同时出现在敏感事件列表中</li>
</ul>
</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (事件控制表达式)<span class="comment">//always @ (A or B) </span></span><br><span class="line"><span class="keyword">begin</span>: 块名             <span class="comment">//always @ (A , B) </span></span><br><span class="line">                        <span class="comment">//always @ (*) </span></span><br><span class="line">...                     <span class="comment">//过程赋值语句左边必须是reg类型</span></span><br><span class="line"><span class="keyword">end</span>             </span><br></pre></td></tr></table></figure>
<h4 id="②分支"><a href="#②分支" class="headerlink" title="②分支"></a>②分支</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span>(rega)</span><br><span class="line">    常量: 语句;</span><br><span class="line">    <span class="keyword">default</span>: 语句;</span><br><span class="line"><span class="keyword">endcase</span></span><br><span class="line"><span class="comment">// casez 将z视为无关值  </span></span><br><span class="line"><span class="comment">// casex 将z和x都视为无关值</span></span><br></pre></td></tr></table></figure>



<h4 id="③-过程赋值语句"><a href="#③-过程赋值语句" class="headerlink" title="③ 过程赋值语句"></a>③ 过程赋值语句</h4><ul>
<li>阻塞</li>
<li>非阻塞</li>
<li>每个if或 else if都对应着一个异步事件，最后一个else对应着时钟事件</li>
</ul>
<h4 id="④-调用子模块并修改值"><a href="#④-调用子模块并修改值" class="headerlink" title="④ 调用子模块并修改值"></a>④ 调用子模块并修改值</h4><ul>
<li>直接修改参数引用<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 模块名 #(值) (端口) </span></span><br><span class="line">RegN32 <span class="variable">#(32) u0(Q)</span>;</span><br></pre></td></tr></table></figure></li>
<li>参数重新定义<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">regN u1(Q);</span><br><span class="line"><span class="keyword">defparam</span> u1<span class="variable">.n</span> = <span class="number">32</span>;</span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="⑤-计数器"><a href="#⑤-计数器" class="headerlink" title="⑤ 计数器"></a>⑤ 计数器</h4><h4 id="⑥-分频器"><a href="#⑥-分频器" class="headerlink" title="⑥ 分频器"></a>⑥ 分频器</h4><h4 id="⑤-有限状态机建模"><a href="#⑤-有限状态机建模" class="headerlink" title="⑤ 有限状态机建模"></a>⑤ 有限状态机建模</h4><ul>
<li><p>Moore 型状态机</p>
<div class="tabs" id="fourth-morre"><ul class="nav-tabs"><li class="tab active"><a href="#fourth-morre-1">代码</a></li><li class="tab"><a href="#fourth-morre-2">状态图</a></li></ul><div class="tab-content"><div class="tab-pane active" id="fourth-morre-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Moore_Model (</span><br><span class="line">    <span class="keyword">input</span> A, CP, CLR, <span class="comment">//输入端口</span></span><br><span class="line">    <span class="keyword">output</span> Y <span class="comment">//输出端口</span></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state; <span class="comment">//中间变量</span></span><br><span class="line">    <span class="comment">//用参数定义状态</span></span><br><span class="line">    <span class="keyword">parameter</span> S0=<span class="number">2</span>’b00, S1=<span class="number">2</span>’b01；</span><br><span class="line">    <span class="keyword">parameter</span> S2=<span class="number">2</span>’b10, S3=<span class="number">2</span>’b11;</span><br><span class="line">    <span class="keyword">always</span> @( <span class="keyword">posedge</span> CP, <span class="keyword">negedge</span> CLR) </span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!CLR)  state &lt;=S0;   <span class="comment">//复位</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">case</span>(state)</span><br><span class="line">                S0: <span class="keyword">begin</span> state = (A==<span class="number">1</span>)? S1: S0; <span class="keyword">end</span></span><br><span class="line">                S1: <span class="keyword">begin</span> state = (A==<span class="number">1</span>)? S2: S1; <span class="keyword">end</span></span><br><span class="line">                S2: <span class="keyword">begin</span> state = (A==<span class="number">1</span>)? S3: S2; <span class="keyword">end</span></span><br><span class="line">                S3: <span class="keyword">begin</span> state = (A==<span class="number">1</span>)? S0: S3; <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> Y = (state ==S3);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="fourth-morre-2"><p><img src="/images/verilog/Moore%E7%8A%B6%E6%80%81%E6%9C%BA%E5%BB%BA%E6%A8%A1%E5%9B%BE.png" alt="my-logo.png" title="my-logo"></p></div></div></div></li>
<li><p>Mealy 型状态机</p>
</li>
</ul>
<div class="tabs" id="fourth-mealy"><ul class="nav-tabs"><li class="tab active"><a href="#fourth-mealy-1">代码</a></li><li class="tab"><a href="#fourth-mealy-2">状态图</a></li></ul><div class="tab-content"><div class="tab-pane active" id="fourth-mealy-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Mealy_Model ( A, CLR, CP, Y);</span><br><span class="line">    <span class="keyword">input</span> A, CP, CLR; <span class="comment">//输入端口</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> Y; <span class="comment">//输出端口</span></span><br><span class="line">    <span class="comment">//中间变量</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] current_state, next_state;</span><br><span class="line">    <span class="comment">//用参数定义状态</span></span><br><span class="line">    <span class="keyword">parameter</span> S0=<span class="number">2</span>’b00, S1=<span class="number">2</span>’b01, S2=<span class="number">2</span>’b11;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> CP，<span class="keyword">negedge</span> CLR)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!CLR)</span><br><span class="line">        current_state &lt;=S0; <span class="comment">//复位</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        current_state &lt;= next_state; <span class="comment">//状态转换</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(current_state，A)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(current_state)</span><br><span class="line">            Y = <span class="number">0</span>; <span class="comment">//电路输出</span></span><br><span class="line">            S0: <span class="keyword">begin</span> next_state = (A==<span class="number">1</span>)? S1: S0; <span class="keyword">end</span></span><br><span class="line">            S1: <span class="keyword">begin</span> next_state = (A==<span class="number">1</span>)? S2: S0; <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">if</span> (A==<span class="number">1</span>)</span><br><span class="line">                    <span class="keyword">begin</span> next_state = S2; <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    <span class="keyword">begin</span> Y = <span class="number">1</span>; next_state = S0; <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span> next_state =S0; <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="fourth-mealy-2"><p><img src="/images/verilog/Mealy%E7%8A%B6%E6%80%81%E6%9C%BA%E5%BB%BA%E6%A8%A1%E5%9B%BE.png" alt="my-logo.png" title="my-logo"></p></div></div></div>

<h4 id="⑥-四位显示器的动态扫描控制电路设计"><a href="#⑥-四位显示器的动态扫描控制电路设计" class="headerlink" title="⑥ 四位显示器的动态扫描控制电路设计"></a>⑥ 四位显示器的动态扫描控制电路设计</h4><h2 id="3-仿真"><a href="#3-仿真" class="headerlink" title="3. 仿真"></a>3. 仿真</h2><h3 id="3-1-与仿真相关的系统任务"><a href="#3-1-与仿真相关的系统任务" class="headerlink" title="3.1 与仿真相关的系统任务"></a>3.1 与仿真相关的系统任务</h3><ul>
<li>$display 自动换行</li>
<li>$write 不自动换行 </li>
<li>$monitor 信号改变值就打印<ul>
<li>$monitoron和$monitoronoff</li>
</ul>
</li>
<li>$strobe 当前所有的赋值语句都执行完才输出</li>
<li>$time  64位整数的形式返回仿真时间</li>
<li>$realtime 实数形式</li>
<li>$finish 结束仿真（可传参）<ul>
<li>0不输出任何信息</li>
<li>1给出仿真时间和位置</li>
<li>2 给出时间和位置，同时还有所有memory及CPU时间的统计</li>
</ul>
</li>
<li>$stop</li>
<li>$random</li>
</ul>
<h3 id="3-1-任务"><a href="#3-1-任务" class="headerlink" title="3.1 任务"></a>3.1 任务</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">task&lt;任务名&gt;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">endtask</span><br></pre></td></tr></table></figure>
<p><img src="/images/verilog/%E4%BB%BB%E5%8A%A1%E6%B3%A8%E6%84%8F.png" alt="my-logo.png" title="my-logo"></p>

    </div>

    
    
    

    <footer class="post-footer">

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2021/05/24/fpga/%E6%95%B0%E7%94%B5/" rel="prev" title="数电">
                  <i class="fa fa-chevron-left"></i> 数电
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2021/05/25/fpga/c_c++/" rel="next" title="c_c++">
                  c_c++ <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>





<script src="/js/comments.js"></script>
</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">东</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <script size="300" alpha="0.6" zIndex="-1" src="https://cdn.jsdelivr.net/npm/ribbon.js@1.0.2/dist/ribbon.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/next-boot.js"></script><script src="/js/bookmark.js"></script>

  
<script src="/js/third-party/search/local-search.js"></script>





  <script class="next-config" data-name="nprogress" type="application/json">{&quot;enable&quot;:true,&quot;spinner&quot;:true}</script>
  <script src="/js/third-party/nprogress.js"></script>

  





</body>
</html>
