<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>RocketLogger: pwm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RocketLogger
   &#160;<span id="projectnumber">1.1.4</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwm_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pwm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;errno.h&gt;</code><br />
<code>#include &lt;fcntl.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdio.h&gt;</code><br />
<code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;sys/mman.h&gt;</code><br />
<code>#include &lt;sys/stat.h&gt;</code><br />
<code>#include &lt;unistd.h&gt;</code><br />
<code>#include &quot;<a class="el" href="log_8h_source.html">log.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="types_8h_source.html">types.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for pwm.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="pwm_8h__incl.png" border="0" usemap="#pwm_8h" alt=""/></div>
<map name="pwm_8h" id="pwm_8h">
<area shape="rect" id="node10" href="log_8h.html" title="log.h" alt="" coords="334,80,385,107"/>
<area shape="rect" id="node11" href="types_8h.html" title="types.h" alt="" coords="787,155,852,181"/>
</map>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="pwm_8h__dep__incl.png" border="0" usemap="#pwm_8hdep" alt=""/></div>
<map name="pwm_8hdep" id="pwm_8hdep">
<area shape="rect" id="node2" href="rl__hw_8h.html" title="rl_hw.h" alt="" coords="239,80,303,107"/>
<area shape="rect" id="node11" href="pwm_8c.html" title="pwm.c" alt="" coords="327,80,388,107"/>
<area shape="rect" id="node3" href="rl__lib_8h.html" title="rl_lib.h" alt="" coords="198,155,258,181"/>
<area shape="rect" id="node10" href="rl__hw_8c.html" title="rl_hw.c" alt="" coords="283,155,347,181"/>
<area shape="rect" id="node4" href="rl__util_8h.html" title="rl_util.h" alt="" coords="161,229,225,256"/>
<area shape="rect" id="node6" href="rl__server_8c.html" title="rl_server.c" alt="" coords="5,304,88,331"/>
<area shape="rect" id="node8" href="rocketlogger_8c.html" title="rocketlogger.c" alt="" coords="296,304,400,331"/>
<area shape="rect" id="node9" href="rl__lib_8c.html" title="rl_lib.c" alt="" coords="301,229,361,256"/>
<area shape="rect" id="node5" href="lib__util_8c.html" title="lib_util.c" alt="" coords="113,304,183,331"/>
<area shape="rect" id="node7" href="rl__util_8c.html" title="rl_util.c" alt="" coords="208,304,272,331"/>
</map>
</div>
</div>
<p><a href="pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac9212e1dabfdd223888292556c5056c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac9212e1dabfdd223888292556c5056c0">PWMSS0_BASE</a>&#160;&#160;&#160;0x48300000</td></tr>
<tr class="memdesc:ac9212e1dabfdd223888292556c5056c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMSS0 register base address.  <a href="#ac9212e1dabfdd223888292556c5056c0">More...</a><br /></td></tr>
<tr class="separator:ac9212e1dabfdd223888292556c5056c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc6cdd5e33d9a1e8043c4a0c47911a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a1cc6cdd5e33d9a1e8043c4a0c47911a7">PWMSS1_BASE</a>&#160;&#160;&#160;0x48302000</td></tr>
<tr class="memdesc:a1cc6cdd5e33d9a1e8043c4a0c47911a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMSS1 register base address.  <a href="#a1cc6cdd5e33d9a1e8043c4a0c47911a7">More...</a><br /></td></tr>
<tr class="separator:a1cc6cdd5e33d9a1e8043c4a0c47911a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af105253c05dc7b4d5a34869da42ced48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:af105253c05dc7b4d5a34869da42ced48"><td class="mdescLeft">&#160;</td><td class="mdescRight">EPWM module register offset.  <a href="#af105253c05dc7b4d5a34869da42ced48">More...</a><br /></td></tr>
<tr class="separator:af105253c05dc7b4d5a34869da42ced48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9d8c9f7959cfe8d93e89e30730949c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a9c9d8c9f7959cfe8d93e89e30730949c">PWM_SIZE</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr class="memdesc:a9c9d8c9f7959cfe8d93e89e30730949c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of PWM register memory.  <a href="#a9c9d8c9f7959cfe8d93e89e30730949c">More...</a><br /></td></tr>
<tr class="separator:a9c9d8c9f7959cfe8d93e89e30730949c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3989c282ed47373a9397f6ed9a1a122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae3989c282ed47373a9397f6ed9a1a122">TBCTL</a>&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x0) / sizeof(uint16_t)</td></tr>
<tr class="memdesc:ae3989c282ed47373a9397f6ed9a1a122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter control register offset.  <a href="#ae3989c282ed47373a9397f6ed9a1a122">More...</a><br /></td></tr>
<tr class="separator:ae3989c282ed47373a9397f6ed9a1a122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f55b1a9af6e4a570409f2df0bb1a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a87f55b1a9af6e4a570409f2df0bb1a68">TBPRD</a>&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0xA) / sizeof(uint16_t)</td></tr>
<tr class="memdesc:a87f55b1a9af6e4a570409f2df0bb1a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Period register offset.  <a href="#a87f55b1a9af6e4a570409f2df0bb1a68">More...</a><br /></td></tr>
<tr class="separator:a87f55b1a9af6e4a570409f2df0bb1a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b79a67eb9c639458d1c92d7ce7f4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a12b79a67eb9c639458d1c92d7ce7f4a2">CMPA</a>&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x12) / sizeof(uint16_t)</td></tr>
<tr class="memdesc:a12b79a67eb9c639458d1c92d7ce7f4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare register A offset.  <a href="#a12b79a67eb9c639458d1c92d7ce7f4a2">More...</a><br /></td></tr>
<tr class="separator:a12b79a67eb9c639458d1c92d7ce7f4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fb4b058d48bdbb70bb994af206de2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a51fb4b058d48bdbb70bb994af206de2c">CMPB</a>&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x14) / sizeof(uint16_t)</td></tr>
<tr class="memdesc:a51fb4b058d48bdbb70bb994af206de2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare register B offset.  <a href="#a51fb4b058d48bdbb70bb994af206de2c">More...</a><br /></td></tr>
<tr class="separator:a51fb4b058d48bdbb70bb994af206de2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca17a44aeeb98b850884c3a1af662ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a8ca17a44aeeb98b850884c3a1af662ba">AQCTLA</a>&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x16) / sizeof(uint16_t)</td></tr>
<tr class="memdesc:a8ca17a44aeeb98b850884c3a1af662ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Action qualifier register offset.  <a href="#a8ca17a44aeeb98b850884c3a1af662ba">More...</a><br /></td></tr>
<tr class="separator:a8ca17a44aeeb98b850884c3a1af662ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65d715a229b2d2430f66997fba74eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac65d715a229b2d2430f66997fba74eb7">AQCTLB</a>&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x18) / sizeof(uint16_t)</td></tr>
<tr class="memdesc:ac65d715a229b2d2430f66997fba74eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Action qualifier register B offset.  <a href="#ac65d715a229b2d2430f66997fba74eb7">More...</a><br /></td></tr>
<tr class="separator:ac65d715a229b2d2430f66997fba74eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79be82bc0a269856fa52e019240c6cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a79be82bc0a269856fa52e019240c6cdb">TBCTL_DEFAULT</a>&#160;&#160;&#160;0xC000</td></tr>
<tr class="memdesc:a79be82bc0a269856fa52e019240c6cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default counter value (see AM335x_TR)  <a href="#a79be82bc0a269856fa52e019240c6cdb">More...</a><br /></td></tr>
<tr class="separator:a79be82bc0a269856fa52e019240c6cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38d816c7cd1daa7970342a426622e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab38d816c7cd1daa7970342a426622e23">UP_DOWN_COUNT</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="memdesc:ab38d816c7cd1daa7970342a426622e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Up-down counting.  <a href="#ab38d816c7cd1daa7970342a426622e23">More...</a><br /></td></tr>
<tr class="separator:ab38d816c7cd1daa7970342a426622e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1bdade229f7f07cae1d6f94434d4ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac1bdade229f7f07cae1d6f94434d4ab3">PRESCALE2</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="memdesc:ac1bdade229f7f07cae1d6f94434d4ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter prescale 2.  <a href="#ac1bdade229f7f07cae1d6f94434d4ab3">More...</a><br /></td></tr>
<tr class="separator:ac1bdade229f7f07cae1d6f94434d4ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4bd0b9ce34b2769e57c18dd7bb83af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a7f4bd0b9ce34b2769e57c18dd7bb83af">RWC_AQ_A</a>&#160;&#160;&#160;0x0060</td></tr>
<tr class="memdesc:a7f4bd0b9ce34b2769e57c18dd7bb83af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Action qualifier A value for latch reset (see AM335x_TR)  <a href="#a7f4bd0b9ce34b2769e57c18dd7bb83af">More...</a><br /></td></tr>
<tr class="separator:a7f4bd0b9ce34b2769e57c18dd7bb83af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6adbb1b5c3e5c203cb184e7dee3727a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ae6adbb1b5c3e5c203cb184e7dee3727a">RWC_AQ_B</a>&#160;&#160;&#160;0x0900</td></tr>
<tr class="memdesc:ae6adbb1b5c3e5c203cb184e7dee3727a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Action qualifier B value for latch reset (see AM335x_TR)  <a href="#ae6adbb1b5c3e5c203cb184e7dee3727a">More...</a><br /></td></tr>
<tr class="separator:ae6adbb1b5c3e5c203cb184e7dee3727a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766c50c3cc7b1f10ba8577ee9db48023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a766c50c3cc7b1f10ba8577ee9db48023">PULSE_WIDTH</a>&#160;&#160;&#160;0.1</td></tr>
<tr class="memdesc:a766c50c3cc7b1f10ba8577ee9db48023"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latch reset pulse width (part of sampling period)  <a href="#a766c50c3cc7b1f10ba8577ee9db48023">More...</a><br /></td></tr>
<tr class="separator:a766c50c3cc7b1f10ba8577ee9db48023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05a798afd72aac947f417e1dab73c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab05a798afd72aac947f417e1dab73c87">MARGIN</a>&#160;&#160;&#160;0.1</td></tr>
<tr class="memdesc:ab05a798afd72aac947f417e1dab73c87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latch reset period margin.  <a href="#ab05a798afd72aac947f417e1dab73c87">More...</a><br /></td></tr>
<tr class="separator:ab05a798afd72aac947f417e1dab73c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a58119ded52a5db035161e37323eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a90a58119ded52a5db035161e37323eda">PWM_PERIOD_SCALE</a></td></tr>
<tr class="memdesc:a90a58119ded52a5db035161e37323eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latch reset period scaling factor.  <a href="#a90a58119ded52a5db035161e37323eda">More...</a><br /></td></tr>
<tr class="separator:a90a58119ded52a5db035161e37323eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31654a6d4b773153a0468a9fcb78bbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a31654a6d4b773153a0468a9fcb78bbec">ADC_CLOCK_PERIOD</a>&#160;&#160;&#160;48</td></tr>
<tr class="memdesc:a31654a6d4b773153a0468a9fcb78bbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC master clock period in ns.  <a href="#a31654a6d4b773153a0468a9fcb78bbec">More...</a><br /></td></tr>
<tr class="separator:a31654a6d4b773153a0468a9fcb78bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682098a016ff6ee8b5c6ed4e51d6593f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a682098a016ff6ee8b5c6ed4e51d6593f">ADC_AQ</a>&#160;&#160;&#160;0x0025</td></tr>
<tr class="memdesc:a682098a016ff6ee8b5c6ed4e51d6593f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Action qualifier value for ADC clock (see AM335x_TR)  <a href="#a682098a016ff6ee8b5c6ed4e51d6593f">More...</a><br /></td></tr>
<tr class="separator:a682098a016ff6ee8b5c6ed4e51d6593f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ab3e9ec444bb0993ad76410d52dadb5e2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ab3e9ec444bb0993ad76410d52dadb5e2">pwm_setup</a> (void)</td></tr>
<tr class="separator:ab3e9ec444bb0993ad76410d52dadb5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c01892b173514bb9feecfa91b0f77a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a84c01892b173514bb9feecfa91b0f77a">pwm_close</a> (void)</td></tr>
<tr class="separator:a84c01892b173514bb9feecfa91b0f77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29eb441615de83b0a03ccb4a9bbd6a0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#ac29eb441615de83b0a03ccb4a9bbd6a0">pwm_setup_range_clock</a> (int sample_rate)</td></tr>
<tr class="separator:ac29eb441615de83b0a03ccb4a9bbd6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d1397613a39018de4e3b7013c4fa43"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm_8h.html#a80d1397613a39018de4e3b7013c4fa43">pwm_setup_adc_clock</a> (void)</td></tr>
<tr class="separator:a80d1397613a39018de4e3b7013c4fa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a682098a016ff6ee8b5c6ed4e51d6593f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_AQ&#160;&#160;&#160;0x0025</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Action qualifier value for ADC clock (see AM335x_TR) </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00102">102</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00115">pwm_setup_adc_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a31654a6d4b773153a0468a9fcb78bbec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_PERIOD&#160;&#160;&#160;48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC master clock period in ns. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00100">100</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00115">pwm_setup_adc_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ca17a44aeeb98b850884c3a1af662ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AQCTLA&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x16) / sizeof(uint16_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Action qualifier register offset. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00069">69</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00115">pwm_setup_adc_clock()</a>, and <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="ac65d715a229b2d2430f66997fba74eb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AQCTLB&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x18) / sizeof(uint16_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Action qualifier register B offset. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00071">71</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a12b79a67eb9c639458d1c92d7ce7f4a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMPA&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x12) / sizeof(uint16_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare register A offset. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00065">65</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00115">pwm_setup_adc_clock()</a>, and <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a51fb4b058d48bdbb70bb994af206de2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMPB&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x14) / sizeof(uint16_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare register B offset. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00067">67</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="af105253c05dc7b4d5a34869da42ced48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EPWM_OFFSET&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EPWM module register offset. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00053">53</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab05a798afd72aac947f417e1dab73c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MARGIN&#160;&#160;&#160;0.1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Latch reset period margin. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00091">91</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1bdade229f7f07cae1d6f94434d4ab3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRESCALE2&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter prescale 2. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00079">79</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a766c50c3cc7b1f10ba8577ee9db48023"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PULSE_WIDTH&#160;&#160;&#160;0.1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Latch reset pulse width (part of sampling period) </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00089">89</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a90a58119ded52a5db035161e37323eda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_PERIOD_SCALE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">50000000 *                                                                 \</div><div class="line">        (1 + <a class="code" href="pwm_8h.html#a766c50c3cc7b1f10ba8577ee9db48023">PULSE_WIDTH</a> + <a class="code" href="pwm_8h.html#ab05a798afd72aac947f417e1dab73c87">MARGIN</a>)</div><div class="ttc" id="pwm_8h_html_ab05a798afd72aac947f417e1dab73c87"><div class="ttname"><a href="pwm_8h.html#ab05a798afd72aac947f417e1dab73c87">MARGIN</a></div><div class="ttdeci">#define MARGIN</div><div class="ttdoc">Latch reset period margin. </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00091">pwm.h:91</a></div></div>
<div class="ttc" id="pwm_8h_html_a766c50c3cc7b1f10ba8577ee9db48023"><div class="ttname"><a href="pwm_8h.html#a766c50c3cc7b1f10ba8577ee9db48023">PULSE_WIDTH</a></div><div class="ttdeci">#define PULSE_WIDTH</div><div class="ttdoc">Latch reset pulse width (part of sampling period) </div><div class="ttdef"><b>Definition:</b> <a href="pwm_8h_source.html#l00089">pwm.h:89</a></div></div>
</div><!-- fragment -->
<p>Latch reset period scaling factor. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00093">93</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a9c9d8c9f7959cfe8d93e89e30730949c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SIZE&#160;&#160;&#160;0x00000FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of PWM register memory. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00057">57</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00080">pwm_close()</a>, and <a class="el" href="pwm_8c_source.html#l00046">pwm_setup()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9212e1dabfdd223888292556c5056c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMSS0_BASE&#160;&#160;&#160;0x48300000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMSS0 register base address. </p>
<p>Copyright (c) 2016-2018, Swiss Federal Institute of Technology (ETH Zurich) All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00049">49</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00046">pwm_setup()</a>.</p>

</div>
</div>
<a class="anchor" id="a1cc6cdd5e33d9a1e8043c4a0c47911a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMSS1_BASE&#160;&#160;&#160;0x48302000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMSS1 register base address. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00051">51</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00046">pwm_setup()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f4bd0b9ce34b2769e57c18dd7bb83af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RWC_AQ_A&#160;&#160;&#160;0x0060</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Action qualifier A value for latch reset (see AM335x_TR) </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00083">83</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6adbb1b5c3e5c203cb184e7dee3727a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RWC_AQ_B&#160;&#160;&#160;0x0900</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Action qualifier B value for latch reset (see AM335x_TR) </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00085">85</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="ae3989c282ed47373a9397f6ed9a1a122"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCTL&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0x0) / sizeof(uint16_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter control register offset. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00061">61</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00115">pwm_setup_adc_clock()</a>, and <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a79be82bc0a269856fa52e019240c6cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCTL_DEFAULT&#160;&#160;&#160;0xC000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default counter value (see AM335x_TR) </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00075">75</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00115">pwm_setup_adc_clock()</a>, and <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="a87f55b1a9af6e4a570409f2df0bb1a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBPRD&#160;&#160;&#160;(<a class="el" href="pwm_8h.html#af105253c05dc7b4d5a34869da42ced48">EPWM_OFFSET</a> + 0xA) / sizeof(uint16_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Period register offset. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00063">63</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00115">pwm_setup_adc_clock()</a>, and <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<a class="anchor" id="ab38d816c7cd1daa7970342a426622e23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UP_DOWN_COUNT&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Up-down counting. </p>

<p>Definition at line <a class="el" href="pwm_8h_source.html#l00077">77</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

<p>Referenced by <a class="el" href="pwm_8c_source.html#l00094">pwm_setup_range_clock()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a84c01892b173514bb9feecfa91b0f77a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pwm_close </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unmap PWM registers from user space </p>

<p>Definition at line <a class="el" href="pwm_8c_source.html#l00080">80</a> of file <a class="el" href="pwm_8c_source.html">pwm.c</a>.</p>

<p>References <a class="el" href="pwm_8c_source.html#l00035">mem_fd</a>, <a class="el" href="pwm_8h_source.html#l00057">PWM_SIZE</a>, <a class="el" href="pwm_8c_source.html#l00037">pwmss0_regs</a>, and <a class="el" href="pwm_8c_source.html#l00039">pwmss1_regs</a>.</p>

<p>Referenced by <a class="el" href="rl__hw_8c_source.html#l00092">hw_close()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3e9ec444bb0993ad76410d52dadb5e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int pwm_setup </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Map PWM registers into user space (on <a class="el" href="pwm_8c.html#a885205ea0b70e1313609a0045231639e">pwmss0_regs</a> and <a class="el" href="pwm_8c.html#a1871aad89670f4177a7da1163f3fed28">pwmss1_regs</a> pointer) </p><dl class="section return"><dt>Returns</dt><dd><a class="el" href="types_8h.html#aa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a> in case of success, <a class="el" href="types_8h.html#a6d58f9ac447476b4e084d7ca383f5183">FAILURE</a> otherwise </dd></dl>

<p>Definition at line <a class="el" href="pwm_8c_source.html#l00046">46</a> of file <a class="el" href="pwm_8c_source.html">pwm.c</a>.</p>

<p>References <a class="el" href="types_8h_source.html#l00200">ERROR</a>, <a class="el" href="types_8h_source.html#l00078">FAILURE</a>, <a class="el" href="pwm_8c_source.html#l00035">mem_fd</a>, <a class="el" href="pwm_8h_source.html#l00057">PWM_SIZE</a>, <a class="el" href="pwm_8h_source.html#l00049">PWMSS0_BASE</a>, <a class="el" href="pwm_8c_source.html#l00037">pwmss0_regs</a>, <a class="el" href="pwm_8h_source.html#l00051">PWMSS1_BASE</a>, <a class="el" href="pwm_8c_source.html#l00039">pwmss1_regs</a>, <a class="el" href="log_8c_source.html#l00039">rl_log()</a>, and <a class="el" href="types_8h_source.html#l00075">SUCCESS</a>.</p>

<p>Referenced by <a class="el" href="rl__hw_8c_source.html#l00040">hw_init()</a>.</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="pwm_8h_ab3e9ec444bb0993ad76410d52dadb5e2_cgraph.png" border="0" usemap="#pwm_8h_ab3e9ec444bb0993ad76410d52dadb5e2_cgraph" alt=""/></div>
<map name="pwm_8h_ab3e9ec444bb0993ad76410d52dadb5e2_cgraph" id="pwm_8h_ab3e9ec444bb0993ad76410d52dadb5e2_cgraph">
<area shape="rect" id="node2" href="log_8c.html#a03a4554bb48a96130b86f2c14b23f515" title="rl_log" alt="" coords="143,5,196,32"/>
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a80d1397613a39018de4e3b7013c4fa43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pwm_setup_adc_clock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup PWMSS0 for ADC master clock </p>

<p>Definition at line <a class="el" href="pwm_8c_source.html#l00115">115</a> of file <a class="el" href="pwm_8c_source.html">pwm.c</a>.</p>

<p>References <a class="el" href="pwm_8h_source.html#l00102">ADC_AQ</a>, <a class="el" href="pwm_8h_source.html#l00100">ADC_CLOCK_PERIOD</a>, <a class="el" href="pwm_8h_source.html#l00069">AQCTLA</a>, <a class="el" href="pwm_8h_source.html#l00065">CMPA</a>, <a class="el" href="pwm_8c_source.html#l00037">pwmss0_regs</a>, <a class="el" href="pwm_8h_source.html#l00061">TBCTL</a>, <a class="el" href="pwm_8h_source.html#l00075">TBCTL_DEFAULT</a>, and <a class="el" href="pwm_8h_source.html#l00063">TBPRD</a>.</p>

<p>Referenced by <a class="el" href="rl__hw_8c_source.html#l00040">hw_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac29eb441615de83b0a03ccb4a9bbd6a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pwm_setup_range_clock </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sample_rate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup PWMSS1 for range latch reset clock </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">sample_rate</td><td>ADC sampling rate in Sps </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="pwm_8c_source.html#l00094">94</a> of file <a class="el" href="pwm_8c_source.html">pwm.c</a>.</p>

<p>References <a class="el" href="pwm_8h_source.html#l00069">AQCTLA</a>, <a class="el" href="pwm_8h_source.html#l00071">AQCTLB</a>, <a class="el" href="pwm_8h_source.html#l00065">CMPA</a>, <a class="el" href="pwm_8h_source.html#l00067">CMPB</a>, <a class="el" href="pwm_8h_source.html#l00079">PRESCALE2</a>, <a class="el" href="pwm_8h_source.html#l00089">PULSE_WIDTH</a>, <a class="el" href="pwm_8h_source.html#l00093">PWM_PERIOD_SCALE</a>, <a class="el" href="pwm_8c_source.html#l00039">pwmss1_regs</a>, <a class="el" href="pwm_8h_source.html#l00083">RWC_AQ_A</a>, <a class="el" href="pwm_8h_source.html#l00085">RWC_AQ_B</a>, <a class="el" href="pwm_8h_source.html#l00061">TBCTL</a>, <a class="el" href="pwm_8h_source.html#l00075">TBCTL_DEFAULT</a>, <a class="el" href="pwm_8h_source.html#l00063">TBPRD</a>, and <a class="el" href="pwm_8h_source.html#l00077">UP_DOWN_COUNT</a>.</p>

<p>Referenced by <a class="el" href="rl__hw_8c_source.html#l00040">hw_init()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="pwm_8h.html">pwm.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
