From bb19e3e08f4e3bb1ca615d6e874bc07ca0a21eb4 Mon Sep 17 00:00:00 2001
From: Razvan Stefanescu <razvan.stefanescu@nxp.com>
Date: Fri, 22 Jun 2018 15:49:59 +0300
Subject: [PATCH 196/706] net: mscc: Remove unavailable regs from header file

Signed-off-by: Razvan Stefanescu <razvan.stefanescu@nxp.com>
(cherry picked from commit 52c95a44eb98dcbd988d573b7562e8d64d5351c2)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 drivers/net/ethernet/mscc/ocelot.h | 58 +++++++++++++++---------------
 1 file changed, 29 insertions(+), 29 deletions(-)

diff --git a/drivers/net/ethernet/mscc/ocelot.h b/drivers/net/ethernet/mscc/ocelot.h
index 1a51027b3523..f78590c78d6b 100644
--- a/drivers/net/ethernet/mscc/ocelot.h
+++ b/drivers/net/ethernet/mscc/ocelot.h
@@ -74,7 +74,7 @@ enum ocelot_target {
 enum ocelot_reg {
 	ANA_ADVLEARN = ANA << TARGET_OFFSET,
 	ANA_VLANMASK,
-	ANA_PORT_B_DOMAIN,
+//	ANA_PORT_B_DOMAIN,
 	ANA_ANAGEFIL,
 	ANA_ANEVENTS,
 	ANA_STORMLIMIT_BURST,
@@ -144,22 +144,22 @@ enum ocelot_reg {
 	ANA_PORT_PTP_DLY2_CFG,
 	ANA_PORT_SFID_CFG,
 	ANA_PFC_PFC_CFG,
-	ANA_PFC_PFC_TIMER,
-	ANA_IPT_OAM_MEP_CFG,
-	ANA_IPT_IPT,
-	ANA_PPT_PPT,
-	ANA_FID_MAP_FID_MAP,
+//	ANA_PFC_PFC_TIMER,
+//	ANA_IPT_OAM_MEP_CFG,
+//	ANA_IPT_IPT,
+//	ANA_PPT_PPT,
+//	ANA_FID_MAP_FID_MAP,
 	ANA_AGGR_CFG,
 	ANA_CPUQ_CFG,
-	ANA_CPUQ_CFG2,
+//	ANA_CPUQ_CFG2,
 	ANA_CPUQ_8021_CFG,
 	ANA_DSCP_CFG,
 	ANA_DSCP_REWR_CFG,
 	ANA_VCAP_RNG_TYPE_CFG,
 	ANA_VCAP_RNG_VAL_CFG,
-	ANA_VRAP_CFG,
-	ANA_VRAP_HDR_DATA,
-	ANA_VRAP_HDR_MASK,
+//	ANA_VRAP_CFG,
+//	ANA_VRAP_HDR_DATA,
+//	ANA_VRAP_HDR_MASK,
 	ANA_DISCARD_CFG,
 	ANA_FID_CFG,
 	ANA_POL_PIR_CFG,
@@ -167,10 +167,10 @@ enum ocelot_reg {
 	ANA_POL_MODE_CFG,
 	ANA_POL_PIR_STATE,
 	ANA_POL_CIR_STATE,
-	ANA_POL_STATE,
+//	ANA_POL_STATE,
 	ANA_POL_FLOWC,
 	ANA_POL_HYST,
-	ANA_POL_MISC_CFG,
+//	ANA_POL_MISC_CFG,
 	QS_XTR_GRP_CFG = QS << TARGET_OFFSET,
 	QS_XTR_RD,
 	QS_XTR_FRM_PRUNING,
@@ -182,7 +182,7 @@ enum ocelot_reg {
 	QS_INJ_CTRL,
 	QS_INJ_STATUS,
 	QS_INJ_ERR,
-	QS_INH_DBG,
+//	QS_INH_DBG,
 	QSYS_PORT_MODE = QSYS << TARGET_OFFSET,
 	QSYS_SWITCH_PORT_MODE,
 	QSYS_STAT_CNT_CFG,
@@ -192,10 +192,10 @@ enum ocelot_reg {
 	QSYS_EGR_NO_SHARING,
 	QSYS_SW_STATUS,
 	QSYS_EXT_CPU_CFG,
-	QSYS_PAD_CFG,
+//	QSYS_PAD_CFG,
 	QSYS_CPU_GROUP_MAP,
-	QSYS_QMAP,
-	QSYS_ISDX_SGRP,
+//	QSYS_QMAP,
+//	QSYS_ISDX_SGRP,
 	QSYS_TIMED_FRAME_ENTRY,
 	QSYS_TFRM_MISC,
 	QSYS_TFRM_PORT_DLY,
@@ -213,7 +213,7 @@ enum ocelot_reg {
 	QSYS_RES_STAT,
 	QSYS_EGR_DROP_MODE,
 	QSYS_EQ_CTRL,
-	QSYS_EVENTS_CORE,
+//	QSYS_EVENTS_CORE,
 	QSYS_QMAXSDU_CFG_0,
 	QSYS_QMAXSDU_CFG_1,
 	QSYS_QMAXSDU_CFG_2,
@@ -231,7 +231,7 @@ enum ocelot_reg {
 	QSYS_SE_DLB_SENSE,
 	QSYS_CIR_STATE,
 	QSYS_EIR_STATE,
-	QSYS_SE_STATE,
+//	QSYS_SE_STATE,
 	QSYS_HSCH_MISC_CFG,
 	QSYS_TAG_CONFIG,
 	QSYS_TAS_PARAM_CFG_CTRL,
@@ -264,9 +264,9 @@ enum ocelot_reg {
 	REW_RED_TAG_CFG,
 	REW_DSCP_REMAP_DP1_CFG,
 	REW_DSCP_REMAP_CFG,
-	REW_STAT_CFG,
-	REW_REW_STICKY,
-	REW_PPT,
+//	REW_STAT_CFG,
+//	REW_REW_STICKY,
+//	REW_PPT,
 	SYS_COUNT_RX_OCTETS = SYS << TARGET_OFFSET,
 	SYS_COUNT_RX_UNICAST,
 	SYS_COUNT_RX_MULTICAST,
@@ -308,7 +308,7 @@ enum ocelot_reg {
 	SYS_FRM_AGING,
 	SYS_STAT_CFG,
 	SYS_SW_STATUS,
-	SYS_MISC_CFG,
+//	SYS_MISC_CFG,
 	SYS_REW_MAC_HIGH_CFG,
 	SYS_REW_MAC_LOW_CFG,
 	SYS_TIMESTAMP_OFFSET,
@@ -319,19 +319,19 @@ enum ocelot_reg {
 	SYS_ATOP_TOT_CFG,
 	SYS_MAC_FC_CFG,
 	SYS_MMGT,
-	SYS_MMGT_FAST,
-	SYS_EVENTS_DIF,
-	SYS_EVENTS_CORE,
+//	SYS_MMGT_FAST,
+//	SYS_EVENTS_DIF,
+//	SYS_EVENTS_CORE,
 	SYS_CNT,
 	SYS_PTP_STATUS,
 	SYS_PTP_TXSTAMP,
 	SYS_PTP_NXT,
 	SYS_PTP_CFG,
 	SYS_RAM_INIT,
-	SYS_CM_ADDR,
-	SYS_CM_DATA_WR,
-	SYS_CM_DATA_RD,
-	SYS_CM_OP,
+//	SYS_CM_ADDR,
+//	SYS_CM_DATA_WR,
+//	SYS_CM_DATA_RD,
+//	SYS_CM_OP,
 	SYS_CM_DATA,
 	HSIO_PLL5G_CFG0 = HSIO << TARGET_OFFSET,
 	HSIO_PLL5G_CFG1,
-- 
2.17.1

