#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12e6041e0 .scope module, "TB_SingleCycle" "TB_SingleCycle" 2 9;
 .timescale -9 -9;
v0x12e6223b0_0 .var "clk", 0 0;
v0x12e622540_0 .var "debug", 0 0;
v0x12e6225d0_0 .var "rst", 0 0;
S_0x12e604360 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x12e6041e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x12e621c10_0 .net "clk", 0 0, v0x12e6223b0_0;  1 drivers
v0x12e621ca0_0 .net "debug", 0 0, v0x12e622540_0;  1 drivers
v0x12e621d30_0 .net "instr", 31 0, L_0x12e6239c0;  1 drivers
v0x12e621dc0_0 .net "instr_addr", 31 0, L_0x12e6227c0;  1 drivers
v0x12e621e50_0 .net "mem_addr", 31 0, L_0x12e622660;  1 drivers
v0x12e621f60_0 .net "mem_read_data", 31 0, L_0x12e623ea0;  1 drivers
v0x12e621ff0_0 .net "mem_write_data", 31 0, L_0x12e622750;  1 drivers
v0x12e622080_0 .net "ram_write", 0 0, v0x12e61ab90_0;  1 drivers
v0x12e622190_0 .net "rst", 0 0, v0x12e6225d0_0;  1 drivers
v0x12e6222a0_0 .net "write_type", 2 0, v0x12e61b030_0;  1 drivers
S_0x12e604570 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x12e604360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x12e604730 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x12e6239c0 .functor BUFZ 32, L_0x12e623760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e6048c0_0 .net *"_ivl_0", 31 0, L_0x12e623760;  1 drivers
v0x12e614980_0 .net *"_ivl_2", 31 0, L_0x12e6238a0;  1 drivers
v0x12e614a20_0 .net *"_ivl_4", 29 0, L_0x12e623800;  1 drivers
L_0x120040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e614ab0_0 .net *"_ivl_6", 1 0, L_0x120040298;  1 drivers
v0x12e614b40_0 .net "addr", 31 0, L_0x12e6227c0;  alias, 1 drivers
v0x12e614c10_0 .net "clk", 0 0, v0x12e6223b0_0;  alias, 1 drivers
v0x12e614cb0_0 .net "data_out", 31 0, L_0x12e6239c0;  alias, 1 drivers
v0x12e614d60_0 .var/i "i", 31 0;
v0x12e614e10 .array "mem_core", 65535 0, 31 0;
L_0x12e623760 .array/port v0x12e614e10, L_0x12e6238a0;
L_0x12e623800 .part L_0x12e6227c0, 2, 30;
L_0x12e6238a0 .concat [ 30 2 0 0], L_0x12e623800, L_0x120040298;
S_0x12e614f60 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x12e604360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x12e615120 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x12e623ea0 .functor BUFZ 32, L_0x12e623d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e615320_0 .net *"_ivl_10", 31 0, L_0x12e623d90;  1 drivers
v0x12e6153e0_0 .net *"_ivl_2", 29 0, L_0x12e623a70;  1 drivers
L_0x1200402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e615480_0 .net *"_ivl_4", 1 0, L_0x1200402e0;  1 drivers
v0x12e615510_0 .net "addr", 31 0, L_0x12e622660;  alias, 1 drivers
v0x12e6155a0_0 .net "base_index", 31 0, L_0x12e623b90;  1 drivers
v0x12e615670_0 .net "clk", 0 0, v0x12e6223b0_0;  alias, 1 drivers
v0x12e615700_0 .net "data_in", 31 0, L_0x12e622750;  alias, 1 drivers
v0x12e6157a0_0 .net "data_out", 31 0, L_0x12e623ea0;  alias, 1 drivers
v0x12e615850_0 .net "debug", 0 0, v0x12e622540_0;  alias, 1 drivers
v0x12e615970_0 .var/i "i", 31 0;
v0x12e615a20 .array "mem_core", 65535 0, 31 0;
v0x12e615ac0_0 .var/i "out_file", 31 0;
v0x12e615b70_0 .var/i "ram_index", 31 0;
v0x12e615c20_0 .net "sb_offset", 1 0, L_0x12e623c30;  1 drivers
v0x12e615cd0_0 .net "sh_offset", 0 0, L_0x12e623cd0;  1 drivers
v0x12e615d70_0 .net "write_enable", 0 0, v0x12e61ab90_0;  alias, 1 drivers
v0x12e615e10_0 .net "write_type", 2 0, v0x12e61b030_0;  alias, 1 drivers
E_0x12e614be0 .event posedge, v0x12e614c10_0;
L_0x12e623a70 .part L_0x12e622660, 2, 30;
L_0x12e623b90 .concat [ 30 2 0 0], L_0x12e623a70, L_0x1200402e0;
L_0x12e623c30 .part L_0x12e622660, 0, 2;
L_0x12e623cd0 .part L_0x12e622660, 1, 1;
L_0x12e623d90 .array/port v0x12e615a20, L_0x12e623b90;
S_0x12e616030 .scope module, "riscv" "RISCVSingleSycle" 3 14, 6 7 0, S_0x12e604360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x12e622660 .functor BUFZ 32, v0x12e616a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e622750 .functor BUFZ 32, L_0x12e623370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e6227c0 .functor BUFZ 32, v0x12e61ee40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e620560_0 .net "alu_result", 31 0, v0x12e616a60_0;  1 drivers
v0x12e6205f0_0 .net "alu_src1", 0 0, v0x12e619b40_0;  1 drivers
v0x12e620710_0 .net "alu_src2", 0 0, v0x12e619c30_0;  1 drivers
v0x12e620820_0 .net "alu_type", 3 0, v0x12e619d00_0;  1 drivers
v0x12e620930_0 .net "branch", 0 0, v0x12e61a570_0;  1 drivers
v0x12e620a40_0 .net "branch_type", 2 0, v0x12e61a650_0;  1 drivers
v0x12e620b50_0 .net "clk", 0 0, v0x12e6223b0_0;  alias, 1 drivers
v0x12e620be0_0 .net "imm", 31 0, v0x12e61b500_0;  1 drivers
v0x12e620c70_0 .net "instr", 31 0, L_0x12e6239c0;  alias, 1 drivers
v0x12e620d80_0 .net "instr_addr", 31 0, L_0x12e6227c0;  alias, 1 drivers
v0x12e620e10_0 .net "jal", 0 0, v0x12e61a890_0;  1 drivers
v0x12e620f20_0 .net "jalr", 0 0, v0x12e61a9a0_0;  1 drivers
v0x12e621030_0 .net "load_type", 2 0, v0x12e61aa70_0;  1 drivers
v0x12e6210c0_0 .net "mem2reg_data", 31 0, v0x12e61fa20_0;  1 drivers
v0x12e621150_0 .net "mem_addr", 31 0, L_0x12e622660;  alias, 1 drivers
v0x12e6211e0_0 .net "mem_read", 0 0, v0x12e61ab00_0;  1 drivers
v0x12e621270_0 .net "mem_read_data", 31 0, L_0x12e623ea0;  alias, 1 drivers
v0x12e621400_0 .net "mem_write_data", 31 0, L_0x12e622750;  alias, 1 drivers
v0x12e621490_0 .net "new_pc", 31 0, v0x12e617f90_0;  1 drivers
v0x12e621520_0 .net "pc", 31 0, v0x12e61ee40_0;  1 drivers
v0x12e6215b0_0 .net "pc_plus4", 31 0, v0x12e61e980_0;  1 drivers
v0x12e6216c0_0 .net "pc_src", 0 0, v0x12e618030_0;  1 drivers
v0x12e6217d0_0 .net "ram_write", 0 0, v0x12e61ab90_0;  alias, 1 drivers
v0x12e621860_0 .net "reg_src", 1 0, v0x12e61ad30_0;  1 drivers
v0x12e6218f0_0 .net "reg_write_data", 31 0, v0x12e620430_0;  1 drivers
v0x12e621980_0 .net "rs1_data", 31 0, L_0x12e622cf0;  1 drivers
v0x12e621a10_0 .net "rs2_data", 31 0, L_0x12e623370;  1 drivers
v0x12e621aa0_0 .net "rst", 0 0, v0x12e6225d0_0;  alias, 1 drivers
v0x12e621b30_0 .net "write_type", 2 0, v0x12e61b030_0;  alias, 1 drivers
S_0x12e6162d0 .scope module, "RISCV_SC_EX" "EX_MODULE" 6 50, 7 4 0, S_0x12e616030;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "rs1_data";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 3 "branch_type";
    .port_info 7 /INPUT 32 "pc";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jal";
    .port_info 10 /INPUT 1 "jalr";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "new_pc";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x12e6236b0 .functor BUFZ 32, v0x12e616a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e618430_0 .net "alu_result", 31 0, v0x12e616a60_0;  alias, 1 drivers
v0x12e618500_0 .net "alu_result_wire", 31 0, L_0x12e6236b0;  1 drivers
v0x12e618590_0 .net "alu_src1", 0 0, v0x12e619b40_0;  alias, 1 drivers
v0x12e618620_0 .net "alu_src2", 0 0, v0x12e619c30_0;  alias, 1 drivers
v0x12e6186d0_0 .net "alu_type", 3 0, v0x12e619d00_0;  alias, 1 drivers
v0x12e6187a0_0 .net "branch", 0 0, v0x12e61a570_0;  alias, 1 drivers
v0x12e618830_0 .net "branch_type", 2 0, v0x12e61a650_0;  alias, 1 drivers
v0x12e6188e0_0 .net "imm", 31 0, v0x12e61b500_0;  alias, 1 drivers
v0x12e6189b0_0 .net "jal", 0 0, v0x12e61a890_0;  alias, 1 drivers
v0x12e618ac0_0 .net "jalr", 0 0, v0x12e61a9a0_0;  alias, 1 drivers
v0x12e618b50_0 .net "less_than", 0 0, v0x12e616bd0_0;  1 drivers
v0x12e618c20_0 .net "new_pc", 31 0, v0x12e617f90_0;  alias, 1 drivers
v0x12e618cb0_0 .net "op1", 31 0, v0x12e6172d0_0;  1 drivers
v0x12e618d80_0 .net "op2", 31 0, v0x12e617390_0;  1 drivers
v0x12e618e50_0 .net "pc", 31 0, v0x12e61ee40_0;  alias, 1 drivers
v0x12e618ee0_0 .net "pc_src", 0 0, v0x12e618030_0;  alias, 1 drivers
v0x12e618f70_0 .net "rs1_data", 31 0, L_0x12e622cf0;  alias, 1 drivers
v0x12e619140_0 .net "rs2_data", 31 0, L_0x12e623370;  alias, 1 drivers
v0x12e6191d0_0 .net "zero", 0 0, v0x12e616cb0_0;  1 drivers
S_0x12e616650 .scope module, "EX_ALU" "ALU" 7 29, 8 2 0, S_0x12e6162d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x12e6168f0_0 .net "alu_in1", 31 0, v0x12e6172d0_0;  alias, 1 drivers
v0x12e6169b0_0 .net "alu_in2", 31 0, v0x12e617390_0;  alias, 1 drivers
v0x12e616a60_0 .var "alu_result", 31 0;
v0x12e616b20_0 .net "alu_type", 3 0, v0x12e619d00_0;  alias, 1 drivers
v0x12e616bd0_0 .var "less_than", 0 0;
v0x12e616cb0_0 .var "zero", 0 0;
E_0x12e6168a0 .event edge, v0x12e616b20_0, v0x12e6168f0_0, v0x12e6169b0_0, v0x12e616a60_0;
S_0x12e616de0 .scope module, "EX_OP_SELECTOR" "OpSelector" 7 19, 9 2 0, S_0x12e6162d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /OUTPUT 32 "op1";
    .port_info 7 /OUTPUT 32 "op2";
v0x12e6170d0_0 .net "alu_src1", 0 0, v0x12e619b40_0;  alias, 1 drivers
v0x12e617170_0 .net "alu_src2", 0 0, v0x12e619c30_0;  alias, 1 drivers
v0x12e617210_0 .net "imm", 31 0, v0x12e61b500_0;  alias, 1 drivers
v0x12e6172d0_0 .var "op1", 31 0;
v0x12e617390_0 .var "op2", 31 0;
v0x12e617460_0 .net "pc", 31 0, v0x12e61ee40_0;  alias, 1 drivers
v0x12e617500_0 .net "rs1_data", 31 0, L_0x12e622cf0;  alias, 1 drivers
v0x12e6175b0_0 .net "rs2_data", 31 0, L_0x12e623370;  alias, 1 drivers
E_0x12e615220/0 .event edge, v0x12e6170d0_0, v0x12e617500_0, v0x12e617460_0, v0x12e617170_0;
E_0x12e615220/1 .event edge, v0x12e6175b0_0, v0x12e617210_0;
E_0x12e615220 .event/or E_0x12e615220/0, E_0x12e615220/1;
S_0x12e617720 .scope module, "EX_PC_EX" "PC_EX" 7 37, 10 2 0, S_0x12e6162d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 1 "zero";
    .port_info 8 /INPUT 1 "less_than";
    .port_info 9 /INPUT 32 "alu_result";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x12e617ac0_0 .net "alu_result", 31 0, L_0x12e6236b0;  alias, 1 drivers
v0x12e617b70_0 .net "branch", 0 0, v0x12e61a570_0;  alias, 1 drivers
v0x12e617c10_0 .net "branch_type", 2 0, v0x12e61a650_0;  alias, 1 drivers
v0x12e617cd0_0 .net "imm", 31 0, v0x12e61b500_0;  alias, 1 drivers
v0x12e617d90_0 .net "jal", 0 0, v0x12e61a890_0;  alias, 1 drivers
v0x12e617e60_0 .net "jalr", 0 0, v0x12e61a9a0_0;  alias, 1 drivers
v0x12e617f00_0 .net "less_than", 0 0, v0x12e616bd0_0;  alias, 1 drivers
v0x12e617f90_0 .var "new_pc", 31 0;
v0x12e618030_0 .var "pc_src", 0 0;
v0x12e618150_0 .net "rs1_data", 31 0, L_0x12e622cf0;  alias, 1 drivers
v0x12e618210_0 .net "rs2_data", 31 0, L_0x12e623370;  alias, 1 drivers
v0x12e6182a0_0 .net "zero", 0 0, v0x12e616cb0_0;  alias, 1 drivers
E_0x12e616fa0/0 .event edge, v0x12e617d90_0, v0x12e617e60_0, v0x12e617ac0_0, v0x12e617b70_0;
E_0x12e616fa0/1 .event edge, v0x12e617c10_0, v0x12e617500_0, v0x12e6175b0_0;
E_0x12e616fa0 .event/or E_0x12e616fa0/0, E_0x12e616fa0/1;
S_0x12e619340 .scope module, "RISCV_SC_ID" "ID_MODULE" 6 37, 11 5 0, S_0x12e616030;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "reg_write_data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 2 "reg_src";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 32 "rs1_data";
    .port_info 9 /OUTPUT 32 "rs2_data";
    .port_info 10 /OUTPUT 32 "imm";
    .port_info 11 /OUTPUT 4 "alu_type";
    .port_info 12 /OUTPUT 3 "branch_type";
    .port_info 13 /OUTPUT 3 "load_type";
    .port_info 14 /OUTPUT 3 "store_type";
    .port_info 15 /OUTPUT 1 "branch";
    .port_info 16 /OUTPUT 1 "jal";
    .port_info 17 /OUTPUT 1 "jalr";
L_0x12e623450 .functor BUFZ 32, L_0x12e622cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e623500 .functor BUFZ 32, L_0x12e623370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e61cf90_0 .net "R_Addr1", 4 0, v0x12e61aee0_0;  1 drivers
v0x12e61d040_0 .net "R_Addr2", 4 0, v0x12e61af80_0;  1 drivers
v0x12e61d120_0 .net "R_Data1_p", 31 0, L_0x12e623450;  1 drivers
v0x12e61d1b0_0 .net "R_Data2_p", 31 0, L_0x12e623500;  1 drivers
v0x12e61d260_0 .net "W_Addr", 4 0, v0x12e61adc0_0;  1 drivers
v0x12e61d370_0 .net "alu_src1", 0 0, v0x12e619b40_0;  alias, 1 drivers
v0x12e61d400_0 .net "alu_src2", 0 0, v0x12e619c30_0;  alias, 1 drivers
v0x12e61d490_0 .net "alu_type", 3 0, v0x12e619d00_0;  alias, 1 drivers
v0x12e61d520_0 .net "branch", 0 0, v0x12e61a570_0;  alias, 1 drivers
v0x12e61d630_0 .net "branch_type", 2 0, v0x12e61a650_0;  alias, 1 drivers
v0x12e61d6c0_0 .net "clk", 0 0, v0x12e6223b0_0;  alias, 1 drivers
v0x12e61d750_0 .net "imm", 31 0, v0x12e61b500_0;  alias, 1 drivers
v0x12e61d7e0_0 .net "instr", 31 0, L_0x12e6239c0;  alias, 1 drivers
v0x12e61d8f0_0 .net "jal", 0 0, v0x12e61a890_0;  alias, 1 drivers
v0x12e61d980_0 .net "jalr", 0 0, v0x12e61a9a0_0;  alias, 1 drivers
v0x12e61da10_0 .net "load_type", 2 0, v0x12e61aa70_0;  alias, 1 drivers
v0x12e61daa0_0 .net "mem_read", 0 0, v0x12e61ab00_0;  alias, 1 drivers
v0x12e61dc30_0 .net "mem_write", 0 0, v0x12e61ab90_0;  alias, 1 drivers
v0x12e61dcc0_0 .net "reg_src", 1 0, v0x12e61ad30_0;  alias, 1 drivers
v0x12e61dd50_0 .net "reg_write_data", 31 0, v0x12e620430_0;  alias, 1 drivers
v0x12e61dde0_0 .net "reg_write_enable", 0 0, v0x12e61ae50_0;  1 drivers
v0x12e61de70_0 .net "rs1_data", 31 0, L_0x12e622cf0;  alias, 1 drivers
v0x12e61df80_0 .net "rs2_data", 31 0, L_0x12e623370;  alias, 1 drivers
v0x12e61e090_0 .net "store_type", 2 0, v0x12e61b030_0;  alias, 1 drivers
S_0x12e619740 .scope module, "ID_ALU_Control" "ALUControl" 11 43, 12 3 0, S_0x12e619340;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x12e6199d0_0 .net "R_Data1", 31 0, L_0x12e623450;  alias, 1 drivers
v0x12e619a90_0 .net "R_Data2", 31 0, L_0x12e623500;  alias, 1 drivers
v0x12e619b40_0 .var "alu_src1", 0 0;
v0x12e619c30_0 .var "alu_src2", 0 0;
v0x12e619d00_0 .var "alu_type", 3 0;
v0x12e619e10_0 .var "funct3", 2 0;
v0x12e619ea0_0 .var "funct7", 6 0;
v0x12e619f30_0 .net "imm", 31 0, v0x12e61b500_0;  alias, 1 drivers
v0x12e619fc0_0 .net "instr", 31 0, L_0x12e6239c0;  alias, 1 drivers
v0x12e61a0d0_0 .var "opcode", 6 0;
E_0x12e6199a0 .event edge, v0x12e614cb0_0, v0x12e61a0d0_0, v0x12e619e10_0, v0x12e619ea0_0;
S_0x12e61a1e0 .scope module, "ID_Control_Unit" "ControlUnit" 11 25, 13 3 0, S_0x12e619340;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "store_type";
    .port_info 5 /OUTPUT 2 "reg_src";
    .port_info 6 /OUTPUT 3 "branch_type";
    .port_info 7 /OUTPUT 3 "load_type";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jal";
    .port_info 10 /OUTPUT 1 "jalr";
    .port_info 11 /OUTPUT 1 "mem_read";
    .port_info 12 /OUTPUT 1 "mem_write";
    .port_info 13 /OUTPUT 1 "reg_write_enable";
v0x12e61a570_0 .var "branch", 0 0;
v0x12e61a650_0 .var "branch_type", 2 0;
v0x12e61a730_0 .var "funct3", 2 0;
v0x12e61a7c0_0 .net "instr", 31 0, L_0x12e6239c0;  alias, 1 drivers
v0x12e61a890_0 .var "jal", 0 0;
v0x12e61a9a0_0 .var "jalr", 0 0;
v0x12e61aa70_0 .var "load_type", 2 0;
v0x12e61ab00_0 .var "mem_read", 0 0;
v0x12e61ab90_0 .var "mem_write", 0 0;
v0x12e61aca0_0 .var "opcode", 6 0;
v0x12e61ad30_0 .var "reg_src", 1 0;
v0x12e61adc0_0 .var "reg_write_addr", 4 0;
v0x12e61ae50_0 .var "reg_write_enable", 0 0;
v0x12e61aee0_0 .var "rs1_read_addr", 4 0;
v0x12e61af80_0 .var "rs2_read_addr", 4 0;
v0x12e61b030_0 .var "store_type", 2 0;
E_0x12e6198b0 .event edge, v0x12e614cb0_0, v0x12e61aca0_0;
S_0x12e61b230 .scope module, "ID_Imm_Gen" "ImmGen" 11 21, 14 3 0, S_0x12e619340;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x12e61b440_0 .var "funct3", 2 0;
v0x12e61b500_0 .var "imm", 31 0;
v0x12e61b620_0 .var "imm12", 11 0;
v0x12e61b6d0_0 .var "imm20", 20 0;
v0x12e61b760_0 .var "immtemp", 31 0;
v0x12e61b840_0 .net "instr", 31 0, L_0x12e6239c0;  alias, 1 drivers
v0x12e61b8e0_0 .var "opcode", 6 0;
E_0x12e61a3e0/0 .event edge, v0x12e614cb0_0, v0x12e61b8e0_0, v0x12e61b440_0, v0x12e61b760_0;
E_0x12e61a3e0/1 .event edge, v0x12e61b620_0, v0x12e61b6d0_0;
E_0x12e61a3e0 .event/or E_0x12e61a3e0/0, E_0x12e61a3e0/1;
S_0x12e61b9c0 .scope module, "ID_RegFile" "RegFile" 11 53, 15 2 0, S_0x12e619340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x12e61bc80_0 .net *"_ivl_0", 31 0, L_0x12e622830;  1 drivers
v0x12e61bd10_0 .net *"_ivl_10", 6 0, L_0x12e622b30;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e61bdc0_0 .net *"_ivl_13", 1 0, L_0x1200400e8;  1 drivers
L_0x120040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e61be80_0 .net/2u *"_ivl_14", 31 0, L_0x120040130;  1 drivers
v0x12e61bf30_0 .net *"_ivl_18", 31 0, L_0x12e622e80;  1 drivers
L_0x120040178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e61c020_0 .net *"_ivl_21", 26 0, L_0x120040178;  1 drivers
L_0x1200401c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e61c0d0_0 .net/2u *"_ivl_22", 31 0, L_0x1200401c0;  1 drivers
v0x12e61c180_0 .net *"_ivl_24", 0 0, L_0x12e622f20;  1 drivers
v0x12e61c220_0 .net *"_ivl_26", 31 0, L_0x12e6230a0;  1 drivers
v0x12e61c330_0 .net *"_ivl_28", 6 0, L_0x12e623140;  1 drivers
L_0x120040058 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e61c3e0_0 .net *"_ivl_3", 26 0, L_0x120040058;  1 drivers
L_0x120040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e61c490_0 .net *"_ivl_31", 1 0, L_0x120040208;  1 drivers
L_0x120040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e61c540_0 .net/2u *"_ivl_32", 31 0, L_0x120040250;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e61c5f0_0 .net/2u *"_ivl_4", 31 0, L_0x1200400a0;  1 drivers
v0x12e61c6a0_0 .net *"_ivl_6", 0 0, L_0x12e622930;  1 drivers
v0x12e61c740_0 .net *"_ivl_8", 31 0, L_0x12e622a70;  1 drivers
v0x12e61c7f0_0 .net "clk", 0 0, v0x12e6223b0_0;  alias, 1 drivers
v0x12e61c980_0 .var/i "i", 31 0;
v0x12e61ca10_0 .net "read_addr1", 4 0, v0x12e61aee0_0;  alias, 1 drivers
v0x12e61caa0_0 .net "read_addr2", 4 0, v0x12e61af80_0;  alias, 1 drivers
v0x12e61cb30_0 .net "read_data1", 31 0, L_0x12e622cf0;  alias, 1 drivers
v0x12e61cbc0_0 .net "read_data2", 31 0, L_0x12e623370;  alias, 1 drivers
v0x12e61cc50_0 .net "reg_write_addr", 4 0, v0x12e61adc0_0;  alias, 1 drivers
v0x12e61cd00_0 .net "reg_write_data", 31 0, v0x12e620430_0;  alias, 1 drivers
v0x12e61cd90_0 .net "reg_write_enable", 0 0, v0x12e61ae50_0;  alias, 1 drivers
v0x12e61ce40 .array "register_file", 31 0, 31 0;
L_0x12e622830 .concat [ 5 27 0 0], v0x12e61aee0_0, L_0x120040058;
L_0x12e622930 .cmp/ne 32, L_0x12e622830, L_0x1200400a0;
L_0x12e622a70 .array/port v0x12e61ce40, L_0x12e622b30;
L_0x12e622b30 .concat [ 5 2 0 0], v0x12e61aee0_0, L_0x1200400e8;
L_0x12e622cf0 .functor MUXZ 32, L_0x120040130, L_0x12e622a70, L_0x12e622930, C4<>;
L_0x12e622e80 .concat [ 5 27 0 0], v0x12e61af80_0, L_0x120040178;
L_0x12e622f20 .cmp/ne 32, L_0x12e622e80, L_0x1200401c0;
L_0x12e6230a0 .array/port v0x12e61ce40, L_0x12e623140;
L_0x12e623140 .concat [ 5 2 0 0], v0x12e61af80_0, L_0x120040208;
L_0x12e623370 .functor MUXZ 32, L_0x120040250, L_0x12e6230a0, L_0x12e622f20, C4<>;
S_0x12e61e270 .scope module, "RISCV_SC_IF" "IF_MODULE" 6 28, 16 5 0, S_0x12e616030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /OUTPUT 32 "pc_plus4";
    .port_info 5 /OUTPUT 32 "pc";
v0x12e61f190_0 .net "clk", 0 0, v0x12e6223b0_0;  alias, 1 drivers
v0x12e61f220_0 .net "new_pc", 31 0, v0x12e617f90_0;  alias, 1 drivers
v0x12e61f2b0_0 .net "pc", 31 0, v0x12e61ee40_0;  alias, 1 drivers
L_0x120040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12e61f3c0_0 .net "pc_incre", 31 0, L_0x120040010;  1 drivers
v0x12e61f470_0 .net "pc_plus4", 31 0, v0x12e61e980_0;  alias, 1 drivers
v0x12e61f540_0 .net "pc_src", 0 0, v0x12e618030_0;  alias, 1 drivers
v0x12e61f5d0_0 .net "rst", 0 0, v0x12e6225d0_0;  alias, 1 drivers
S_0x12e61e4c0 .scope module, "IF_ADD" "Adder" 16 28, 17 1 0, S_0x12e61e270;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x12e61e630 .param/l "WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
v0x12e61e800_0 .net "op_num1", 31 0, v0x12e61ee40_0;  alias, 1 drivers
v0x12e61e8f0_0 .net "op_num2", 31 0, L_0x120040010;  alias, 1 drivers
v0x12e61e980_0 .var "res", 31 0;
E_0x12e61e7c0 .event edge, v0x12e617460_0, v0x12e61e8f0_0;
S_0x12e61ea10 .scope module, "IF_PC" "PC" 16 15, 18 1 0, S_0x12e61e270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "new_pc";
    .port_info 5 /OUTPUT 32 "pc";
v0x12e61eca0_0 .net "clk", 0 0, v0x12e6223b0_0;  alias, 1 drivers
v0x12e61edb0_0 .net "new_pc", 31 0, v0x12e617f90_0;  alias, 1 drivers
v0x12e61ee40_0 .var "pc", 31 0;
v0x12e61eed0_0 .net "pc_plus4", 31 0, v0x12e61e980_0;  alias, 1 drivers
v0x12e61ef80_0 .net "pc_src", 0 0, v0x12e618030_0;  alias, 1 drivers
v0x12e61f090_0 .net "rst", 0 0, v0x12e6225d0_0;  alias, 1 drivers
S_0x12e61f6c0 .scope module, "RISCV_SC_MEM" "MEM_MODULE" 6 59, 19 2 0, S_0x12e616030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x12e61f930_0 .net "load_type", 2 0, v0x12e61aa70_0;  alias, 1 drivers
v0x12e61fa20_0 .var "mem2reg_data", 31 0;
v0x12e61fac0_0 .net "mem_read", 0 0, v0x12e61ab00_0;  alias, 1 drivers
v0x12e61fbb0_0 .net "mem_read_data", 31 0, L_0x12e623ea0;  alias, 1 drivers
v0x12e61fc40_0 .var "temp", 31 0;
E_0x12e619500 .event edge, v0x12e61ab00_0, v0x12e61aa70_0, v0x12e6157a0_0, v0x12e61fc40_0;
S_0x12e61fd50 .scope module, "RISCV_SC_WB" "WB_MODULE" 6 72, 20 2 0, S_0x12e616030;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem2reg_data";
    .port_info 5 /OUTPUT 32 "reg_write_data";
v0x12e620070_0 .net "alu_result", 31 0, v0x12e616a60_0;  alias, 1 drivers
v0x12e620150_0 .net "imm", 31 0, v0x12e61b500_0;  alias, 1 drivers
v0x12e6201e0_0 .net "mem2reg_data", 31 0, v0x12e61fa20_0;  alias, 1 drivers
v0x12e620290_0 .net "pc_plus4", 31 0, v0x12e61e980_0;  alias, 1 drivers
v0x12e620320_0 .net "reg_src", 1 0, v0x12e61ad30_0;  alias, 1 drivers
v0x12e620430_0 .var "reg_write_data", 31 0;
E_0x12e620010/0 .event edge, v0x12e61ad30_0, v0x12e616a60_0, v0x12e61fa20_0, v0x12e617210_0;
E_0x12e620010/1 .event edge, v0x12e61e980_0;
E_0x12e620010 .event/or E_0x12e620010/0, E_0x12e620010/1;
    .scope S_0x12e61ea10;
T_0 ;
    %wait E_0x12e614be0;
    %load/vec4 v0x12e61f090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e61ee40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12e61ef80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x12e61edb0_0;
    %assign/vec4 v0x12e61ee40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12e61eed0_0;
    %assign/vec4 v0x12e61ee40_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12e61e4c0;
T_1 ;
    %wait E_0x12e61e7c0;
    %load/vec4 v0x12e61e800_0;
    %load/vec4 v0x12e61e8f0_0;
    %add;
    %store/vec4 v0x12e61e980_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12e61b230;
T_2 ;
    %wait E_0x12e61a3e0;
    %load/vec4 v0x12e61b840_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12e61b440_0, 0, 3;
    %load/vec4 v0x12e61b840_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x12e61b8e0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e61b760_0, 0, 32;
    %load/vec4 v0x12e61b8e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.1 ;
    %load/vec4 v0x12e61b440_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x12e61b440_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x12e61b840_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 12;
    %load/vec4 v0x12e61b760_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x12e61b840_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 5;
    %load/vec4 v0x12e61b760_0;
    %store/vec4 v0x12e61b500_0, 0, 32;
T_2.12 ;
    %jmp T_2.10;
T_2.2 ;
    %load/vec4 v0x12e61b840_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 7;
    %load/vec4 v0x12e61b840_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 5;
    %load/vec4 v0x12e61b760_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.3 ;
    %load/vec4 v0x12e61b840_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 12;
    %load/vec4 v0x12e61b760_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v0x12e61b840_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b620_0, 4, 1;
    %load/vec4 v0x12e61b840_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b620_0, 4, 6;
    %load/vec4 v0x12e61b840_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b620_0, 4, 1;
    %load/vec4 v0x12e61b840_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b620_0, 4, 4;
    %load/vec4 v0x12e61b620_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 12;
    %load/vec4 v0x12e61b760_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v0x12e61b840_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 20;
    %load/vec4 v0x12e61b760_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x12e61b840_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 20;
    %load/vec4 v0x12e61b760_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x12e61b840_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b6d0_0, 4, 1;
    %load/vec4 v0x12e61b840_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b6d0_0, 4, 8;
    %load/vec4 v0x12e61b840_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b6d0_0, 4, 1;
    %load/vec4 v0x12e61b840_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b6d0_0, 4, 10;
    %load/vec4 v0x12e61b6d0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 20;
    %load/vec4 v0x12e61b760_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x12e61b840_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61b760_0, 4, 12;
    %load/vec4 v0x12e61b760_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12e61b500_0, 0, 32;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12e61a1e0;
T_3 ;
    %wait E_0x12e6198b0;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x12e61aca0_0, 0, 7;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12e61a730_0, 0, 3;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12e61a650_0, 0, 3;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12e61aa70_0, 0, 3;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12e61b030_0, 0, 3;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x12e61aee0_0, 0, 5;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x12e61af80_0, 0, 5;
    %load/vec4 v0x12e61aca0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12e61adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.0 ;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12e61adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.1 ;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12e61adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12e61adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12e61adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12e61adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12e61adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x12e61a7c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x12e61adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61a890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e61ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e61ae50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12e61ad30_0, 0, 2;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12e619740;
T_4 ;
    %wait E_0x12e6199a0;
    %load/vec4 v0x12e619fc0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x12e61a0d0_0, 0, 7;
    %load/vec4 v0x12e619fc0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x12e619e10_0, 0, 3;
    %load/vec4 v0x12e619fc0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x12e619ea0_0, 0, 7;
    %load/vec4 v0x12e61a0d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x12e619fc0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x12e619ea0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %load/vec4 v0x12e619e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.10 ;
    %load/vec4 v0x12e619ea0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.15 ;
    %load/vec4 v0x12e619ea0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %load/vec4 v0x12e619e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.31 ;
    %load/vec4 v0x12e619ea0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e619b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e619c30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e619d00_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12e61b9c0;
T_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12e61c980_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x12e61c980_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12e61c980_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12e61ce40, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e61c980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12e61c980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12e61b9c0;
T_6 ;
    %wait E_0x12e614be0;
    %load/vec4 v0x12e61cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12e61cd00_0;
    %load/vec4 v0x12e61cc50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e61ce40, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12e616de0;
T_7 ;
    %wait E_0x12e615220;
    %load/vec4 v0x12e6170d0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x12e617500_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x12e617460_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x12e6172d0_0, 0, 32;
    %load/vec4 v0x12e617170_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x12e6175b0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x12e617210_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x12e617390_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12e616650;
T_8 ;
    %wait E_0x12e6168a0;
    %load/vec4 v0x12e616b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.0 ;
    %load/vec4 v0x12e6168f0_0;
    %load/vec4 v0x12e6169b0_0;
    %add;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.1 ;
    %load/vec4 v0x12e6168f0_0;
    %ix/getv 4, v0x12e6169b0_0;
    %shiftl 4;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0x12e6168f0_0;
    %load/vec4 v0x12e6169b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0x12e6168f0_0;
    %load/vec4 v0x12e6169b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x12e6168f0_0;
    %load/vec4 v0x12e6169b0_0;
    %xor;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x12e6168f0_0;
    %ix/getv 4, v0x12e6169b0_0;
    %shiftr 4;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x12e6168f0_0;
    %load/vec4 v0x12e6169b0_0;
    %or;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x12e6168f0_0;
    %load/vec4 v0x12e6169b0_0;
    %and;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x12e6168f0_0;
    %load/vec4 v0x12e6169b0_0;
    %sub;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x12e6168f0_0;
    %ix/getv 4, v0x12e6169b0_0;
    %shiftr/s 4;
    %store/vec4 v0x12e616a60_0, 0, 32;
    %load/vec4 v0x12e616a60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x12e616cb0_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %load/vec4 v0x12e6168f0_0;
    %load/vec4 v0x12e6169b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12e616bd0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12e617720;
T_9 ;
    %wait E_0x12e616fa0;
    %load/vec4 v0x12e617d90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x12e617e60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.0, 9;
    %load/vec4 v0x12e617ac0_0;
    %store/vec4 v0x12e617f90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e618030_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12e617b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x12e617ac0_0;
    %store/vec4 v0x12e617f90_0, 0, 32;
    %load/vec4 v0x12e617c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x12e618150_0;
    %load/vec4 v0x12e618210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12e618030_0, 0, 1;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x12e618150_0;
    %load/vec4 v0x12e618210_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12e618030_0, 0, 1;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x12e618150_0;
    %load/vec4 v0x12e618210_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12e618030_0, 0, 1;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x12e618150_0;
    %load/vec4 v0x12e618210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x12e618030_0, 0, 1;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x12e618150_0;
    %load/vec4 v0x12e618210_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %store/vec4 v0x12e618030_0, 0, 1;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x12e618150_0;
    %load/vec4 v0x12e618210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %nor/r;
    %store/vec4 v0x12e618030_0, 0, 1;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e618030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e617f90_0, 0, 32;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12e61f6c0;
T_10 ;
    %wait E_0x12e619500;
    %load/vec4 v0x12e61fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e61fa20_0, 0, 32;
    %load/vec4 v0x12e61f930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e61fa20_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x12e61fbb0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61fc40_0, 4, 8;
    %load/vec4 v0x12e61fc40_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12e61fa20_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x12e61fbb0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61fc40_0, 4, 8;
    %load/vec4 v0x12e61fc40_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12e61fa20_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x12e61fbb0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61fc40_0, 4, 16;
    %load/vec4 v0x12e61fc40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x12e61fa20_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x12e61fbb0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e61fc40_0, 4, 16;
    %load/vec4 v0x12e61fc40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12e61fa20_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x12e61fbb0_0;
    %store/vec4 v0x12e61fa20_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12e61fd50;
T_11 ;
    %wait E_0x12e620010;
    %load/vec4 v0x12e620320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e620430_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x12e620070_0;
    %store/vec4 v0x12e620430_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x12e6201e0_0;
    %store/vec4 v0x12e620430_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x12e620150_0;
    %store/vec4 v0x12e620430_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x12e620290_0;
    %store/vec4 v0x12e620430_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x12e604570;
T_12 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12e614d60_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x12e614d60_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12e614d60_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12e614e10, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e614d60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12e614d60_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call 4 29 "$readmemh", "./test_codes/2_test_itype/rom_data.hex", v0x12e614e10 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x12e614f60;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e615b70_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x12e614f60;
T_14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12e615970_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x12e615970_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12e615970_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12e615a20, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e615970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12e615970_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call 5 36 "$readmemh", "./test_codes/2_test_itype/ram_data.hex", v0x12e615a20 {0 0 0};
    %vpi_func 5 37 "$fopen" 32, "ram2.txt", "w" {0 0 0};
    %store/vec4 v0x12e615ac0_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x12e614f60;
T_15 ;
    %wait E_0x12e614be0;
    %load/vec4 v0x12e615d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12e615e10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x12e615c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x12e615700_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x12e6155a0_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12e615a20, 4, 5;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x12e615c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x12e615700_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x12e6155a0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12e615a20, 4, 5;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x12e615c20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x12e615700_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x12e6155a0_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12e615a20, 4, 5;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x12e615c20_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x12e615700_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x12e6155a0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12e615a20, 4, 5;
T_15.10 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x12e615e10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x12e615cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x12e615700_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x12e6155a0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12e615a20, 4, 5;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x12e615cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %load/vec4 v0x12e615700_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x12e6155a0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x12e615a20, 4, 5;
T_15.16 ;
T_15.15 ;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x12e615e10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.18, 4;
    %load/vec4 v0x12e615700_0;
    %ix/getv 3, v0x12e6155a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e615a20, 0, 4;
T_15.18 ;
T_15.13 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12e614f60;
T_16 ;
    %wait E_0x12e614be0;
    %load/vec4 v0x12e615850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e615970_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x12e615970_0;
    %cmpi/s 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_16.3, 5;
    %vpi_call 5 145 "$fwrite", v0x12e615ac0_0, "%8h\012", &A<v0x12e615a20, v0x12e615970_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e615970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12e615970_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12e6041e0;
T_17 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12e6041e0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x12e6041e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6223b0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x12e6041e0;
T_19 ;
    %delay 1, 0;
    %load/vec4 v0x12e6223b0_0;
    %inv;
    %store/vec4 v0x12e6223b0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12e6041e0;
T_20 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6225d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e622540_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6225d0_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e622540_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e622540_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "tb/tb_single_cycle.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/pc_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/regfile.v";
    "./src/five_stages/if.v";
    "./src/template/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/five_stages/wb.v";
