                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.6.0 #9615 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module main
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _main
                                     12 	.globl _UART1_RX_IRQHandler
                                     13 	.globl _HC05_PutStr
                                     14 	.globl _HC05_Read
                                     15 	.globl _HC05_Init
                                     16 	.globl _IWDG_Enable
                                     17 	.globl _IWDG_ReloadCounter
                                     18 	.globl _IWDG_SetReload
                                     19 	.globl _IWDG_SetPrescaler
                                     20 	.globl _IWDG_WriteAccessCmd
                                     21 	.globl _CLK_Config
                                     22 	.globl _IWDG_Config
                                     23 ;--------------------------------------------------------
                                     24 ; ram data
                                     25 ;--------------------------------------------------------
                                     26 	.area DATA
                                     27 ;--------------------------------------------------------
                                     28 ; ram data
                                     29 ;--------------------------------------------------------
                                     30 	.area INITIALIZED
                                     31 ;--------------------------------------------------------
                                     32 ; Stack segment in internal ram 
                                     33 ;--------------------------------------------------------
                                     34 	.area	SSEG
      000000                         35 __start__stack:
      000000                         36 	.ds	1
                                     37 
                                     38 ;--------------------------------------------------------
                                     39 ; absolute external ram data
                                     40 ;--------------------------------------------------------
                                     41 	.area DABS (ABS)
                                     42 ;--------------------------------------------------------
                                     43 ; interrupt vector 
                                     44 ;--------------------------------------------------------
                                     45 	.area HOME
      000000                         46 __interrupt_vect:
      000000 82v00u00u00             47 	int s_GSINIT ;reset
      000004 82 00 00 00             48 	int 0x0000 ;trap
      000008 82 00 00 00             49 	int 0x0000 ;int0
      00000C 82 00 00 00             50 	int 0x0000 ;int1
      000010 82 00 00 00             51 	int 0x0000 ;int2
      000014 82 00 00 00             52 	int 0x0000 ;int3
      000018 82 00 00 00             53 	int 0x0000 ;int4
      00001C 82 00 00 00             54 	int 0x0000 ;int5
      000020 82 00 00 00             55 	int 0x0000 ;int6
      000024 82 00 00 00             56 	int 0x0000 ;int7
      000028 82 00 00 00             57 	int 0x0000 ;int8
      00002C 82 00 00 00             58 	int 0x0000 ;int9
      000030 82 00 00 00             59 	int 0x0000 ;int10
      000034 82 00 00 00             60 	int 0x0000 ;int11
      000038 82 00 00 00             61 	int 0x0000 ;int12
      00003C 82 00 00 00             62 	int 0x0000 ;int13
      000040 82 00 00 00             63 	int 0x0000 ;int14
      000044 82 00 00 00             64 	int 0x0000 ;int15
      000048 82 00 00 00             65 	int 0x0000 ;int16
      00004C 82 00 00 00             66 	int 0x0000 ;int17
      000050 82v00u00u00             67 	int _UART1_RX_IRQHandler ;int18
      000054 82 00 00 00             68 	int 0x0000 ;int19
      000058 82 00 00 00             69 	int 0x0000 ;int20
      00005C 82 00 00 00             70 	int 0x0000 ;int21
      000060 82 00 00 00             71 	int 0x0000 ;int22
      000064 82 00 00 00             72 	int 0x0000 ;int23
      000068 82 00 00 00             73 	int 0x0000 ;int24
      00006C 82 00 00 00             74 	int 0x0000 ;int25
      000070 82 00 00 00             75 	int 0x0000 ;int26
      000074 82 00 00 00             76 	int 0x0000 ;int27
      000078 82 00 00 00             77 	int 0x0000 ;int28
      00007C 82 00 00 00             78 	int 0x0000 ;int29
                                     79 ;--------------------------------------------------------
                                     80 ; global & static initialisations
                                     81 ;--------------------------------------------------------
                                     82 	.area HOME
                                     83 	.area GSINIT
                                     84 	.area GSFINAL
                                     85 	.area GSINIT
      000000                         86 __sdcc_gs_init_startup:
      000000                         87 __sdcc_init_data:
                                     88 ; stm8_genXINIT() start
      000000 AEr00r00         [ 2]   89 	ldw x, #l_DATA
      000003 27 07            [ 1]   90 	jreq	00002$
      000005                         91 00001$:
      000005 72 4FuFFuFF      [ 1]   92 	clr (s_DATA - 1, x)
      000009 5A               [ 2]   93 	decw x
      00000A 26 F9            [ 1]   94 	jrne	00001$
      00000C                         95 00002$:
      00000C AEr00r00         [ 2]   96 	ldw	x, #l_INITIALIZER
      00000F 27 09            [ 1]   97 	jreq	00004$
      000011                         98 00003$:
      000011 D6uFFuFF         [ 1]   99 	ld	a, (s_INITIALIZER - 1, x)
      000014 D7uFFuFF         [ 1]  100 	ld	(s_INITIALIZED - 1, x), a
      000017 5A               [ 2]  101 	decw	x
      000018 26 F7            [ 1]  102 	jrne	00003$
      00001A                        103 00004$:
                                    104 ; stm8_genXINIT() end
                                    105 	.area GSFINAL
      000000 CCr00r80         [ 2]  106 	jp	__sdcc_program_startup
                                    107 ;--------------------------------------------------------
                                    108 ; Home
                                    109 ;--------------------------------------------------------
                                    110 	.area HOME
                                    111 	.area HOME
      000080                        112 __sdcc_program_startup:
      000080 CCr00r1D         [ 2]  113 	jp	_main
                                    114 ;	return from main will return to caller
                                    115 ;--------------------------------------------------------
                                    116 ; code
                                    117 ;--------------------------------------------------------
                                    118 	.area CODE
                                    119 ;	user/main.c: 22: INTERRUPT_HANDLER(UART1_RX_IRQHandler, 18)
                                    120 ;	-----------------------------------------
                                    121 ;	 function UART1_RX_IRQHandler
                                    122 ;	-----------------------------------------
      000000                        123 _UART1_RX_IRQHandler:
      000000 62               [ 2]  124 	div	x, a
                                    125 ;	user/main.c: 24: HC05_Read();
      000001 CDr00r00         [ 4]  126 	call	_HC05_Read
      000004 80               [11]  127 	iret
                                    128 ;	user/main.c: 34: void IWDG_Config(void)
                                    129 ;	-----------------------------------------
                                    130 ;	 function IWDG_Config
                                    131 ;	-----------------------------------------
      000005                        132 _IWDG_Config:
                                    133 ;	user/main.c: 38: IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
      000005 4B 55            [ 1]  134 	push	#0x55
      000007 CDr00r00         [ 4]  135 	call	_IWDG_WriteAccessCmd
      00000A 84               [ 1]  136 	pop	a
                                    137 ;	user/main.c: 40: IWDG_SetPrescaler(IWDG_Prescaler_256);
      00000B 4B 06            [ 1]  138 	push	#0x06
      00000D CDr00r00         [ 4]  139 	call	_IWDG_SetPrescaler
      000010 84               [ 1]  140 	pop	a
                                    141 ;	user/main.c: 44: IWDG_SetReload(250);
      000011 4B FA            [ 1]  142 	push	#0xfa
      000013 CDr00r00         [ 4]  143 	call	_IWDG_SetReload
      000016 84               [ 1]  144 	pop	a
                                    145 ;	user/main.c: 46: IWDG_ReloadCounter();
      000017 CDr00r00         [ 4]  146 	call	_IWDG_ReloadCounter
                                    147 ;	user/main.c: 48: IWDG_Enable();
      00001A CCr00r00         [ 2]  148 	jp	_IWDG_Enable
                                    149 ;	user/main.c: 51: void main(void)
                                    150 ;	-----------------------------------------
                                    151 ;	 function main
                                    152 ;	-----------------------------------------
      00001D                        153 _main:
                                    154 ;	user/main.c: 53: CLK_Config();
      00001D CDr00r00         [ 4]  155 	call	_CLK_Config
                                    156 ;	user/main.c: 55: HC05_Init(9600);
      000020 4B 80            [ 1]  157 	push	#0x80
      000022 4B 25            [ 1]  158 	push	#0x25
      000024 5F               [ 1]  159 	clrw	x
      000025 89               [ 2]  160 	pushw	x
      000026 CDr00r00         [ 4]  161 	call	_HC05_Init
      000029 5B 04            [ 2]  162 	addw	sp, #4
                                    163 ;	user/main.c: 56: HC05_PutStr("Hello World!");
      00002B AEr00r3C         [ 2]  164 	ldw	x, #___str_0+0
      00002E 89               [ 2]  165 	pushw	x
      00002F CDr00r00         [ 4]  166 	call	_HC05_PutStr
      000032 85               [ 2]  167 	popw	x
                                    168 ;	user/main.c: 57: IWDG_Config();
      000033 CDr00r05         [ 4]  169 	call	_IWDG_Config
                                    170 ;	user/main.c: 58: while(1)
      000036                        171 00102$:
                                    172 ;	user/main.c: 60: IWDG_ReloadCounter();
      000036 CDr00r00         [ 4]  173 	call	_IWDG_ReloadCounter
      000039 20 FB            [ 2]  174 	jra	00102$
      00003B 81               [ 4]  175 	ret
                                    176 	.area CODE
      00003C                        177 ___str_0:
      00003C 48 65 6C 6C 6F 20 57   178 	.ascii "Hello World!"
             6F 72 6C 64 21
      000048 00                     179 	.db 0x00
                                    180 	.area INITIALIZER
                                    181 	.area CABS (ABS)
