<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGA13pro.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../ip_core/clk/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../../ip_core/clk/pll_clk.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="../../ip_core/clk/pll_clk.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="../../ip_core/clk/pll_clk.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../../ip_core/clk/pll_clk.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../ip_core/fifo/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../../ip_core/fifo/rdfifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../ip_core/fifo/rdfifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../../ip_core/fifo/rdfifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="../../ip_core/fifo/rdfifo.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../../ip_core/fifo/rdfifo.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../../ip_core/fifo/wrfifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../ip_core/fifo/wrfifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../../ip_core/fifo/wrfifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="../../ip_core/fifo/wrfifo.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../../ip_core/fifo/wrfifo.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sdram_rw_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sdram_rw_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sdram_rw_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sdram_rw_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sdram_rw_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sdram_rw_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sdram_rw_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sdram_rw_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sdram_rw_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sdram_rw_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sdram_rw_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sdram_rw_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sdram_rw_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sdram_rw_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sdram_rw_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sdram_rw_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sdram_rw_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sdram_rw_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sdram_rw_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sdram_rw_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sdram_rw_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sdram_rw_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sdram_rw_test.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="sdram_rw_test_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="sdram_rw_test_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sdram_rw_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sdram_rw_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sdram_rw_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sdram_rw_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sdram_rw_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sdram_rw_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sdram_rw_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sdram_rw_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sdram_rw_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sdram_rw_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sdram_rw_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sdram_rw_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sdram_rw_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sdram_rw_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sdram_rw_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1706178544" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1706178544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706178544" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3194770528335309331" xil_pn:start_ts="1706178544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706178545" xil_pn:in_ck="2017135408867804177" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4817051807164891210" xil_pn:start_ts="1706178544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../ip_core/clk/pll_clk.v"/>
      <outfile xil_pn:name="../../ip_core/fifo/rdfifo.ngc"/>
      <outfile xil_pn:name="../../ip_core/fifo/rdfifo.v"/>
      <outfile xil_pn:name="../../ip_core/fifo/wrfifo.ngc"/>
      <outfile xil_pn:name="../../ip_core/fifo/wrfifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1706178545" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1706178545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706178545" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2536340341032706731" xil_pn:start_ts="1706178545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706178545" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1706178545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706178545" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6976795333890626452" xil_pn:start_ts="1706178545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706178658" xil_pn:in_ck="-1341067007090059235" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6700634063553959853" xil_pn:start_ts="1706178643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sdram_rw_test.lso"/>
      <outfile xil_pn:name="sdram_rw_test.ngc"/>
      <outfile xil_pn:name="sdram_rw_test.ngr"/>
      <outfile xil_pn:name="sdram_rw_test.prj"/>
      <outfile xil_pn:name="sdram_rw_test.stx"/>
      <outfile xil_pn:name="sdram_rw_test.syr"/>
      <outfile xil_pn:name="sdram_rw_test.xst"/>
      <outfile xil_pn:name="sdram_rw_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1706079373" xil_pn:in_ck="8206672046925283778" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4209633356031069312" xil_pn:start_ts="1706079373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706178676" xil_pn:in_ck="-418983056142537468" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2900151339486294005" xil_pn:start_ts="1706178658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sdram_rw_test.bld"/>
      <outfile xil_pn:name="sdram_rw_test.ngd"/>
      <outfile xil_pn:name="sdram_rw_test_cs.blc"/>
      <outfile xil_pn:name="sdram_rw_test_cs.ngc"/>
      <outfile xil_pn:name="sdram_rw_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1706178695" xil_pn:in_ck="-6873734697108588089" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4970266387953126887" xil_pn:start_ts="1706178676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sdram_rw_test.pcf"/>
      <outfile xil_pn:name="sdram_rw_test_map.map"/>
      <outfile xil_pn:name="sdram_rw_test_map.mrp"/>
      <outfile xil_pn:name="sdram_rw_test_map.ncd"/>
      <outfile xil_pn:name="sdram_rw_test_map.ngm"/>
      <outfile xil_pn:name="sdram_rw_test_map.xrpt"/>
      <outfile xil_pn:name="sdram_rw_test_summary.xml"/>
      <outfile xil_pn:name="sdram_rw_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1706178731" xil_pn:in_ck="2114164992305206368" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6937897011652631087" xil_pn:start_ts="1706178695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sdram_rw_test.ncd"/>
      <outfile xil_pn:name="sdram_rw_test.pad"/>
      <outfile xil_pn:name="sdram_rw_test.par"/>
      <outfile xil_pn:name="sdram_rw_test.ptwx"/>
      <outfile xil_pn:name="sdram_rw_test.unroutes"/>
      <outfile xil_pn:name="sdram_rw_test.xpi"/>
      <outfile xil_pn:name="sdram_rw_test_pad.csv"/>
      <outfile xil_pn:name="sdram_rw_test_pad.txt"/>
      <outfile xil_pn:name="sdram_rw_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1706178763" xil_pn:in_ck="4036102113142291265" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1706178746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sdram_rw_test.bgn"/>
      <outfile xil_pn:name="sdram_rw_test.bit"/>
      <outfile xil_pn:name="sdram_rw_test.drc"/>
      <outfile xil_pn:name="sdram_rw_test.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1706087275" xil_pn:in_ck="4036102113142278411" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1706087274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1706087618" xil_pn:in_ck="4036102113142278411" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-2900151339486294005" xil_pn:start_ts="1706087618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1706178731" xil_pn:in_ck="-6873734697108588221" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1706178723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sdram_rw_test.twr"/>
      <outfile xil_pn:name="sdram_rw_test.twx"/>
    </transform>
  </transforms>

</generated_project>
