digraph "CFG for 'file_escape_init' function" {
	label="CFG for 'file_escape_init' function";

	Node0x941720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%0:\l  %1 = alloca i32, align 4\l  %2 = bitcast i32* %1 to i8*, !dbg !1872\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* %2) #27, !dbg !1872\l  call void @llvm.dbg.declare(metadata i32* %1, metadata !1870, metadata\l... !DIExpression()), !dbg !1873\l  store i32 0, i32* %1, align 4, !dbg !1873, !tbaa !1874\l  br label %3, !dbg !1872\l}"];
	Node0x941720 -> Node0x9417d0;
	Node0x9417d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l3:                                                \l  %4 = load i32, i32* %1, align 4, !dbg !1878, !tbaa !1874\l  %5 = icmp slt i32 %4, 256, !dbg !1880\l  br i1 %5, label %8, label %6, !dbg !1881\l|{<s0>T|<s1>F}}"];
	Node0x9417d0:s0 -> Node0x941870;
	Node0x9417d0:s1 -> Node0x941820;
	Node0x941820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%6:\l6:                                                \l  %7 = bitcast i32* %1 to i8*, !dbg !1882\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* %7) #27, !dbg !1882\l  br label %36\l}"];
	Node0x941820 -> Node0x941aa0;
	Node0x941870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%8:\l8:                                                \l  %9 = load i32, i32* %1, align 4, !dbg !1883, !tbaa !1874\l  %10 = call zeroext i1 @c_isalnum(i32 noundef %9), !dbg !1884\l  br i1 %10, label %23, label %11, !dbg !1885\l|{<s0>T|<s1>F}}"];
	Node0x941870:s0 -> Node0x941a00;
	Node0x941870:s1 -> Node0x9418c0;
	Node0x9418c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%11:\l11:                                               \l  %12 = load i32, i32* %1, align 4, !dbg !1886, !tbaa !1874\l  %13 = icmp eq i32 %12, 126, !dbg !1887\l  br i1 %13, label %23, label %14, !dbg !1888\l|{<s0>T|<s1>F}}"];
	Node0x9418c0:s0 -> Node0x941a00;
	Node0x9418c0:s1 -> Node0x941910;
	Node0x941910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = load i32, i32* %1, align 4, !dbg !1889, !tbaa !1874\l  %16 = icmp eq i32 %15, 45, !dbg !1890\l  br i1 %16, label %23, label %17, !dbg !1891\l|{<s0>T|<s1>F}}"];
	Node0x941910:s0 -> Node0x941a00;
	Node0x941910:s1 -> Node0x941960;
	Node0x941960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%17:\l17:                                               \l  %18 = load i32, i32* %1, align 4, !dbg !1892, !tbaa !1874\l  %19 = icmp eq i32 %18, 46, !dbg !1893\l  br i1 %19, label %23, label %20, !dbg !1894\l|{<s0>T|<s1>F}}"];
	Node0x941960:s0 -> Node0x941a00;
	Node0x941960:s1 -> Node0x9419b0;
	Node0x9419b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%20:\l20:                                               \l  %21 = load i32, i32* %1, align 4, !dbg !1895, !tbaa !1874\l  %22 = icmp eq i32 %21, 95, !dbg !1896\l  br label %23, !dbg !1894\l}"];
	Node0x9419b0 -> Node0x941a00;
	Node0x941a00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%23:\l23:                                               \l  %24 = phi i1 [ true, %17 ], [ true, %14 ], [ true, %11 ], [ true, %8 ], [\l... %22, %20 ]\l  %25 = zext i1 %24 to i32, !dbg !1894\l  %26 = load i32, i32* %1, align 4, !dbg !1897, !tbaa !1874\l  %27 = sext i32 %26 to i64, !dbg !1898\l  %28 = getelementptr inbounds [256 x i8], [256 x i8]* @RFC3986, i64 0, i64\l... %27, !dbg !1898\l  %29 = load i8, i8* %28, align 1, !dbg !1899, !tbaa !1900\l  %30 = sext i8 %29 to i32, !dbg !1899\l  %31 = or i32 %30, %25, !dbg !1899\l  %32 = trunc i32 %31 to i8, !dbg !1899\l  store i8 %32, i8* %28, align 1, !dbg !1899, !tbaa !1900\l  br label %33, !dbg !1898\l}"];
	Node0x941a00 -> Node0x941a50;
	Node0x941a50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%33:\l33:                                               \l  %34 = load i32, i32* %1, align 4, !dbg !1901, !tbaa !1874\l  %35 = add nsw i32 %34, 1, !dbg !1901\l  store i32 %35, i32* %1, align 4, !dbg !1901, !tbaa !1874\l  br label %3, !dbg !1882, !llvm.loop !1902\l}"];
	Node0x941a50 -> Node0x9417d0;
	Node0x941aa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%36:\l36:                                               \l  ret void, !dbg !1906\l}"];
}
