/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AFEC0_INTR_0_H__
#define BCHP_AFEC0_INTR_0_H__

/***************************************************************************
 *AFEC0_INTR_0 - AFEC L2 Interrupt Control Registers for Channel 0
 ***************************************************************************/
#define BCHP_AFEC0_INTR_0_CPU_STATUS             0x06003000 /* CPU interrupt Status Register */
#define BCHP_AFEC0_INTR_0_CPU_SET                0x06003004 /* CPU interrupt Set Register */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR              0x06003008 /* CPU interrupt Clear Register */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS        0x0600300c /* CPU interrupt Mask Status Register */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET           0x06003010 /* CPU interrupt Mask Set Register */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR         0x06003014 /* CPU interrupt Mask Clear Register */
#define BCHP_AFEC0_INTR_0_PCI_STATUS             0x06003018 /* PCI interrupt Status Register */
#define BCHP_AFEC0_INTR_0_PCI_SET                0x0600301c /* PCI interrupt Set Register */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR              0x06003020 /* PCI interrupt Clear Register */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS        0x06003024 /* PCI interrupt Mask Status Register */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET           0x06003028 /* PCI interrupt Mask Set Register */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR         0x0600302c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: CPU_STATUS :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_IN_EXTRA_INTR_MASK       0x80000000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_IN_EXTRA_INTR_SHIFT      31
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_IN_EXTRA_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_IN_ERROR_INTR_MASK       0x40000000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_IN_ERROR_INTR_SHIFT      30
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_IN_ERROR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_O_PKT_FIFO_OVERFLOW_INTR_MASK 0x20000000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_CPU_STATUS_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_O_FRM_FIFO_OVERFLOW_INTR_MASK 0x10000000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_CPU_STATUS_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_PS_VALID_GAP_MASK             0x08000000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_PS_VALID_GAP_SHIFT            27
#define BCHP_AFEC0_INTR_0_CPU_STATUS_PS_VALID_GAP_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_FRM_CNT_ROVR_INTR_MASK   0x04000000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_FRM_CNT_ROVR_INTR_SHIFT  26
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_DATA_ERROR_IRQ_INTR_MASK  0x02000000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_DATA_ERROR_IRQ_INTR_SHIFT 25
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_CRC8_FAILED_IRQ_INTR_MASK     0x01000000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_CRC8_FAILED_IRQ_INTR_SHIFT    24
#define BCHP_AFEC0_INTR_0_CPU_STATUS_CRC8_FAILED_IRQ_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_CPU_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_LOCK_NEG_INTR_MASK       0x00010000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_LOCK_NEG_INTR_SHIFT      16
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_LOCK_NEG_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_NEG_INTR_MASK         0x00008000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_NEG_INTR_SHIFT        15
#define BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_NEG_INTR_DEFAULT      0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_reserved0_MASK                0x00004000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_reserved0_SHIFT               14

/* AFEC0_INTR_0 :: CPU_STATUS :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_LOCK_INTR_MASK           0x00002000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_LOCK_INTR_SHIFT          13
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_LOCK_INTR_DEFAULT        0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_XCS_IRQ_INTR_MASK             0x00001000
#define BCHP_AFEC0_INTR_0_CPU_STATUS_XCS_IRQ_INTR_SHIFT            12
#define BCHP_AFEC0_INTR_0_CPU_STATUS_XCS_IRQ_INTR_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_ON1_IRQ_INTR_MASK             0x00000800
#define BCHP_AFEC0_INTR_0_CPU_STATUS_ON1_IRQ_INTR_SHIFT            11
#define BCHP_AFEC0_INTR_0_CPU_STATUS_ON1_IRQ_INTR_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_ON2_IRQ_INTR_MASK             0x00000400
#define BCHP_AFEC0_INTR_0_CPU_STATUS_ON2_IRQ_INTR_SHIFT            10
#define BCHP_AFEC0_INTR_0_CPU_STATUS_ON2_IRQ_INTR_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_ITER_CNT_ROVR_INTR_MASK  0x00000200
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_ITER_CNT_ROVR_INTR_SHIFT 9
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_FAIL_CNT_ROVR_INTR_MASK  0x00000100
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_FAIL_CNT_ROVR_INTR_SHIFT 8
#define BCHP_AFEC0_INTR_0_CPU_STATUS_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_NBLK_ROVR_INTR_MASK       0x00000080
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_NBLK_ROVR_INTR_SHIFT      7
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_NBLK_ROVR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_CBLK_ROVR_INTR_MASK       0x00000040
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_CBLK_ROVR_INTR_SHIFT      6
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_CBLK_ROVR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_BBLK_ROVR_INTR_MASK       0x00000020
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_BBLK_ROVR_INTR_SHIFT      5
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_BBLK_ROVR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_CBIT_ROVR_INTR_MASK       0x00000010
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_CBIT_ROVR_INTR_SHIFT      4
#define BCHP_AFEC0_INTR_0_CPU_STATUS_BCH_CBIT_ROVR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_IN_FIFO_OVERFLOW_INTR_MASK    0x00000008
#define BCHP_AFEC0_INTR_0_CPU_STATUS_IN_FIFO_OVERFLOW_INTR_SHIFT   3
#define BCHP_AFEC0_INTR_0_CPU_STATUS_IN_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_EFIFO_OVERFLOW_INTR_MASK      0x00000004
#define BCHP_AFEC0_INTR_0_CPU_STATUS_EFIFO_OVERFLOW_INTR_SHIFT     2
#define BCHP_AFEC0_INTR_0_CPU_STATUS_EFIFO_OVERFLOW_INTR_DEFAULT   0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_INTR_MASK             0x00000002
#define BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_INTR_SHIFT            1
#define BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_INTR_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: CPU_STATUS :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_CPU_STATUS_OFIFO_OVERFLOW_INTR_MASK      0x00000001
#define BCHP_AFEC0_INTR_0_CPU_STATUS_OFIFO_OVERFLOW_INTR_SHIFT     0
#define BCHP_AFEC0_INTR_0_CPU_STATUS_OFIFO_OVERFLOW_INTR_DEFAULT   0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: CPU_SET :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_IN_EXTRA_INTR_MASK          0x80000000
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_IN_EXTRA_INTR_SHIFT         31
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_IN_EXTRA_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_IN_ERROR_INTR_MASK          0x40000000
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_IN_ERROR_INTR_SHIFT         30
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_IN_ERROR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_CPU_SET_O_PKT_FIFO_OVERFLOW_INTR_MASK    0x20000000
#define BCHP_AFEC0_INTR_0_CPU_SET_O_PKT_FIFO_OVERFLOW_INTR_SHIFT   29
#define BCHP_AFEC0_INTR_0_CPU_SET_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_CPU_SET_O_FRM_FIFO_OVERFLOW_INTR_MASK    0x10000000
#define BCHP_AFEC0_INTR_0_CPU_SET_O_FRM_FIFO_OVERFLOW_INTR_SHIFT   28
#define BCHP_AFEC0_INTR_0_CPU_SET_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_CPU_SET_PS_VALID_GAP_MASK                0x08000000
#define BCHP_AFEC0_INTR_0_CPU_SET_PS_VALID_GAP_SHIFT               27
#define BCHP_AFEC0_INTR_0_CPU_SET_PS_VALID_GAP_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_FRM_CNT_ROVR_INTR_MASK      0x04000000
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_FRM_CNT_ROVR_INTR_SHIFT     26
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_FRM_CNT_ROVR_INTR_DEFAULT   0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_DATA_ERROR_IRQ_INTR_MASK     0x02000000
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_DATA_ERROR_IRQ_INTR_SHIFT    25
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_DATA_ERROR_IRQ_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_CPU_SET_CRC8_FAILED_IRQ_INTR_MASK        0x01000000
#define BCHP_AFEC0_INTR_0_CPU_SET_CRC8_FAILED_IRQ_INTR_SHIFT       24
#define BCHP_AFEC0_INTR_0_CPU_SET_CRC8_FAILED_IRQ_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNC_MISMATCH_IRQ_INTR_MASK  0x00200000
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_UPL_MISMATCH_IRQ_INTR_MASK   0x00100000
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_UPL_MISMATCH_IRQ_INTR_SHIFT  20
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_DFL_MISMATCH_IRQ_INTR_MASK   0x00080000
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_DFL_MISMATCH_IRQ_INTR_SHIFT  19
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_CPU_SET_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_LOCK_NEG_INTR_MASK          0x00010000
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_LOCK_NEG_INTR_SHIFT         16
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_LOCK_NEG_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_CPU_SET_MP_LOCK_NEG_INTR_MASK            0x00008000
#define BCHP_AFEC0_INTR_0_CPU_SET_MP_LOCK_NEG_INTR_SHIFT           15
#define BCHP_AFEC0_INTR_0_CPU_SET_MP_LOCK_NEG_INTR_DEFAULT         0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_CPU_SET_reserved0_MASK                   0x00004000
#define BCHP_AFEC0_INTR_0_CPU_SET_reserved0_SHIFT                  14

/* AFEC0_INTR_0 :: CPU_SET :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_LOCK_INTR_MASK              0x00002000
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_LOCK_INTR_SHIFT             13
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_LOCK_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_CPU_SET_XCS_IRQ_INTR_MASK                0x00001000
#define BCHP_AFEC0_INTR_0_CPU_SET_XCS_IRQ_INTR_SHIFT               12
#define BCHP_AFEC0_INTR_0_CPU_SET_XCS_IRQ_INTR_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_CPU_SET_ON1_IRQ_INTR_MASK                0x00000800
#define BCHP_AFEC0_INTR_0_CPU_SET_ON1_IRQ_INTR_SHIFT               11
#define BCHP_AFEC0_INTR_0_CPU_SET_ON1_IRQ_INTR_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_CPU_SET_ON2_IRQ_INTR_MASK                0x00000400
#define BCHP_AFEC0_INTR_0_CPU_SET_ON2_IRQ_INTR_SHIFT               10
#define BCHP_AFEC0_INTR_0_CPU_SET_ON2_IRQ_INTR_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_ITER_CNT_ROVR_INTR_MASK     0x00000200
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_ITER_CNT_ROVR_INTR_SHIFT    9
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_ITER_CNT_ROVR_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_FAIL_CNT_ROVR_INTR_MASK     0x00000100
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_FAIL_CNT_ROVR_INTR_SHIFT    8
#define BCHP_AFEC0_INTR_0_CPU_SET_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_NBLK_ROVR_INTR_MASK          0x00000080
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_NBLK_ROVR_INTR_SHIFT         7
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_NBLK_ROVR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_CBLK_ROVR_INTR_MASK          0x00000040
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_CBLK_ROVR_INTR_SHIFT         6
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_CBLK_ROVR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_BBLK_ROVR_INTR_MASK          0x00000020
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_BBLK_ROVR_INTR_SHIFT         5
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_BBLK_ROVR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_CBIT_ROVR_INTR_MASK          0x00000010
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_CBIT_ROVR_INTR_SHIFT         4
#define BCHP_AFEC0_INTR_0_CPU_SET_BCH_CBIT_ROVR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_CPU_SET_IN_FIFO_OVERFLOW_INTR_MASK       0x00000008
#define BCHP_AFEC0_INTR_0_CPU_SET_IN_FIFO_OVERFLOW_INTR_SHIFT      3
#define BCHP_AFEC0_INTR_0_CPU_SET_IN_FIFO_OVERFLOW_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_CPU_SET_EFIFO_OVERFLOW_INTR_MASK         0x00000004
#define BCHP_AFEC0_INTR_0_CPU_SET_EFIFO_OVERFLOW_INTR_SHIFT        2
#define BCHP_AFEC0_INTR_0_CPU_SET_EFIFO_OVERFLOW_INTR_DEFAULT      0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_CPU_SET_MP_LOCK_INTR_MASK                0x00000002
#define BCHP_AFEC0_INTR_0_CPU_SET_MP_LOCK_INTR_SHIFT               1
#define BCHP_AFEC0_INTR_0_CPU_SET_MP_LOCK_INTR_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: CPU_SET :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_CPU_SET_OFIFO_OVERFLOW_INTR_MASK         0x00000001
#define BCHP_AFEC0_INTR_0_CPU_SET_OFIFO_OVERFLOW_INTR_SHIFT        0
#define BCHP_AFEC0_INTR_0_CPU_SET_OFIFO_OVERFLOW_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: CPU_CLEAR :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_IN_EXTRA_INTR_MASK        0x80000000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_IN_EXTRA_INTR_SHIFT       31
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_IN_EXTRA_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_IN_ERROR_INTR_MASK        0x40000000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_IN_ERROR_INTR_SHIFT       30
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_IN_ERROR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_MASK  0x20000000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_MASK  0x10000000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_PS_VALID_GAP_MASK              0x08000000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_PS_VALID_GAP_SHIFT             27
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_PS_VALID_GAP_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_FRM_CNT_ROVR_INTR_MASK    0x04000000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_FRM_CNT_ROVR_INTR_SHIFT   26
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_DATA_ERROR_IRQ_INTR_MASK   0x02000000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_DATA_ERROR_IRQ_INTR_SHIFT  25
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_CRC8_FAILED_IRQ_INTR_MASK      0x01000000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_CRC8_FAILED_IRQ_INTR_SHIFT     24
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_CRC8_FAILED_IRQ_INTR_DEFAULT   0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_LOCK_NEG_INTR_MASK        0x00010000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_LOCK_NEG_INTR_SHIFT       16
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_LOCK_NEG_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_MP_LOCK_NEG_INTR_MASK          0x00008000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_MP_LOCK_NEG_INTR_SHIFT         15
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_MP_LOCK_NEG_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_reserved0_MASK                 0x00004000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_reserved0_SHIFT                14

/* AFEC0_INTR_0 :: CPU_CLEAR :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_LOCK_INTR_MASK            0x00002000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_LOCK_INTR_SHIFT           13
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_LOCK_INTR_DEFAULT         0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_XCS_IRQ_INTR_MASK              0x00001000
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_XCS_IRQ_INTR_SHIFT             12
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_XCS_IRQ_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_ON1_IRQ_INTR_MASK              0x00000800
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_ON1_IRQ_INTR_SHIFT             11
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_ON1_IRQ_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_ON2_IRQ_INTR_MASK              0x00000400
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_ON2_IRQ_INTR_SHIFT             10
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_ON2_IRQ_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_ITER_CNT_ROVR_INTR_MASK   0x00000200
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_ITER_CNT_ROVR_INTR_SHIFT  9
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_MASK   0x00000100
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_SHIFT  8
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_NBLK_ROVR_INTR_MASK        0x00000080
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_NBLK_ROVR_INTR_SHIFT       7
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_NBLK_ROVR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_CBLK_ROVR_INTR_MASK        0x00000040
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_CBLK_ROVR_INTR_SHIFT       6
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_CBLK_ROVR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_BBLK_ROVR_INTR_MASK        0x00000020
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_BBLK_ROVR_INTR_SHIFT       5
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_BBLK_ROVR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_CBIT_ROVR_INTR_MASK        0x00000010
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_CBIT_ROVR_INTR_SHIFT       4
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_BCH_CBIT_ROVR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_IN_FIFO_OVERFLOW_INTR_MASK     0x00000008
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_IN_FIFO_OVERFLOW_INTR_SHIFT    3
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_IN_FIFO_OVERFLOW_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_EFIFO_OVERFLOW_INTR_MASK       0x00000004
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_EFIFO_OVERFLOW_INTR_SHIFT      2
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_EFIFO_OVERFLOW_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_MP_LOCK_INTR_MASK              0x00000002
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_MP_LOCK_INTR_SHIFT             1
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_MP_LOCK_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: CPU_CLEAR :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_OFIFO_OVERFLOW_INTR_MASK       0x00000001
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_OFIFO_OVERFLOW_INTR_SHIFT      0
#define BCHP_AFEC0_INTR_0_CPU_CLEAR_OFIFO_OVERFLOW_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_IN_EXTRA_INTR_MASK  0x80000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_IN_EXTRA_INTR_SHIFT 31
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_IN_EXTRA_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_IN_ERROR_INTR_MASK  0x40000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_IN_ERROR_INTR_SHIFT 30
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_IN_ERROR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_O_PKT_FIFO_OVERFLOW_INTR_MASK 0x20000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_O_FRM_FIFO_OVERFLOW_INTR_MASK 0x10000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_PS_VALID_GAP_MASK        0x08000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_PS_VALID_GAP_SHIFT       27
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_PS_VALID_GAP_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_FRM_CNT_ROVR_INTR_MASK 0x04000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_FRM_CNT_ROVR_INTR_SHIFT 26
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_DATA_ERROR_IRQ_INTR_MASK 0x02000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_DATA_ERROR_IRQ_INTR_SHIFT 25
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_CRC8_FAILED_IRQ_INTR_MASK 0x01000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_CRC8_FAILED_IRQ_INTR_SHIFT 24
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_CRC8_FAILED_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_LOCK_NEG_INTR_MASK  0x00010000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_LOCK_NEG_INTR_SHIFT 16
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_LOCK_NEG_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_MP_LOCK_NEG_INTR_MASK    0x00008000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_MP_LOCK_NEG_INTR_SHIFT   15
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_MP_LOCK_NEG_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_reserved0_MASK           0x00004000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_reserved0_SHIFT          14

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_LOCK_INTR_MASK      0x00002000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_LOCK_INTR_SHIFT     13
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_LOCK_INTR_DEFAULT   0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_XCS_IRQ_INTR_MASK        0x00001000
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_XCS_IRQ_INTR_SHIFT       12
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_XCS_IRQ_INTR_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_ON1_IRQ_INTR_MASK        0x00000800
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_ON1_IRQ_INTR_SHIFT       11
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_ON1_IRQ_INTR_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_ON2_IRQ_INTR_MASK        0x00000400
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_ON2_IRQ_INTR_SHIFT       10
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_ON2_IRQ_INTR_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_ITER_CNT_ROVR_INTR_MASK 0x00000200
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_ITER_CNT_ROVR_INTR_SHIFT 9
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_FAIL_CNT_ROVR_INTR_MASK 0x00000100
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_FAIL_CNT_ROVR_INTR_SHIFT 8
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_NBLK_ROVR_INTR_MASK  0x00000080
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_NBLK_ROVR_INTR_SHIFT 7
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_NBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_CBLK_ROVR_INTR_MASK  0x00000040
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_CBLK_ROVR_INTR_SHIFT 6
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_CBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_BBLK_ROVR_INTR_MASK  0x00000020
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_BBLK_ROVR_INTR_SHIFT 5
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_BBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_CBIT_ROVR_INTR_MASK  0x00000010
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_CBIT_ROVR_INTR_SHIFT 4
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_BCH_CBIT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_IN_FIFO_OVERFLOW_INTR_MASK 0x00000008
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_IN_FIFO_OVERFLOW_INTR_SHIFT 3
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_IN_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_EFIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_EFIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_EFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_MP_LOCK_INTR_MASK        0x00000002
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_MP_LOCK_INTR_SHIFT       1
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_MP_LOCK_INTR_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_STATUS :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_OFIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_OFIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_AFEC0_INTR_0_CPU_MASK_STATUS_OFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: CPU_MASK_SET :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_IN_EXTRA_INTR_MASK     0x80000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_IN_EXTRA_INTR_SHIFT    31
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_IN_EXTRA_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_IN_ERROR_INTR_MASK     0x40000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_IN_ERROR_INTR_SHIFT    30
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_IN_ERROR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_O_PKT_FIFO_OVERFLOW_INTR_MASK 0x20000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_O_FRM_FIFO_OVERFLOW_INTR_MASK 0x10000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_PS_VALID_GAP_MASK           0x08000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_PS_VALID_GAP_SHIFT          27
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_PS_VALID_GAP_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_FRM_CNT_ROVR_INTR_MASK 0x04000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_FRM_CNT_ROVR_INTR_SHIFT 26
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_DATA_ERROR_IRQ_INTR_MASK 0x02000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_DATA_ERROR_IRQ_INTR_SHIFT 25
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_CRC8_FAILED_IRQ_INTR_MASK   0x01000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_CRC8_FAILED_IRQ_INTR_SHIFT  24
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_CRC8_FAILED_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_LOCK_NEG_INTR_MASK     0x00010000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_LOCK_NEG_INTR_SHIFT    16
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_LOCK_NEG_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_MP_LOCK_NEG_INTR_MASK       0x00008000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_MP_LOCK_NEG_INTR_SHIFT      15
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_MP_LOCK_NEG_INTR_DEFAULT    0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_reserved0_MASK              0x00004000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_reserved0_SHIFT             14

/* AFEC0_INTR_0 :: CPU_MASK_SET :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_LOCK_INTR_MASK         0x00002000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_LOCK_INTR_SHIFT        13
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_LOCK_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_XCS_IRQ_INTR_MASK           0x00001000
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_XCS_IRQ_INTR_SHIFT          12
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_XCS_IRQ_INTR_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_ON1_IRQ_INTR_MASK           0x00000800
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_ON1_IRQ_INTR_SHIFT          11
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_ON1_IRQ_INTR_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_ON2_IRQ_INTR_MASK           0x00000400
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_ON2_IRQ_INTR_SHIFT          10
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_ON2_IRQ_INTR_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_ITER_CNT_ROVR_INTR_MASK 0x00000200
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_ITER_CNT_ROVR_INTR_SHIFT 9
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_FAIL_CNT_ROVR_INTR_MASK 0x00000100
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_FAIL_CNT_ROVR_INTR_SHIFT 8
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_NBLK_ROVR_INTR_MASK     0x00000080
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_NBLK_ROVR_INTR_SHIFT    7
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_NBLK_ROVR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_CBLK_ROVR_INTR_MASK     0x00000040
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_CBLK_ROVR_INTR_SHIFT    6
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_CBLK_ROVR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_BBLK_ROVR_INTR_MASK     0x00000020
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_BBLK_ROVR_INTR_SHIFT    5
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_BBLK_ROVR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_CBIT_ROVR_INTR_MASK     0x00000010
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_CBIT_ROVR_INTR_SHIFT    4
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_BCH_CBIT_ROVR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_IN_FIFO_OVERFLOW_INTR_MASK  0x00000008
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_IN_FIFO_OVERFLOW_INTR_SHIFT 3
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_IN_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_EFIFO_OVERFLOW_INTR_MASK    0x00000004
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_EFIFO_OVERFLOW_INTR_SHIFT   2
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_EFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_MP_LOCK_INTR_MASK           0x00000002
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_MP_LOCK_INTR_SHIFT          1
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_MP_LOCK_INTR_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_SET :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_OFIFO_OVERFLOW_INTR_MASK    0x00000001
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_OFIFO_OVERFLOW_INTR_SHIFT   0
#define BCHP_AFEC0_INTR_0_CPU_MASK_SET_OFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_IN_EXTRA_INTR_MASK   0x80000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_IN_EXTRA_INTR_SHIFT  31
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_IN_EXTRA_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_IN_ERROR_INTR_MASK   0x40000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_IN_ERROR_INTR_SHIFT  30
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_IN_ERROR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_MASK 0x20000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_MASK 0x10000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_PS_VALID_GAP_MASK         0x08000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_PS_VALID_GAP_SHIFT        27
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_PS_VALID_GAP_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_FRM_CNT_ROVR_INTR_MASK 0x04000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_FRM_CNT_ROVR_INTR_SHIFT 26
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_DATA_ERROR_IRQ_INTR_MASK 0x02000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_DATA_ERROR_IRQ_INTR_SHIFT 25
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_CRC8_FAILED_IRQ_INTR_MASK 0x01000000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_CRC8_FAILED_IRQ_INTR_SHIFT 24
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_CRC8_FAILED_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_LOCK_NEG_INTR_MASK   0x00010000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_LOCK_NEG_INTR_SHIFT  16
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_LOCK_NEG_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_MP_LOCK_NEG_INTR_MASK     0x00008000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_MP_LOCK_NEG_INTR_SHIFT    15
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_MP_LOCK_NEG_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_reserved0_MASK            0x00004000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_reserved0_SHIFT           14

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_LOCK_INTR_MASK       0x00002000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_LOCK_INTR_SHIFT      13
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_LOCK_INTR_DEFAULT    0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_XCS_IRQ_INTR_MASK         0x00001000
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_XCS_IRQ_INTR_SHIFT        12
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_XCS_IRQ_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_ON1_IRQ_INTR_MASK         0x00000800
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_ON1_IRQ_INTR_SHIFT        11
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_ON1_IRQ_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_ON2_IRQ_INTR_MASK         0x00000400
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_ON2_IRQ_INTR_SHIFT        10
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_ON2_IRQ_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_ITER_CNT_ROVR_INTR_MASK 0x00000200
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_ITER_CNT_ROVR_INTR_SHIFT 9
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_MASK 0x00000100
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_SHIFT 8
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_NBLK_ROVR_INTR_MASK   0x00000080
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_NBLK_ROVR_INTR_SHIFT  7
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_NBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_CBLK_ROVR_INTR_MASK   0x00000040
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_CBLK_ROVR_INTR_SHIFT  6
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_CBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_BBLK_ROVR_INTR_MASK   0x00000020
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_BBLK_ROVR_INTR_SHIFT  5
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_BBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_CBIT_ROVR_INTR_MASK   0x00000010
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_CBIT_ROVR_INTR_SHIFT  4
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_BCH_CBIT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_IN_FIFO_OVERFLOW_INTR_MASK 0x00000008
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_IN_FIFO_OVERFLOW_INTR_SHIFT 3
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_IN_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_EFIFO_OVERFLOW_INTR_MASK  0x00000004
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_EFIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_EFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_MP_LOCK_INTR_MASK         0x00000002
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_MP_LOCK_INTR_SHIFT        1
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_MP_LOCK_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: CPU_MASK_CLEAR :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_OFIFO_OVERFLOW_INTR_MASK  0x00000001
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_OFIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_AFEC0_INTR_0_CPU_MASK_CLEAR_OFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: PCI_STATUS :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_IN_EXTRA_INTR_MASK       0x80000000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_IN_EXTRA_INTR_SHIFT      31
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_IN_EXTRA_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_IN_ERROR_INTR_MASK       0x40000000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_IN_ERROR_INTR_SHIFT      30
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_IN_ERROR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_O_PKT_FIFO_OVERFLOW_INTR_MASK 0x20000000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_PCI_STATUS_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_O_FRM_FIFO_OVERFLOW_INTR_MASK 0x10000000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_PCI_STATUS_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_PS_VALID_GAP_MASK             0x08000000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_PS_VALID_GAP_SHIFT            27
#define BCHP_AFEC0_INTR_0_PCI_STATUS_PS_VALID_GAP_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_FRM_CNT_ROVR_INTR_MASK   0x04000000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_FRM_CNT_ROVR_INTR_SHIFT  26
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_DATA_ERROR_IRQ_INTR_MASK  0x02000000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_DATA_ERROR_IRQ_INTR_SHIFT 25
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_CRC8_FAILED_IRQ_INTR_MASK     0x01000000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_CRC8_FAILED_IRQ_INTR_SHIFT    24
#define BCHP_AFEC0_INTR_0_PCI_STATUS_CRC8_FAILED_IRQ_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_PCI_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_LOCK_NEG_INTR_MASK       0x00010000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_LOCK_NEG_INTR_SHIFT      16
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_LOCK_NEG_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_MP_LOCK_NEG_INTR_MASK         0x00008000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_MP_LOCK_NEG_INTR_SHIFT        15
#define BCHP_AFEC0_INTR_0_PCI_STATUS_MP_LOCK_NEG_INTR_DEFAULT      0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_reserved0_MASK                0x00004000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_reserved0_SHIFT               14

/* AFEC0_INTR_0 :: PCI_STATUS :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_LOCK_INTR_MASK           0x00002000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_LOCK_INTR_SHIFT          13
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_LOCK_INTR_DEFAULT        0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_XCS_IRQ_INTR_MASK             0x00001000
#define BCHP_AFEC0_INTR_0_PCI_STATUS_XCS_IRQ_INTR_SHIFT            12
#define BCHP_AFEC0_INTR_0_PCI_STATUS_XCS_IRQ_INTR_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_ON1_IRQ_INTR_MASK             0x00000800
#define BCHP_AFEC0_INTR_0_PCI_STATUS_ON1_IRQ_INTR_SHIFT            11
#define BCHP_AFEC0_INTR_0_PCI_STATUS_ON1_IRQ_INTR_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_ON2_IRQ_INTR_MASK             0x00000400
#define BCHP_AFEC0_INTR_0_PCI_STATUS_ON2_IRQ_INTR_SHIFT            10
#define BCHP_AFEC0_INTR_0_PCI_STATUS_ON2_IRQ_INTR_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_ITER_CNT_ROVR_INTR_MASK  0x00000200
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_ITER_CNT_ROVR_INTR_SHIFT 9
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_FAIL_CNT_ROVR_INTR_MASK  0x00000100
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_FAIL_CNT_ROVR_INTR_SHIFT 8
#define BCHP_AFEC0_INTR_0_PCI_STATUS_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_NBLK_ROVR_INTR_MASK       0x00000080
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_NBLK_ROVR_INTR_SHIFT      7
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_NBLK_ROVR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_CBLK_ROVR_INTR_MASK       0x00000040
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_CBLK_ROVR_INTR_SHIFT      6
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_CBLK_ROVR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_BBLK_ROVR_INTR_MASK       0x00000020
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_BBLK_ROVR_INTR_SHIFT      5
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_BBLK_ROVR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_CBIT_ROVR_INTR_MASK       0x00000010
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_CBIT_ROVR_INTR_SHIFT      4
#define BCHP_AFEC0_INTR_0_PCI_STATUS_BCH_CBIT_ROVR_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_IN_FIFO_OVERFLOW_INTR_MASK    0x00000008
#define BCHP_AFEC0_INTR_0_PCI_STATUS_IN_FIFO_OVERFLOW_INTR_SHIFT   3
#define BCHP_AFEC0_INTR_0_PCI_STATUS_IN_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_EFIFO_OVERFLOW_INTR_MASK      0x00000004
#define BCHP_AFEC0_INTR_0_PCI_STATUS_EFIFO_OVERFLOW_INTR_SHIFT     2
#define BCHP_AFEC0_INTR_0_PCI_STATUS_EFIFO_OVERFLOW_INTR_DEFAULT   0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_MP_LOCK_INTR_MASK             0x00000002
#define BCHP_AFEC0_INTR_0_PCI_STATUS_MP_LOCK_INTR_SHIFT            1
#define BCHP_AFEC0_INTR_0_PCI_STATUS_MP_LOCK_INTR_DEFAULT          0x00000000

/* AFEC0_INTR_0 :: PCI_STATUS :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_PCI_STATUS_OFIFO_OVERFLOW_INTR_MASK      0x00000001
#define BCHP_AFEC0_INTR_0_PCI_STATUS_OFIFO_OVERFLOW_INTR_SHIFT     0
#define BCHP_AFEC0_INTR_0_PCI_STATUS_OFIFO_OVERFLOW_INTR_DEFAULT   0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: PCI_SET :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_IN_EXTRA_INTR_MASK          0x80000000
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_IN_EXTRA_INTR_SHIFT         31
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_IN_EXTRA_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_IN_ERROR_INTR_MASK          0x40000000
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_IN_ERROR_INTR_SHIFT         30
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_IN_ERROR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_PCI_SET_O_PKT_FIFO_OVERFLOW_INTR_MASK    0x20000000
#define BCHP_AFEC0_INTR_0_PCI_SET_O_PKT_FIFO_OVERFLOW_INTR_SHIFT   29
#define BCHP_AFEC0_INTR_0_PCI_SET_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_PCI_SET_O_FRM_FIFO_OVERFLOW_INTR_MASK    0x10000000
#define BCHP_AFEC0_INTR_0_PCI_SET_O_FRM_FIFO_OVERFLOW_INTR_SHIFT   28
#define BCHP_AFEC0_INTR_0_PCI_SET_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_PCI_SET_PS_VALID_GAP_MASK                0x08000000
#define BCHP_AFEC0_INTR_0_PCI_SET_PS_VALID_GAP_SHIFT               27
#define BCHP_AFEC0_INTR_0_PCI_SET_PS_VALID_GAP_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_FRM_CNT_ROVR_INTR_MASK      0x04000000
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_FRM_CNT_ROVR_INTR_SHIFT     26
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_FRM_CNT_ROVR_INTR_DEFAULT   0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_DATA_ERROR_IRQ_INTR_MASK     0x02000000
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_DATA_ERROR_IRQ_INTR_SHIFT    25
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_DATA_ERROR_IRQ_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_PCI_SET_CRC8_FAILED_IRQ_INTR_MASK        0x01000000
#define BCHP_AFEC0_INTR_0_PCI_SET_CRC8_FAILED_IRQ_INTR_SHIFT       24
#define BCHP_AFEC0_INTR_0_PCI_SET_CRC8_FAILED_IRQ_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNC_MISMATCH_IRQ_INTR_MASK  0x00200000
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_UPL_MISMATCH_IRQ_INTR_MASK   0x00100000
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_UPL_MISMATCH_IRQ_INTR_SHIFT  20
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_DFL_MISMATCH_IRQ_INTR_MASK   0x00080000
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_DFL_MISMATCH_IRQ_INTR_SHIFT  19
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_PCI_SET_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_LOCK_NEG_INTR_MASK          0x00010000
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_LOCK_NEG_INTR_SHIFT         16
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_LOCK_NEG_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_PCI_SET_MP_LOCK_NEG_INTR_MASK            0x00008000
#define BCHP_AFEC0_INTR_0_PCI_SET_MP_LOCK_NEG_INTR_SHIFT           15
#define BCHP_AFEC0_INTR_0_PCI_SET_MP_LOCK_NEG_INTR_DEFAULT         0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_PCI_SET_reserved0_MASK                   0x00004000
#define BCHP_AFEC0_INTR_0_PCI_SET_reserved0_SHIFT                  14

/* AFEC0_INTR_0 :: PCI_SET :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_LOCK_INTR_MASK              0x00002000
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_LOCK_INTR_SHIFT             13
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_LOCK_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_PCI_SET_XCS_IRQ_INTR_MASK                0x00001000
#define BCHP_AFEC0_INTR_0_PCI_SET_XCS_IRQ_INTR_SHIFT               12
#define BCHP_AFEC0_INTR_0_PCI_SET_XCS_IRQ_INTR_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_PCI_SET_ON1_IRQ_INTR_MASK                0x00000800
#define BCHP_AFEC0_INTR_0_PCI_SET_ON1_IRQ_INTR_SHIFT               11
#define BCHP_AFEC0_INTR_0_PCI_SET_ON1_IRQ_INTR_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_PCI_SET_ON2_IRQ_INTR_MASK                0x00000400
#define BCHP_AFEC0_INTR_0_PCI_SET_ON2_IRQ_INTR_SHIFT               10
#define BCHP_AFEC0_INTR_0_PCI_SET_ON2_IRQ_INTR_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_ITER_CNT_ROVR_INTR_MASK     0x00000200
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_ITER_CNT_ROVR_INTR_SHIFT    9
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_ITER_CNT_ROVR_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_FAIL_CNT_ROVR_INTR_MASK     0x00000100
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_FAIL_CNT_ROVR_INTR_SHIFT    8
#define BCHP_AFEC0_INTR_0_PCI_SET_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_NBLK_ROVR_INTR_MASK          0x00000080
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_NBLK_ROVR_INTR_SHIFT         7
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_NBLK_ROVR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_CBLK_ROVR_INTR_MASK          0x00000040
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_CBLK_ROVR_INTR_SHIFT         6
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_CBLK_ROVR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_BBLK_ROVR_INTR_MASK          0x00000020
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_BBLK_ROVR_INTR_SHIFT         5
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_BBLK_ROVR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_CBIT_ROVR_INTR_MASK          0x00000010
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_CBIT_ROVR_INTR_SHIFT         4
#define BCHP_AFEC0_INTR_0_PCI_SET_BCH_CBIT_ROVR_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_PCI_SET_IN_FIFO_OVERFLOW_INTR_MASK       0x00000008
#define BCHP_AFEC0_INTR_0_PCI_SET_IN_FIFO_OVERFLOW_INTR_SHIFT      3
#define BCHP_AFEC0_INTR_0_PCI_SET_IN_FIFO_OVERFLOW_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_PCI_SET_EFIFO_OVERFLOW_INTR_MASK         0x00000004
#define BCHP_AFEC0_INTR_0_PCI_SET_EFIFO_OVERFLOW_INTR_SHIFT        2
#define BCHP_AFEC0_INTR_0_PCI_SET_EFIFO_OVERFLOW_INTR_DEFAULT      0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_PCI_SET_MP_LOCK_INTR_MASK                0x00000002
#define BCHP_AFEC0_INTR_0_PCI_SET_MP_LOCK_INTR_SHIFT               1
#define BCHP_AFEC0_INTR_0_PCI_SET_MP_LOCK_INTR_DEFAULT             0x00000000

/* AFEC0_INTR_0 :: PCI_SET :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_PCI_SET_OFIFO_OVERFLOW_INTR_MASK         0x00000001
#define BCHP_AFEC0_INTR_0_PCI_SET_OFIFO_OVERFLOW_INTR_SHIFT        0
#define BCHP_AFEC0_INTR_0_PCI_SET_OFIFO_OVERFLOW_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: PCI_CLEAR :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_IN_EXTRA_INTR_MASK        0x80000000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_IN_EXTRA_INTR_SHIFT       31
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_IN_EXTRA_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_IN_ERROR_INTR_MASK        0x40000000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_IN_ERROR_INTR_SHIFT       30
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_IN_ERROR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_MASK  0x20000000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_MASK  0x10000000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_PS_VALID_GAP_MASK              0x08000000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_PS_VALID_GAP_SHIFT             27
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_PS_VALID_GAP_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_FRM_CNT_ROVR_INTR_MASK    0x04000000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_FRM_CNT_ROVR_INTR_SHIFT   26
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_DATA_ERROR_IRQ_INTR_MASK   0x02000000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_DATA_ERROR_IRQ_INTR_SHIFT  25
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_CRC8_FAILED_IRQ_INTR_MASK      0x01000000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_CRC8_FAILED_IRQ_INTR_SHIFT     24
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_CRC8_FAILED_IRQ_INTR_DEFAULT   0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_LOCK_NEG_INTR_MASK        0x00010000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_LOCK_NEG_INTR_SHIFT       16
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_LOCK_NEG_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_MP_LOCK_NEG_INTR_MASK          0x00008000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_MP_LOCK_NEG_INTR_SHIFT         15
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_MP_LOCK_NEG_INTR_DEFAULT       0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_reserved0_MASK                 0x00004000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_reserved0_SHIFT                14

/* AFEC0_INTR_0 :: PCI_CLEAR :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_LOCK_INTR_MASK            0x00002000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_LOCK_INTR_SHIFT           13
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_LOCK_INTR_DEFAULT         0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_XCS_IRQ_INTR_MASK              0x00001000
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_XCS_IRQ_INTR_SHIFT             12
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_XCS_IRQ_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_ON1_IRQ_INTR_MASK              0x00000800
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_ON1_IRQ_INTR_SHIFT             11
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_ON1_IRQ_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_ON2_IRQ_INTR_MASK              0x00000400
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_ON2_IRQ_INTR_SHIFT             10
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_ON2_IRQ_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_ITER_CNT_ROVR_INTR_MASK   0x00000200
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_ITER_CNT_ROVR_INTR_SHIFT  9
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_MASK   0x00000100
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_SHIFT  8
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_NBLK_ROVR_INTR_MASK        0x00000080
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_NBLK_ROVR_INTR_SHIFT       7
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_NBLK_ROVR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_CBLK_ROVR_INTR_MASK        0x00000040
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_CBLK_ROVR_INTR_SHIFT       6
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_CBLK_ROVR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_BBLK_ROVR_INTR_MASK        0x00000020
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_BBLK_ROVR_INTR_SHIFT       5
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_BBLK_ROVR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_CBIT_ROVR_INTR_MASK        0x00000010
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_CBIT_ROVR_INTR_SHIFT       4
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_BCH_CBIT_ROVR_INTR_DEFAULT     0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_IN_FIFO_OVERFLOW_INTR_MASK     0x00000008
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_IN_FIFO_OVERFLOW_INTR_SHIFT    3
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_IN_FIFO_OVERFLOW_INTR_DEFAULT  0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_EFIFO_OVERFLOW_INTR_MASK       0x00000004
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_EFIFO_OVERFLOW_INTR_SHIFT      2
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_EFIFO_OVERFLOW_INTR_DEFAULT    0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_MP_LOCK_INTR_MASK              0x00000002
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_MP_LOCK_INTR_SHIFT             1
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_MP_LOCK_INTR_DEFAULT           0x00000000

/* AFEC0_INTR_0 :: PCI_CLEAR :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_OFIFO_OVERFLOW_INTR_MASK       0x00000001
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_OFIFO_OVERFLOW_INTR_SHIFT      0
#define BCHP_AFEC0_INTR_0_PCI_CLEAR_OFIFO_OVERFLOW_INTR_DEFAULT    0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_IN_EXTRA_INTR_MASK  0x80000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_IN_EXTRA_INTR_SHIFT 31
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_IN_EXTRA_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_IN_ERROR_INTR_MASK  0x40000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_IN_ERROR_INTR_SHIFT 30
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_IN_ERROR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_O_PKT_FIFO_OVERFLOW_INTR_MASK 0x20000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_O_FRM_FIFO_OVERFLOW_INTR_MASK 0x10000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_PS_VALID_GAP_MASK        0x08000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_PS_VALID_GAP_SHIFT       27
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_PS_VALID_GAP_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_FRM_CNT_ROVR_INTR_MASK 0x04000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_FRM_CNT_ROVR_INTR_SHIFT 26
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_DATA_ERROR_IRQ_INTR_MASK 0x02000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_DATA_ERROR_IRQ_INTR_SHIFT 25
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_CRC8_FAILED_IRQ_INTR_MASK 0x01000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_CRC8_FAILED_IRQ_INTR_SHIFT 24
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_CRC8_FAILED_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_LOCK_NEG_INTR_MASK  0x00010000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_LOCK_NEG_INTR_SHIFT 16
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_LOCK_NEG_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_MP_LOCK_NEG_INTR_MASK    0x00008000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_MP_LOCK_NEG_INTR_SHIFT   15
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_MP_LOCK_NEG_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_reserved0_MASK           0x00004000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_reserved0_SHIFT          14

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_LOCK_INTR_MASK      0x00002000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_LOCK_INTR_SHIFT     13
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_LOCK_INTR_DEFAULT   0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_XCS_IRQ_INTR_MASK        0x00001000
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_XCS_IRQ_INTR_SHIFT       12
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_XCS_IRQ_INTR_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_ON1_IRQ_INTR_MASK        0x00000800
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_ON1_IRQ_INTR_SHIFT       11
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_ON1_IRQ_INTR_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_ON2_IRQ_INTR_MASK        0x00000400
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_ON2_IRQ_INTR_SHIFT       10
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_ON2_IRQ_INTR_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_ITER_CNT_ROVR_INTR_MASK 0x00000200
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_ITER_CNT_ROVR_INTR_SHIFT 9
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_FAIL_CNT_ROVR_INTR_MASK 0x00000100
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_FAIL_CNT_ROVR_INTR_SHIFT 8
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_NBLK_ROVR_INTR_MASK  0x00000080
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_NBLK_ROVR_INTR_SHIFT 7
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_NBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_CBLK_ROVR_INTR_MASK  0x00000040
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_CBLK_ROVR_INTR_SHIFT 6
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_CBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_BBLK_ROVR_INTR_MASK  0x00000020
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_BBLK_ROVR_INTR_SHIFT 5
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_BBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_CBIT_ROVR_INTR_MASK  0x00000010
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_CBIT_ROVR_INTR_SHIFT 4
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_BCH_CBIT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_IN_FIFO_OVERFLOW_INTR_MASK 0x00000008
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_IN_FIFO_OVERFLOW_INTR_SHIFT 3
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_IN_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_EFIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_EFIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_EFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_MP_LOCK_INTR_MASK        0x00000002
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_MP_LOCK_INTR_SHIFT       1
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_MP_LOCK_INTR_DEFAULT     0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_STATUS :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_OFIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_OFIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_AFEC0_INTR_0_PCI_MASK_STATUS_OFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: PCI_MASK_SET :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_IN_EXTRA_INTR_MASK     0x80000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_IN_EXTRA_INTR_SHIFT    31
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_IN_EXTRA_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_IN_ERROR_INTR_MASK     0x40000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_IN_ERROR_INTR_SHIFT    30
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_IN_ERROR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_O_PKT_FIFO_OVERFLOW_INTR_MASK 0x20000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_O_FRM_FIFO_OVERFLOW_INTR_MASK 0x10000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_PS_VALID_GAP_MASK           0x08000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_PS_VALID_GAP_SHIFT          27
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_PS_VALID_GAP_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_FRM_CNT_ROVR_INTR_MASK 0x04000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_FRM_CNT_ROVR_INTR_SHIFT 26
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_DATA_ERROR_IRQ_INTR_MASK 0x02000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_DATA_ERROR_IRQ_INTR_SHIFT 25
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_CRC8_FAILED_IRQ_INTR_MASK   0x01000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_CRC8_FAILED_IRQ_INTR_SHIFT  24
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_CRC8_FAILED_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_LOCK_NEG_INTR_MASK     0x00010000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_LOCK_NEG_INTR_SHIFT    16
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_LOCK_NEG_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_MP_LOCK_NEG_INTR_MASK       0x00008000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_MP_LOCK_NEG_INTR_SHIFT      15
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_MP_LOCK_NEG_INTR_DEFAULT    0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_reserved0_MASK              0x00004000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_reserved0_SHIFT             14

/* AFEC0_INTR_0 :: PCI_MASK_SET :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_LOCK_INTR_MASK         0x00002000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_LOCK_INTR_SHIFT        13
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_LOCK_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_XCS_IRQ_INTR_MASK           0x00001000
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_XCS_IRQ_INTR_SHIFT          12
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_XCS_IRQ_INTR_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_ON1_IRQ_INTR_MASK           0x00000800
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_ON1_IRQ_INTR_SHIFT          11
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_ON1_IRQ_INTR_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_ON2_IRQ_INTR_MASK           0x00000400
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_ON2_IRQ_INTR_SHIFT          10
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_ON2_IRQ_INTR_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_ITER_CNT_ROVR_INTR_MASK 0x00000200
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_ITER_CNT_ROVR_INTR_SHIFT 9
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_FAIL_CNT_ROVR_INTR_MASK 0x00000100
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_FAIL_CNT_ROVR_INTR_SHIFT 8
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_NBLK_ROVR_INTR_MASK     0x00000080
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_NBLK_ROVR_INTR_SHIFT    7
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_NBLK_ROVR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_CBLK_ROVR_INTR_MASK     0x00000040
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_CBLK_ROVR_INTR_SHIFT    6
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_CBLK_ROVR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_BBLK_ROVR_INTR_MASK     0x00000020
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_BBLK_ROVR_INTR_SHIFT    5
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_BBLK_ROVR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_CBIT_ROVR_INTR_MASK     0x00000010
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_CBIT_ROVR_INTR_SHIFT    4
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_BCH_CBIT_ROVR_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_IN_FIFO_OVERFLOW_INTR_MASK  0x00000008
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_IN_FIFO_OVERFLOW_INTR_SHIFT 3
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_IN_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_EFIFO_OVERFLOW_INTR_MASK    0x00000004
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_EFIFO_OVERFLOW_INTR_SHIFT   2
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_EFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_MP_LOCK_INTR_MASK           0x00000002
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_MP_LOCK_INTR_SHIFT          1
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_MP_LOCK_INTR_DEFAULT        0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_SET :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_OFIFO_OVERFLOW_INTR_MASK    0x00000001
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_OFIFO_OVERFLOW_INTR_SHIFT   0
#define BCHP_AFEC0_INTR_0_PCI_MASK_SET_OFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: LDPC_IN_EXTRA_INTR [31:31] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_IN_EXTRA_INTR_MASK   0x80000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_IN_EXTRA_INTR_SHIFT  31
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_IN_EXTRA_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: LDPC_IN_ERROR_INTR [30:30] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_IN_ERROR_INTR_MASK   0x40000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_IN_ERROR_INTR_SHIFT  30
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_IN_ERROR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: O_PKT_FIFO_OVERFLOW_INTR [29:29] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_MASK 0x20000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_SHIFT 29
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_O_PKT_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: O_FRM_FIFO_OVERFLOW_INTR [28:28] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_MASK 0x10000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_SHIFT 28
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_O_FRM_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: PS_VALID_GAP [27:27] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_PS_VALID_GAP_MASK         0x08000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_PS_VALID_GAP_SHIFT        27
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_PS_VALID_GAP_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: LDPC_FRM_CNT_ROVR_INTR [26:26] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_FRM_CNT_ROVR_INTR_MASK 0x04000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_FRM_CNT_ROVR_INTR_SHIFT 26
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_FRM_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: BCH_DATA_ERROR_IRQ_INTR [25:25] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_DATA_ERROR_IRQ_INTR_MASK 0x02000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_DATA_ERROR_IRQ_INTR_SHIFT 25
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_DATA_ERROR_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: CRC8_FAILED_IRQ_INTR [24:24] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_CRC8_FAILED_IRQ_INTR_MASK 0x01000000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_CRC8_FAILED_IRQ_INTR_SHIFT 24
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_CRC8_FAILED_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: REC_SYNCD_TOO_LARGE_IRQ_INTR [23:23] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_MASK 0x00800000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_SHIFT 23
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_TOO_LARGE_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: REC_SYNCD_TOO_SMALL_IRQ_INTR [22:22] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_MASK 0x00400000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_SHIFT 22
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_TOO_SMALL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: REC_SYNC_MISMATCH_IRQ_INTR [21:21] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_MASK 0x00200000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_SHIFT 21
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNC_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: REC_UPL_MISMATCH_IRQ_INTR [20:20] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_MASK 0x00100000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_SHIFT 20
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_UPL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: REC_DFL_MISMATCH_IRQ_INTR [19:19] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_MASK 0x00080000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_SHIFT 19
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_DFL_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR [18:18] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_MASK 0x00040000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_SHIFT 18
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_SYNCD_GREATER_THAN_DFL_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: REC_STREAM_MISMATCH_IRQ_INTR [17:17] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_MASK 0x00020000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_SHIFT 17
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_REC_STREAM_MISMATCH_IRQ_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: LDPC_LOCK_NEG_INTR [16:16] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_LOCK_NEG_INTR_MASK   0x00010000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_LOCK_NEG_INTR_SHIFT  16
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_LOCK_NEG_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: MP_LOCK_NEG_INTR [15:15] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_MP_LOCK_NEG_INTR_MASK     0x00008000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_MP_LOCK_NEG_INTR_SHIFT    15
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_MP_LOCK_NEG_INTR_DEFAULT  0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: reserved0 [14:14] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_reserved0_MASK            0x00004000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_reserved0_SHIFT           14

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: LDPC_LOCK_INTR [13:13] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_LOCK_INTR_MASK       0x00002000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_LOCK_INTR_SHIFT      13
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_LOCK_INTR_DEFAULT    0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: XCS_IRQ_INTR [12:12] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_XCS_IRQ_INTR_MASK         0x00001000
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_XCS_IRQ_INTR_SHIFT        12
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_XCS_IRQ_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: ON1_IRQ_INTR [11:11] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_ON1_IRQ_INTR_MASK         0x00000800
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_ON1_IRQ_INTR_SHIFT        11
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_ON1_IRQ_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: ON2_IRQ_INTR [10:10] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_ON2_IRQ_INTR_MASK         0x00000400
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_ON2_IRQ_INTR_SHIFT        10
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_ON2_IRQ_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: LDPC_ITER_CNT_ROVR_INTR [09:09] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_ITER_CNT_ROVR_INTR_MASK 0x00000200
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_ITER_CNT_ROVR_INTR_SHIFT 9
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_ITER_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: LDPC_FAIL_CNT_ROVR_INTR [08:08] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_MASK 0x00000100
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_SHIFT 8
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_LDPC_FAIL_CNT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: BCH_NBLK_ROVR_INTR [07:07] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_NBLK_ROVR_INTR_MASK   0x00000080
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_NBLK_ROVR_INTR_SHIFT  7
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_NBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: BCH_CBLK_ROVR_INTR [06:06] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_CBLK_ROVR_INTR_MASK   0x00000040
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_CBLK_ROVR_INTR_SHIFT  6
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_CBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: BCH_BBLK_ROVR_INTR [05:05] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_BBLK_ROVR_INTR_MASK   0x00000020
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_BBLK_ROVR_INTR_SHIFT  5
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_BBLK_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: BCH_CBIT_ROVR_INTR [04:04] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_CBIT_ROVR_INTR_MASK   0x00000010
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_CBIT_ROVR_INTR_SHIFT  4
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_BCH_CBIT_ROVR_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: IN_FIFO_OVERFLOW_INTR [03:03] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_IN_FIFO_OVERFLOW_INTR_MASK 0x00000008
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_IN_FIFO_OVERFLOW_INTR_SHIFT 3
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_IN_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: EFIFO_OVERFLOW_INTR [02:02] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_EFIFO_OVERFLOW_INTR_MASK  0x00000004
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_EFIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_EFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: MP_LOCK_INTR [01:01] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_MP_LOCK_INTR_MASK         0x00000002
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_MP_LOCK_INTR_SHIFT        1
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_MP_LOCK_INTR_DEFAULT      0x00000001

/* AFEC0_INTR_0 :: PCI_MASK_CLEAR :: OFIFO_OVERFLOW_INTR [00:00] */
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_OFIFO_OVERFLOW_INTR_MASK  0x00000001
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_OFIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_AFEC0_INTR_0_PCI_MASK_CLEAR_OFIFO_OVERFLOW_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_AFEC0_INTR_0_H__ */

/* End of File */
