<stg><name>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln81 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln81 = store i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc.i9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i9:0 %indvar_flatten20_load = load i7 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="indvar_flatten20_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i9:1 %icmp_ln84 = icmp_eq  i7 %indvar_flatten20_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i9:2 %add_ln84_1 = add i7 %indvar_flatten20_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i9:3 %br_ln84 = br i1 %icmp_ln84, void %for.inc8.i12, void %_Z10write_dataPA8_sPs.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i12:19 %store_ln84 = store i7 %add_ln84_1, i7 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i12:0 %c_load = load i4 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i12:1 %r_load = load i4 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i12:2 %add_ln84 = add i4 %r_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i12:5 %icmp_ln86 = icmp_eq  i4 %c_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i12:6 %select_ln81 = select i1 %icmp_ln86, i4 0, i4 %c_load

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i12:7 %select_ln84 = select i1 %icmp_ln86, i4 %add_ln84, i4 %r_load

]]></Node>
<StgValue><ssdm name="select_ln84"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i12:8 %trunc_ln88 = trunc i4 %select_ln84

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8.i12:9 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln88, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="4">
<![CDATA[
for.inc8.i12:10 %zext_ln88 = zext i4 %select_ln81

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc8.i12:11 %add_ln88 = add i6 %tmp_s, i6 %zext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i12:18 %add_ln86 = add i4 %select_ln81, i4 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i12:20 %store_ln81 = store i4 %select_ln84, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i12:21 %store_ln81 = store i4 %add_ln86, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
for.inc8.i12:12 %zext_ln88_1 = zext i6 %add_ln88

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i12:13 %buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="buf_2d_out_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="6">
<![CDATA[
for.inc8.i12:15 %buf_2d_out_load = load i6 %buf_2d_out_addr

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="6">
<![CDATA[
for.inc8.i12:15 %buf_2d_out_load = load i6 %buf_2d_out_addr

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i12:16 %output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc8.i12:17 %store_ln88 = store i16 %buf_2d_out_load, i6 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
_Z10write_dataPA8_sPs.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i12:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8.i12:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8.i12:14 %specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln87"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc8.i12:17 %store_ln88 = store i16 %buf_2d_out_load, i6 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc8.i12:22 %br_ln86 = br void %for.inc.i9

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="62" name="buf_2d_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="output_r" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="c" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_64" to="r" fromId="64" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_64" to="indvar_flatten20" fromId="64" toId="10">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="output_r" to="specmemcore_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="output_r" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="81" from="empty_2" to="specinterface_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="86" from="empty" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="89" from="empty" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="90" from="empty" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="91" from="empty" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="96" from="empty" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="104" from="indvar_flatten20" to="store_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln81" fromId="105" toId="14">
</dataflow>
<dataflow id="107" from="r" to="store_ln81" fromId="9" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_105" to="store_ln81" fromId="105" toId="15">
</dataflow>
<dataflow id="109" from="c" to="store_ln81" fromId="8" toId="15">
</dataflow>
<dataflow id="110" from="indvar_flatten20" to="indvar_flatten20_load" fromId="10" toId="17">
</dataflow>
<dataflow id="111" from="indvar_flatten20_load" to="icmp_ln84" fromId="17" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln84" fromId="112" toId="18">
</dataflow>
<dataflow id="114" from="indvar_flatten20_load" to="add_ln84_1" fromId="17" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_115" to="add_ln84_1" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="icmp_ln84" to="br_ln84" fromId="18" toId="20">
</dataflow>
<dataflow id="118" from="add_ln84_1" to="store_ln84" fromId="19" toId="21">
</dataflow>
<dataflow id="119" from="indvar_flatten20" to="store_ln84" fromId="10" toId="21">
</dataflow>
<dataflow id="120" from="c" to="c_load" fromId="8" toId="22">
</dataflow>
<dataflow id="121" from="r" to="r_load" fromId="9" toId="23">
</dataflow>
<dataflow id="122" from="r_load" to="add_ln84" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln84" fromId="123" toId="24">
</dataflow>
<dataflow id="125" from="c_load" to="icmp_ln86" fromId="22" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_126" to="icmp_ln86" fromId="126" toId="25">
</dataflow>
<dataflow id="128" from="icmp_ln86" to="select_ln81" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="StgValue_105" to="select_ln81" fromId="105" toId="26">
</dataflow>
<dataflow id="130" from="c_load" to="select_ln81" fromId="22" toId="26">
</dataflow>
<dataflow id="131" from="icmp_ln86" to="select_ln84" fromId="25" toId="27">
</dataflow>
<dataflow id="132" from="add_ln84" to="select_ln84" fromId="24" toId="27">
</dataflow>
<dataflow id="133" from="r_load" to="select_ln84" fromId="23" toId="27">
</dataflow>
<dataflow id="134" from="select_ln84" to="trunc_ln88" fromId="27" toId="28">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_s" fromId="135" toId="29">
</dataflow>
<dataflow id="137" from="trunc_ln88" to="tmp_s" fromId="28" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_138" to="tmp_s" fromId="138" toId="29">
</dataflow>
<dataflow id="140" from="select_ln81" to="zext_ln88" fromId="26" toId="30">
</dataflow>
<dataflow id="141" from="tmp_s" to="add_ln88" fromId="29" toId="31">
</dataflow>
<dataflow id="142" from="zext_ln88" to="add_ln88" fromId="30" toId="31">
</dataflow>
<dataflow id="143" from="select_ln81" to="add_ln86" fromId="26" toId="32">
</dataflow>
<dataflow id="144" from="StgValue_123" to="add_ln86" fromId="123" toId="32">
</dataflow>
<dataflow id="145" from="select_ln84" to="store_ln81" fromId="27" toId="33">
</dataflow>
<dataflow id="146" from="r" to="store_ln81" fromId="9" toId="33">
</dataflow>
<dataflow id="147" from="add_ln86" to="store_ln81" fromId="32" toId="34">
</dataflow>
<dataflow id="148" from="c" to="store_ln81" fromId="8" toId="34">
</dataflow>
<dataflow id="149" from="add_ln88" to="zext_ln88_1" fromId="31" toId="35">
</dataflow>
<dataflow id="150" from="buf_2d_out" to="buf_2d_out_addr" fromId="62" toId="36">
</dataflow>
<dataflow id="152" from="StgValue_151" to="buf_2d_out_addr" fromId="151" toId="36">
</dataflow>
<dataflow id="153" from="zext_ln88_1" to="buf_2d_out_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="154" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="36" toId="37">
</dataflow>
<dataflow id="155" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="36" toId="38">
</dataflow>
<dataflow id="156" from="output_r" to="output_r_addr" fromId="63" toId="39">
</dataflow>
<dataflow id="157" from="StgValue_151" to="output_r_addr" fromId="151" toId="39">
</dataflow>
<dataflow id="158" from="zext_ln88_1" to="output_r_addr" fromId="35" toId="39">
</dataflow>
<dataflow id="159" from="buf_2d_out_load" to="store_ln88" fromId="38" toId="40">
</dataflow>
<dataflow id="160" from="output_r_addr" to="store_ln88" fromId="39" toId="40">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="161" toId="41">
</dataflow>
<dataflow id="164" from="WR_Loop_Row_WR_Loop_Col_str" to="specloopname_ln0" fromId="163" toId="41">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="165" toId="42">
</dataflow>
<dataflow id="168" from="StgValue_167" to="speclooptripcount_ln0" fromId="167" toId="42">
</dataflow>
<dataflow id="169" from="StgValue_167" to="speclooptripcount_ln0" fromId="167" toId="42">
</dataflow>
<dataflow id="170" from="StgValue_167" to="speclooptripcount_ln0" fromId="167" toId="42">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecPipeline" to="specpipeline_ln87" fromId="171" toId="43">
</dataflow>
<dataflow id="173" from="StgValue_98" to="specpipeline_ln87" fromId="98" toId="43">
</dataflow>
<dataflow id="174" from="StgValue_82" to="specpipeline_ln87" fromId="82" toId="43">
</dataflow>
<dataflow id="175" from="StgValue_82" to="specpipeline_ln87" fromId="82" toId="43">
</dataflow>
<dataflow id="176" from="StgValue_82" to="specpipeline_ln87" fromId="82" toId="43">
</dataflow>
<dataflow id="177" from="empty" to="specpipeline_ln87" fromId="85" toId="43">
</dataflow>
<dataflow id="178" from="buf_2d_out_load" to="store_ln88" fromId="38" toId="44">
</dataflow>
<dataflow id="179" from="output_r_addr" to="store_ln88" fromId="39" toId="44">
</dataflow>
<dataflow id="180" from="icmp_ln84" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="181" from="icmp_ln84" to="StgValue_5" fromId="18" toId="5">
</dataflow>
</dataflows>


</stg>
