

================================================================
== Vitis HLS Report for 'decode_1_Pipeline_VITIS_LOOP_383_2'
================================================================
* Date:           Tue Jun 18 12:24:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.659 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_383_2  |        0|        8|         2|          1|          1|  0 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     265|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      68|    -|
|Register             |        -|     -|      117|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      117|     333|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln376_fu_214_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln383_fu_250_p2    |         +|   0|  0|  39|          32|           1|
    |add_ln385_1_fu_240_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln385_2_fu_245_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln385_fu_192_p2    |         +|   0|  0|  39|          32|           1|
    |ap_condition_106       |       and|   0|  0|   2|           1|           1|
    |ap_condition_234       |       and|   0|  0|   2|           1|           1|
    |icmp_ln383_fu_187_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln384_fu_220_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 265|         227|         166|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_158_p4  |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |e_fu_74                                 |   9|          2|   32|         64|
    |idx_fu_70                               |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  68|         15|   69|        139|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln385_2_reg_322      |  16|   0|   16|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |e_fu_74                  |  32|   0|   32|          0|
    |idx_fu_70                |  32|   0|   32|          0|
    |sext_ln379_cast_reg_304  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 117|   0|  117|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_383_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_383_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_383_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_383_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_383_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_383_2|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  decode.1_Pipeline_VITIS_LOOP_383_2|  return value|
|hoffs                  |   in|   32|     ap_none|                               hoffs|        scalar|
|add3_i_i               |   in|   32|     ap_none|                            add3_i_i|        scalar|
|mul_ln376              |   in|   16|     ap_none|                           mul_ln376|        scalar|
|zext_ln385_3           |   in|   16|     ap_none|                        zext_ln385_3|        scalar|
|outputVector_address0  |  out|   16|   ap_memory|                        outputVector|         array|
|outputVector_ce0       |  out|    1|   ap_memory|                        outputVector|         array|
|outputVector_we0       |  out|    1|   ap_memory|                        outputVector|         array|
|outputVector_d0        |  out|    8|   ap_memory|                        outputVector|         array|
|store_assign_1         |   in|   64|     ap_none|                      store_assign_1|        scalar|
|sext_ln379             |   in|   16|     ap_none|                          sext_ln379|        scalar|
|idx_out                |  out|   32|      ap_vld|                             idx_out|       pointer|
|idx_out_ap_vld         |  out|    1|      ap_vld|                             idx_out|       pointer|
|add_ln376_out          |  out|   64|      ap_vld|                       add_ln376_out|       pointer|
|add_ln376_out_ap_vld   |  out|    1|      ap_vld|                       add_ln376_out|       pointer|
|rgb_buf_address0       |  out|   10|   ap_memory|                             rgb_buf|         array|
|rgb_buf_ce0            |  out|    1|   ap_memory|                             rgb_buf|         array|
|rgb_buf_q0             |   in|    8|   ap_memory|                             rgb_buf|         array|
+-----------------------+-----+-----+------------+------------------------------------+--------------+

