

================================================================
== Synthesis Summary Report of 'cyclicPrefixRemoval'
================================================================
+ General Information: 
    * Date:           Fri May 26 13:15:56 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        a82
    * Solution:       solution_cpr (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+----------+-----------+-----+
    |                     Modules                     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |    |          |           |     |
    |                     & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|    FF    |    LUT    | URAM|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+----------+-----------+-----+
    |+ cyclicPrefixRemoval                            |     -|  1.84|    17002|  1.700e+05|         -|    17003|     -|        no|  64 (22%)|   -|  44 (~0%)|  397 (~0%)|    -|
    | + cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1  |     -|  1.84|     8802|  8.802e+04|         -|     8802|     -|        no|         -|   -|  16 (~0%)|   69 (~0%)|    -|
    |  o VITIS_LOOP_12_1                              |     -|  7.30|     8800|  8.800e+04|         1|        1|  8800|       yes|         -|   -|         -|          -|    -|
    | + cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2  |     -|  2.23|     8194|  8.194e+04|         -|     8194|     -|        no|         -|   -|  19 (~0%)|  190 (~0%)|    -|
    |  o VITIS_LOOP_17_2                              |     -|  7.30|     8192|  8.192e+04|         2|        1|  8192|       yes|         -|   -|         -|          -|    -|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| inpstream | both          | 64    | 1      | 1      |
| oupstream | both          | 64    | 1      | 1      |
| z         | off           | 8     | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------------------+
| Argument  | Direction | Datatype             |
+-----------+-----------+----------------------+
| inpstream | in        | stream<ComplexT, 0>& |
| oupstream | out       | stream<ComplexT, 0>& |
| z         | out       | stream<bool, 0>&     |
+-----------+-----------+----------------------+

* SW-to-HW Mapping
+-----------+--------------+-----------+
| Argument  | HW Interface | HW Type   |
+-----------+--------------+-----------+
| inpstream | inpstream    | interface |
| oupstream | oupstream    | interface |
| z         | z            | interface |
+-----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + cyclicPrefixRemoval                           | 0   |        |          |     |        |         |
|  + cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1 | 0   |        |          |     |        |         |
|    add_ln12_fu_96_p2                            | -   |        | add_ln12 | add | fabric | 0       |
|  + cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2 | 0   |        |          |     |        |         |
|    add_ln17_fu_149_p2                           | -   |        | add_ln17 | add | fabric | 0       |
|    add_ln23_fu_171_p2                           | -   |        | add_ln23 | add | fabric | 0       |
|    add_ln20_fu_194_p2                           | -   |        | add_ln20 | add | fabric | 0       |
+-------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------+------+------+--------+----------+---------+------+---------+
| Name                  | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------------------+------+------+--------+----------+---------+------+---------+
| + cyclicPrefixRemoval | 64   | 0    |        |          |         |      |         |
|   x_real_U            | 32   | -    |        | x_real   | ram_1p  | auto | 1       |
|   x_imag_U            | 32   | -    |        | x_imag   | ram_1p  | auto | 1       |
+-----------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+---------------------------------------------------------+
| Type      | Options                                              | Location                                                |
+-----------+------------------------------------------------------+---------------------------------------------------------+
| interface | mode=axis register_mode=off port=z                   | ../../meth2/cpr.cpp:5 in cyclicprefixremoval, z         |
| interface | mode=axis register_mode=both port=oupstream register | ../../meth2/cpr.cpp:6 in cyclicprefixremoval, oupstream |
| interface | mode=axis register_mode=both port=inpstream register | ../../meth2/cpr.cpp:7 in cyclicprefixremoval, inpstream |
| pipeline  | II=1                                                 | ../../meth2/cpr.cpp:13 in cyclicprefixremoval           |
| pipeline  | II=1                                                 | ../../meth2/cpr.cpp:18 in cyclicprefixremoval           |
| interface | mode=axis register_mode=both port=gst register       | ../../meth2/datagen.cpp:4 in gen, gst                   |
| pipeline  | II=1                                                 | ../../meth2/datagen.cpp:1769 in gen                     |
+-----------+------------------------------------------------------+---------------------------------------------------------+


