   1              		.file	"rffe_dpl10_triband.c"
   9              	.Ltext0:
  10              		.global	system_inherent_gain
  11              		.section	.rodata
  14              	system_inherent_gain:
  15 0000 47       		.byte	71
  16              		.section	.text.rffe_mode,"ax",%progbits
  17              		.align	2
  18              		.global	rffe_mode
  20              	rffe_mode:
  21              	.LFB5:
  22              		.file 1 "board/pirelli_dpl10/rffe_dpl10_triband.c"
   1:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <stdint.h>
   2:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <stdio.h>
   3:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
   4:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <debug.h>
   5:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <memory.h>
   6:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <rffe.h>
   7:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <calypso/tsp.h>
   8:board/pirelli_dpl10/rffe_dpl10_triband.c **** #include <rf/trf6151.h>
   9:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  10:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* This is a value that has been measured on the C123 by Harald: 71dBm,
  11:board/pirelli_dpl10/rffe_dpl10_triband.c ****    it is the difference between the input level at the antenna and what
  12:board/pirelli_dpl10/rffe_dpl10_triband.c ****    the DSP reports, subtracted by the total gain of the TRF6151 */
  13:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define SYSTEM_INHERENT_GAIN	71
  14:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  15:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* describe how the RF frontend is wired on the Pirelli DP-L10 */
  16:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  17:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		RITA_RESET	TSPACT(5)	/* Reset of the Rita TRF6151 */
  18:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		PA_ENABLE	TSPACT(0)	/* Enable the Power Amplifier */
  19:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		GSM_TXEN	TSPACT(3)	/* PA GSM switch, low-active,
  20:board/pirelli_dpl10/rffe_dpl10_triband.c **** 						 * 1 for DCS1800/PCS1900 TX */
  21:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  22:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* All VCn controls are high-active */
  23:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		ASM_VC1		TSPACT(4)	/* VC1 PCS1900 RX */
  24:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		ASM_VC2		TSPACT(10)	/* VC2 DCS1800/PCS1900 TX */
  25:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		ASM_VC3		TSPACT(11)	/* VC3 GSM900 TX */
  26:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  27:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		IOTA_STROBE	TSPEN(0)	/* Strobe for the Iota TSP */
  28:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define		RITA_STROBE	TSPEN(1)	/* Strobe for the Rita TSP */
  29:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  30:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* switch RF Frontend Mode */
  31:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_mode(enum gsm_band band, int tx)
  32:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
  23              		.loc 1 32 0
  24              		@ args = 0, pretend = 0, frame = 0
  25              		@ frame_needed = 0, uses_anonymous_args = 0
  26              	.LVL0:
  27 0000 10402DE9 		stmfd	sp!, {r4, lr}
  28              	.LCFI0:
  29              		.loc 1 32 0
  30 0004 0040A0E1 		mov	r4, r0
  33:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	uint16_t tspact = tsp_act_state();
  31              		.loc 1 33 0
  32 0008 FEFFFFEB 		bl	tsp_act_state
  33              	.LVL1:
  34:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  35:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	/* First we mask off all bits from the state cache */
  36:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tspact &= ~(PA_ENABLE| GSM_TXEN);
  37:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tspact &= ~(ASM_VC1 | ASM_VC2 | ASM_VC3);
  34              		.loc 1 37 0
  35 000c 14309FE5 		ldr	r3, .L5
  36              	.LVL2:
  38:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  39:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	switch (band) {
  37              		.loc 1 39 0
  38 0010 080054E3 		cmp	r4, #8
  39              		.loc 1 37 0
  40 0014 033000E0 		and	r3, r0, r3
  40:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	case GSM_BAND_850:
  41:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	case GSM_BAND_900:
  42:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	case GSM_BAND_1800:
  43:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		break;
  44:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	case GSM_BAND_1900:
  45:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		tspact |= ASM_VC1;
  41              		.loc 1 45 0
  42 0018 10308303 		orreq	r3, r3, #16
  46:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		break;
  47:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	default:
  48:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		/* TODO return/signal error here */
  49:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		break;
  50:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	}
  51:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  52:board/pirelli_dpl10/rffe_dpl10_triband.c **** #ifdef CONFIG_TX_ENABLE
  53:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	/* Then we selectively set the bits on, if required */
  54:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	if (tx) {
  55:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		switch (band) {
  56:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		case GSM_BAND_850:
  57:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		case GSM_BAND_900:
  58:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			tspact |= ASM_VC3;
  59:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			break;
  60:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		case GSM_BAND_1800:
  61:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		case GSM_BAND_1900:
  62:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			tspact |= GSM_TXEN;
  63:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			tspact |= ASM_VC2;
  64:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			break;
  65:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		default:
  66:board/pirelli_dpl10/rffe_dpl10_triband.c **** 			break;
  67:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		}
  68:board/pirelli_dpl10/rffe_dpl10_triband.c **** 		tspact |= PA_ENABLE;
  69:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	}
  70:board/pirelli_dpl10/rffe_dpl10_triband.c **** #endif /* TRANSMIT_SUPPORT */
  71:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  72:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tsp_act_update(tspact);
  43              		.loc 1 72 0
  44 001c 0300A0E1 		mov	r0, r3
  73:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
  45              		.loc 1 73 0
  46 0020 1040BDE8 		ldmfd	sp!, {r4, lr}
  47              		.loc 1 72 0
  48 0024 FEFFFFEA 		b	tsp_act_update
  49              	.LVL3:
  50              	.L6:
  51              		.align	2
  52              	.L5:
  53 0028 E6F30000 		.word	62438
  54              	.LFE5:
  56              		.section	.text.rffe_get_rx_ports,"ax",%progbits
  57              		.align	2
  58              		.global	rffe_get_rx_ports
  60              	rffe_get_rx_ports:
  61              	.LFB6:
  74:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  75:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* Returns RF wiring */
  76:board/pirelli_dpl10/rffe_dpl10_triband.c **** uint32_t rffe_get_rx_ports(void)
  77:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
  62              		.loc 1 77 0
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  66              	.LVL4:
  78:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	return (1 << PORT_LO) | (1 << PORT_DCS1800) | (1 << PORT_PCS1900);
  79:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
  67              		.loc 1 79 0
  68 0000 3100A0E3 		mov	r0, #49
  69              		.loc 1 77 0
  70              		@ lr needed for prologue
  71              		.loc 1 79 0
  72 0004 1EFF2FE1 		bx	lr
  73              	.LFE6:
  75              		.section	.text.rffe_get_tx_ports,"ax",%progbits
  76              		.align	2
  77              		.global	rffe_get_tx_ports
  79              	rffe_get_tx_ports:
  80              	.LFB7:
  80:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  81:board/pirelli_dpl10/rffe_dpl10_triband.c **** uint32_t rffe_get_tx_ports(void)
  82:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
  81              		.loc 1 82 0
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  85              	.LVL5:
  83:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	return (1 << PORT_LO) | (1 << PORT_HI);
  84:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
  86              		.loc 1 84 0
  87 0000 0300A0E3 		mov	r0, #3
  88              		.loc 1 82 0
  89              		@ lr needed for prologue
  90              		.loc 1 84 0
  91 0004 1EFF2FE1 		bx	lr
  92              	.LFE7:
  94              		.section	.text.rffe_iq_swapped,"ax",%progbits
  95              		.align	2
  96              		.global	rffe_iq_swapped
  98              	rffe_iq_swapped:
  99              	.LFB8:
  85:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  86:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* Returns need for IQ swap */
  87:board/pirelli_dpl10/rffe_dpl10_triband.c **** int rffe_iq_swapped(uint16_t band_arfcn, int tx)
  88:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 100              		.loc 1 88 0
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104              	.LVL6:
 105 0000 0008A0E1 		mov	r0, r0, asl #16
 106              	.LVL7:
  89:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	return trf6151_iq_swapped(band_arfcn, tx);
 107              		.loc 1 89 0
 108 0004 2008A0E1 		mov	r0, r0, lsr #16
 109              	.LVL8:
 110              		.loc 1 88 0
 111              		@ lr needed for prologue
  90:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 112              		.loc 1 90 0
 113              		.loc 1 89 0
 114 0008 FEFFFFEA 		b	trf6151_iq_swapped
 115              	.LVL9:
 116              	.LFE8:
 118              		.section	.text.rffe_init,"ax",%progbits
 119              		.align	2
 120              		.global	rffe_init
 122              	rffe_init:
 123              	.LFB9:
  91:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  92:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  93:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define MCU_SW_TRACE	0xfffef00e
  94:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define ARM_CONF_REG	0xfffef006
  95:board/pirelli_dpl10/rffe_dpl10_triband.c **** #define ASIC_CONF_REG	0xfffef008
  96:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
  97:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_init(void)
  98:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 124              		.loc 1 98 0
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              	.LVL10:
 128 0000 04E02DE5 		str	lr, [sp, #-4]!
 129              	.LCFI1:
  99:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	uint16_t reg;
 100:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 101:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg = readw(ARM_CONF_REG);
 130              		.loc 1 101 0
 131 0004 58109FE5 		ldr	r1, .L15
 102:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~ (1 << 7);	/* TSPACT4 I/O function, not nRDYMEM */
 132              		.loc 1 102 0
 133 0008 58309FE5 		ldr	r3, .L15+4
 134              	.LVL11:
 135              		.loc 1 101 0
 136 000c B020D1E1 		ldrh	r2, [r1, #0]
 137              		.loc 1 102 0
 138 0010 033002E0 		and	r3, r2, r3
 103:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	writew(reg, ARM_CONF_REG);
 139              		.loc 1 103 0
 140 0014 B030C1E1 		strh	r3, [r1, #0]	@ movhi
 104:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 105:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg = readw(ASIC_CONF_REG);
 141              		.loc 1 105 0
 142 0018 4C209FE5 		ldr	r2, .L15+8
 143 001c B030D2E1 		ldrh	r3, [r2, #0]
 144              	.LVL12:
 106:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~ (1 << 15);	/* TSPACT5 I/O function, not DPLLCLK */
 145              		.loc 1 106 0
 146 0020 8338A0E1 		mov	r3, r3, asl #17
 147              	.LVL13:
 148 0024 A338A0E1 		mov	r3, r3, lsr #17
 107:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	writew(reg, ASIC_CONF_REG);
 149              		.loc 1 107 0
 150 0028 B030C2E1 		strh	r3, [r2, #0]	@ movhi
 108:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 109:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg = readw(MCU_SW_TRACE);
 151              		.loc 1 109 0
 152 002c 3CE09FE5 		ldr	lr, .L15+12
 110:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~(1 << 3);	/* TSPACT10 I/O function, not nWAIT(1) */
 111:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	reg &= ~(1 << 2);	/* TSPACT11 I/O function, not MCLK(1) */
 153              		.loc 1 111 0
 154 0030 3CC09FE5 		ldr	ip, .L15+16
 155              	.LVL14:
 156              		.loc 1 109 0
 157 0034 B030DEE1 		ldrh	r3, [lr, #0]
 158              	.LVL15:
 112:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	writew(reg, MCU_SW_TRACE);
 113:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 114:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	/* Configure the TSPEN which is connected to the TWL3025 */
 115:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	tsp_setup(IOTA_STROBE, 1, 0, 0);
 159              		.loc 1 115 0
 160 0038 0000A0E3 		mov	r0, #0
 161              		.loc 1 111 0
 162 003c 0CC003E0 		and	ip, r3, ip
 163              		.loc 1 115 0
 164 0040 0020A0E1 		mov	r2, r0
 165 0044 0030A0E1 		mov	r3, r0
 166 0048 0110A0E3 		mov	r1, #1
 167              		.loc 1 112 0
 168 004c B0C0CEE1 		strh	ip, [lr, #0]	@ movhi
 169              		.loc 1 115 0
 170 0050 FEFFFFEB 		bl	tsp_setup
 171              	.LVL16:
 116:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 117:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_init(RITA_STROBE, RITA_RESET);
 172              		.loc 1 117 0
 173 0054 0100A0E3 		mov	r0, #1
 174 0058 2010A0E3 		mov	r1, #32
 118:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 175              		.loc 1 118 0
 176 005c 04E09DE4 		ldr	lr, [sp], #4
 177              		.loc 1 117 0
 178 0060 FEFFFFEA 		b	trf6151_init
 179              	.L16:
 180              		.align	2
 181              	.L15:
 182 0064 06F0FEFF 		.word	-69626
 183 0068 7FFF0000 		.word	65407
 184 006c 08F0FEFF 		.word	-69624
 185 0070 0EF0FEFF 		.word	-69618
 186 0074 F3FF0000 		.word	65523
 187              	.LFE9:
 189              		.section	.text.rffe_get_gain,"ax",%progbits
 190              		.align	2
 191              		.global	rffe_get_gain
 193              	rffe_get_gain:
 194              	.LFB10:
 119:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 120:board/pirelli_dpl10/rffe_dpl10_triband.c **** uint8_t rffe_get_gain(void)
 121:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 195              		.loc 1 121 0
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              	.LVL17:
 199 0000 04E02DE5 		str	lr, [sp, #-4]!
 200              	.LCFI2:
 122:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	return trf6151_get_gain();
 201              		.loc 1 122 0
 202 0004 FEFFFFEB 		bl	trf6151_get_gain
 123:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 203              		.loc 1 123 0
 204 0008 04F09DE4 		ldr	pc, [sp], #4
 205              	.LFE10:
 207              		.section	.text.rffe_set_gain,"ax",%progbits
 208              		.align	2
 209              		.global	rffe_set_gain
 211              	rffe_set_gain:
 212              	.LFB11:
 124:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 125:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_set_gain(uint8_t dbm)
 126:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 213              		.loc 1 126 0
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 217              	.LVL18:
 218 0000 FF0000E2 		and	r0, r0, #255
 219              		@ lr needed for prologue
 127:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_set_gain(dbm);
 128:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 220              		.loc 1 128 0
 221              		.loc 1 127 0
 222 0004 FEFFFFEA 		b	trf6151_set_gain
 223              	.LVL19:
 224              	.LFE11:
 226              		.section	.text.rffe_compute_gain,"ax",%progbits
 227              		.align	2
 228              		.global	rffe_compute_gain
 230              	rffe_compute_gain:
 231              	.LFB12:
 129:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 130:board/pirelli_dpl10/rffe_dpl10_triband.c **** const uint8_t system_inherent_gain = SYSTEM_INHERENT_GAIN;
 131:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 132:board/pirelli_dpl10/rffe_dpl10_triband.c **** /* Given the expected input level of exp_inp dBm/8 and the target of target_bb
 133:board/pirelli_dpl10/rffe_dpl10_triband.c ****  * dBm8, configure the RF Frontend with the respective gain */
 134:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_compute_gain(int16_t exp_inp, int16_t target_bb)
 135:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 232              		.loc 1 135 0
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              		@ link register save eliminated.
 236              	.LVL20:
 136:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	trf6151_compute_gain(exp_inp, target_bb);
 237              		.loc 1 136 0
 238 0000 0008A0E1 		mov	r0, r0, asl #16
 239              	.LVL21:
 240 0004 0118A0E1 		mov	r1, r1, asl #16
 241              	.LVL22:
 242 0008 4008A0E1 		mov	r0, r0, asr #16
 243 000c 4118A0E1 		mov	r1, r1, asr #16
 244              		.loc 1 135 0
 245              		@ lr needed for prologue
 137:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 246              		.loc 1 137 0
 247              		.loc 1 136 0
 248 0010 FEFFFFEA 		b	trf6151_compute_gain
 249              	.LFE12:
 251              		.section	.text.rffe_rx_win_ctrl,"ax",%progbits
 252              		.align	2
 253              		.global	rffe_rx_win_ctrl
 255              	rffe_rx_win_ctrl:
 256              	.LFB13:
 138:board/pirelli_dpl10/rffe_dpl10_triband.c **** 
 139:board/pirelli_dpl10/rffe_dpl10_triband.c **** void rffe_rx_win_ctrl(int16_t exp_inp, int16_t target_bb)
 140:board/pirelli_dpl10/rffe_dpl10_triband.c **** {
 257              		.loc 1 140 0
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 261              	.LVL23:
 262              		@ lr needed for prologue
 141:board/pirelli_dpl10/rffe_dpl10_triband.c **** 	/* FIXME */
 142:board/pirelli_dpl10/rffe_dpl10_triband.c **** }
 263              		.loc 1 142 0
 264 0000 1EFF2FE1 		bx	lr
 265              	.LFE13:
 377              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:0000000000000000 rffe_dpl10_triband.c
     /tmp/ccagYORz.s:14     .rodata:0000000000000000 system_inherent_gain
     /tmp/ccagYORz.s:20     .text.rffe_mode:0000000000000000 rffe_mode
     /tmp/ccagYORz.s:27     .text.rffe_mode:0000000000000000 $a
     /tmp/ccagYORz.s:53     .text.rffe_mode:0000000000000028 $d
     /tmp/ccagYORz.s:60     .text.rffe_get_rx_ports:0000000000000000 rffe_get_rx_ports
     /tmp/ccagYORz.s:68     .text.rffe_get_rx_ports:0000000000000000 $a
     /tmp/ccagYORz.s:79     .text.rffe_get_tx_ports:0000000000000000 rffe_get_tx_ports
     /tmp/ccagYORz.s:87     .text.rffe_get_tx_ports:0000000000000000 $a
     /tmp/ccagYORz.s:98     .text.rffe_iq_swapped:0000000000000000 rffe_iq_swapped
     /tmp/ccagYORz.s:105    .text.rffe_iq_swapped:0000000000000000 $a
     /tmp/ccagYORz.s:122    .text.rffe_init:0000000000000000 rffe_init
     /tmp/ccagYORz.s:128    .text.rffe_init:0000000000000000 $a
     /tmp/ccagYORz.s:182    .text.rffe_init:0000000000000064 $d
     /tmp/ccagYORz.s:193    .text.rffe_get_gain:0000000000000000 rffe_get_gain
     /tmp/ccagYORz.s:199    .text.rffe_get_gain:0000000000000000 $a
     /tmp/ccagYORz.s:211    .text.rffe_set_gain:0000000000000000 rffe_set_gain
     /tmp/ccagYORz.s:218    .text.rffe_set_gain:0000000000000000 $a
     /tmp/ccagYORz.s:230    .text.rffe_compute_gain:0000000000000000 rffe_compute_gain
     /tmp/ccagYORz.s:238    .text.rffe_compute_gain:0000000000000000 $a
     /tmp/ccagYORz.s:255    .text.rffe_rx_win_ctrl:0000000000000000 rffe_rx_win_ctrl
     /tmp/ccagYORz.s:264    .text.rffe_rx_win_ctrl:0000000000000000 $a

UNDEFINED SYMBOLS
tsp_act_state
tsp_act_update
trf6151_iq_swapped
tsp_setup
trf6151_init
trf6151_get_gain
trf6151_set_gain
trf6151_compute_gain
