#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jan  5 10:48:14 2023
# Process ID: 11204
# Current directory: C:/Users/baba/AXI4-lite-myip/LSI_template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4516 C:\Users\baba\AXI4-lite-myip\LSI_template\LSI_template.xpr
# Log file: C:/Users/baba/AXI4-lite-myip/LSI_template/vivado.log
# Journal file: C:/Users/baba/AXI4-lite-myip/LSI_template\vivado.jou
# Running On: DESKTOP-NK32O2V, OS: Windows, CPU Frequency: 3398 MHz, CPU Physical cores: 4, Host memory: 34294 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.xpr
update_compile_order -fileset sources_1
update_module_reference {main_design_AXI_LITE_source_v1_0_0_0 design_1_AXI_LITE_source_v1_0_0_0}
generate_target Simulation [get_files C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.ip_user_files -ipstatic_source_dir C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.cache/compile_simlib/modelsim} {questa=C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.cache/compile_simlib/questa} {riviera=C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.cache/compile_simlib/riviera} {activehdl=C:/Users/baba/AXI4-lite-myip/LSI_template/LSI_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/baba/AXI4-lite-myip/LSI_template/tb_behav1.wcfg
source tb.tcl
current_wave_config {tb_behav1.wcfg}
add_wave {{/tb/dut/design_1_i/AXI_LITE_source_v1_0_0/U0/AXI_LITE_source_v1_0_S00_AXI_inst/slv_reg0}} {{/tb/dut/design_1_i/AXI_LITE_source_v1_0_0/U0/AXI_LITE_source_v1_0_S00_AXI_inst/slv_reg1}} {{/tb/dut/design_1_i/AXI_LITE_source_v1_0_0/U0/AXI_LITE_source_v1_0_S00_AXI_inst/slv_reg2}} {{/tb/dut/design_1_i/AXI_LITE_source_v1_0_0/U0/AXI_LITE_source_v1_0_S00_AXI_inst/slv_reg3}} 
