// Seed: 1544362608
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input tri id_13,
    output tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wire id_17,
    input wand id_18,
    input tri id_19
);
  always @(posedge (id_6) - id_13 == 1);
  wire id_21;
  assign module_1.type_19 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5
    , id_16,
    output wire id_6,
    input tri0 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wor id_10,
    output supply1 id_11,
    output wire id_12,
    output wor id_13,
    output supply0 id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_13,
      id_5,
      id_1,
      id_4,
      id_8,
      id_1,
      id_8,
      id_13,
      id_7,
      id_9,
      id_4,
      id_0,
      id_14,
      id_12,
      id_3,
      id_7,
      id_5,
      id_0
  );
  or primCall (id_4, id_17, id_0, id_1, id_8, id_7, id_5, id_10, id_16, id_3);
endmodule
