

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Mon Sep 14 06:17:57 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103| 0.309 us | 0.309 us |  103|  103|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      100|      100|        21|          1|          1|    81|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 24 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 3 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.90>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row)"   --->   Operation 25 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln365_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %row_read, i3 0)" [net_hls.cc:365]   --->   Operation 26 'bitconcatenate' 'shl_ln365_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln365_3 = zext i8 %shl_ln365_1 to i9" [net_hls.cc:365]   --->   Operation 27 'zext' 'zext_ln365_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln365_4 = zext i5 %row_read to i9" [net_hls.cc:365]   --->   Operation 28 'zext' 'zext_ln365_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.90ns)   --->   "%sub_ln365_1 = sub i9 %zext_ln365_3, %zext_ln365_4" [net_hls.cc:365]   --->   Operation 29 'sub' 'sub_ln365_1' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%img_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %img_V_offset)"   --->   Operation 30 'read' 'img_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %c)"   --->   Operation 31 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%col_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col)"   --->   Operation 32 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %img_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 306456, [4 x i8]* @p_str40, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln365 = zext i3 %c_read to i20" [net_hls.cc:365]   --->   Operation 34 'zext' 'zext_ln365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.63ns) (grouped into DSP with root node add_ln365)   --->   "%mul_ln365 = mul i20 %zext_ln365, 51076" [net_hls.cc:365]   --->   Operation 35 'mul' 'mul_ln365' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %col_read, i3 0)" [net_hls.cc:365]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln365_1 = zext i8 %shl_ln to i9" [net_hls.cc:365]   --->   Operation 37 'zext' 'zext_ln365_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln365_2 = zext i5 %col_read to i9" [net_hls.cc:365]   --->   Operation 38 'zext' 'zext_ln365_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "%sub_ln365 = sub i9 %zext_ln365_1, %zext_ln365_2" [net_hls.cc:365]   --->   Operation 39 'sub' 'sub_ln365' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln365 = sext i9 %sub_ln365_1 to i20" [net_hls.cc:365]   --->   Operation 40 'sext' 'sext_ln365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln365 = add i20 %sext_ln365, %mul_ln365" [net_hls.cc:365]   --->   Operation 41 'add' 'add_ln365' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln356_1 = zext i31 %img_V_offset_read to i33" [net_hls.cc:356]   --->   Operation 42 'zext' 'zext_ln356_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.75ns)   --->   "br label %.preheader" [net_hls.cc:356]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln356_2, %hls_label_23_end ]" [net_hls.cc:356]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mm_0 = phi i4 [ 0, %0 ], [ %select_ln356_1, %hls_label_23_end ]" [net_hls.cc:356]   --->   Operation 45 'phi' 'mm_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%nn_0 = phi i4 [ 0, %0 ], [ %nn, %hls_label_23_end ]"   --->   Operation 46 'phi' 'nn_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.86ns)   --->   "%icmp_ln356 = icmp eq i7 %indvar_flatten, -47" [net_hls.cc:356]   --->   Operation 47 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.89ns)   --->   "%add_ln356_2 = add i7 %indvar_flatten, 1" [net_hls.cc:356]   --->   Operation 48 'add' 'add_ln356_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln356, label %1, label %hls_label_23_begin" [net_hls.cc:356]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [11/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 50 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 51 [10/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 51 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.84>
ST_5 : Operation 52 [9/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 52 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.84>
ST_6 : Operation 53 [8/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 53 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.84>
ST_7 : Operation 54 [7/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 54 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.84>
ST_8 : Operation 55 [6/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 55 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.84>
ST_9 : Operation 56 [5/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 56 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.84>
ST_10 : Operation 57 [4/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 57 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.84>
ST_11 : Operation 58 [3/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 58 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.25>
ST_12 : Operation 59 [1/1] (0.86ns)   --->   "%mm = add i4 %mm_0, 1" [net_hls.cc:356]   --->   Operation 59 'add' 'mm' <Predicate = (!icmp_ln356)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.88ns)   --->   "%icmp_ln357 = icmp eq i4 %nn_0, -7" [net_hls.cc:357]   --->   Operation 60 'icmp' 'icmp_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.45ns)   --->   "%select_ln356 = select i1 %icmp_ln357, i4 0, i4 %nn_0" [net_hls.cc:356]   --->   Operation 61 'select' 'select_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.45ns)   --->   "%select_ln356_1 = select i1 %icmp_ln357, i4 %mm, i4 %mm_0" [net_hls.cc:356]   --->   Operation 62 'select' 'select_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i4 %select_ln356_1 to i9" [net_hls.cc:356]   --->   Operation 63 'zext' 'zext_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.92ns)   --->   "%add_ln356 = add i9 %zext_ln356, %sub_ln365" [net_hls.cc:356]   --->   Operation 64 'add' 'add_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [2/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 65 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.86ns)   --->   "%nn = add i4 %select_ln356, 1" [net_hls.cc:357]   --->   Operation 66 'add' 'nn' <Predicate = (!icmp_ln356)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.84>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i9 %add_ln356 to i17" [net_hls.cc:356]   --->   Operation 67 'sext' 'sext_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.63ns) (grouped into DSP with root node add_ln356_1)   --->   "%mul_ln356 = mul i17 %sext_ln356, 228" [net_hls.cc:356]   --->   Operation 68 'mul' 'mul_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node add_ln356_1)   --->   "%sext_ln356_1 = sext i17 %mul_ln356 to i20" [net_hls.cc:356]   --->   Operation 69 'sext' 'sext_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln356_1 = add i20 %add_ln365, %sext_ln356_1" [net_hls.cc:356]   --->   Operation 70 'add' 'add_ln356_1' <Predicate = (!icmp_ln356)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 71 [1/11] (1.84ns)   --->   "%empty_39 = urem i7 %indvar_flatten, 9" [net_hls.cc:356]   --->   Operation 71 'urem' 'empty_39' <Predicate = (!icmp_ln356)> <Delay = 1.84> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.19>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln357 = sext i20 %add_ln356_1 to i33" [net_hls.cc:357]   --->   Operation 72 'sext' 'sext_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (1.19ns)   --->   "%add_ln321_2 = add i33 %zext_ln356_1, %sext_ln357" [net_hls.cc:366]   --->   Operation 73 'add' 'add_ln321_2' <Predicate = (!icmp_ln356)> <Delay = 1.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i33 %add_ln321_2 to i64" [net_hls.cc:366]   --->   Operation 74 'sext' 'sext_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%img_V_addr = getelementptr i16* %img_V, i64 %sext_ln321" [net_hls.cc:366]   --->   Operation 75 'getelementptr' 'img_V_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.87ns)   --->   "%empty_40 = icmp eq i7 %empty_39, 0" [net_hls.cc:356]   --->   Operation 76 'icmp' 'empty_40' <Predicate = (!icmp_ln356)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %empty_40, label %ReqBB, label %hls_label_23_end" [net_hls.cc:356]   --->   Operation 77 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 78 [7/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 78 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 79 [6/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 79 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 80 [5/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 80 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 81 [4/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 81 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 82 [3/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 82 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.62>
ST_20 : Operation 83 [2/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 83 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.62>
ST_21 : Operation 84 [1/7] (2.62ns)   --->   "%img_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %img_V_addr, i32 9)" [net_hls.cc:366]   --->   Operation 84 'readreq' 'img_V_addr_1_rd_req' <Predicate = (empty_40)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.62>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %select_ln356_1 to i8" [net_hls.cc:366]   --->   Operation 85 'zext' 'zext_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln356_1, i3 0)" [net_hls.cc:366]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i7 %tmp_s to i8" [net_hls.cc:366]   --->   Operation 87 'zext' 'zext_ln321_4' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i8 %zext_ln321, %zext_ln321_4" [net_hls.cc:366]   --->   Operation 88 'add' 'add_ln321' <Predicate = (!icmp_ln356)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i4 %select_ln356 to i8" [net_hls.cc:366]   --->   Operation 89 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln321_1 = add i8 %add_ln321, %zext_ln321_5" [net_hls.cc:366]   --->   Operation 90 'add' 'add_ln321_1' <Predicate = (!icmp_ln356)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln321_6 = zext i8 %add_ln321_1 to i64" [net_hls.cc:366]   --->   Operation 91 'zext' 'zext_ln321_6' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr [81 x i16]* %buf_V, i64 0, i64 %zext_ln321_6" [net_hls.cc:366]   --->   Operation 92 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (2.62ns)   --->   "%img_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %img_V_addr)" [net_hls.cc:366]   --->   Operation 93 'read' 'img_V_addr_read' <Predicate = (!icmp_ln356)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 1.35>
ST_23 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [net_hls.cc:357]   --->   Operation 95 'specregionbegin' 'tmp' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_23 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:358]   --->   Operation 96 'specpipeline' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "br label %hls_label_23_end"   --->   Operation 97 'br' <Predicate = (empty_40)> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (1.35ns)   --->   "store i16 %img_V_addr_read, i16* %buf_V_addr, align 2" [net_hls.cc:366]   --->   Operation 98 'store' <Predicate = (!icmp_ln356)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 81> <RAM>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp)" [net_hls.cc:367]   --->   Operation 99 'specregionend' 'empty_41' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader" [net_hls.cc:357]   --->   Operation 100 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:369]   --->   Operation 101 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.907ns
The critical path consists of the following:
	wire read on port 'row' [10]  (0 ns)
	'sub' operation ('sub_ln365_1', net_hls.cc:365) [21]  (0.907 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	wire read on port 'c' [8]  (0 ns)
	'mul' operation of DSP[23] ('mul_ln365', net_hls.cc:365) [13]  (0.638 ns)
	'add' operation of DSP[23] ('add_ln365', net_hls.cc:365) [23]  (2.21 ns)

 <State 3>: 1.85ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', net_hls.cc:356) with incoming values : ('add_ln356_2', net_hls.cc:356) [27]  (0 ns)
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 4>: 1.85ns
The critical path consists of the following:
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 5>: 1.85ns
The critical path consists of the following:
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 6>: 1.85ns
The critical path consists of the following:
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 7>: 1.85ns
The critical path consists of the following:
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 8>: 1.85ns
The critical path consists of the following:
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 9>: 1.85ns
The critical path consists of the following:
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 10>: 1.85ns
The critical path consists of the following:
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 11>: 1.85ns
The critical path consists of the following:
	'urem' operation ('empty_39', net_hls.cc:356) [59]  (1.85 ns)

 <State 12>: 2.25ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln357', net_hls.cc:357) [36]  (0.884 ns)
	'select' operation ('select_ln356_1', net_hls.cc:356) [38]  (0.45 ns)
	'add' operation ('add_ln356', net_hls.cc:356) [40]  (0.921 ns)

 <State 13>: 2.85ns
The critical path consists of the following:
	'mul' operation of DSP[48] ('mul_ln356', net_hls.cc:356) [42]  (0.638 ns)
	'add' operation of DSP[48] ('add_ln356_1', net_hls.cc:356) [48]  (2.21 ns)

 <State 14>: 1.19ns
The critical path consists of the following:
	'add' operation ('add_ln321_2', net_hls.cc:366) [56]  (1.19 ns)

 <State 15>: 2.62ns
The critical path consists of the following:
	bus request on port 'img_V' (net_hls.cc:366) [63]  (2.62 ns)

 <State 16>: 2.62ns
The critical path consists of the following:
	bus request on port 'img_V' (net_hls.cc:366) [63]  (2.62 ns)

 <State 17>: 2.62ns
The critical path consists of the following:
	bus request on port 'img_V' (net_hls.cc:366) [63]  (2.62 ns)

 <State 18>: 2.62ns
The critical path consists of the following:
	bus request on port 'img_V' (net_hls.cc:366) [63]  (2.62 ns)

 <State 19>: 2.62ns
The critical path consists of the following:
	bus request on port 'img_V' (net_hls.cc:366) [63]  (2.62 ns)

 <State 20>: 2.62ns
The critical path consists of the following:
	bus request on port 'img_V' (net_hls.cc:366) [63]  (2.62 ns)

 <State 21>: 2.62ns
The critical path consists of the following:
	bus request on port 'img_V' (net_hls.cc:366) [63]  (2.62 ns)

 <State 22>: 2.62ns
The critical path consists of the following:
	bus read on port 'img_V' (net_hls.cc:366) [66]  (2.62 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln366', net_hls.cc:366) of variable 'img_V_addr_read', net_hls.cc:366 on array 'buf_V' [67]  (1.35 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
