;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #12, @200
	SUB <0, 0
	SPL -1, @-20
	SUB <0, 0
	SUB #12, @200
	SUB @127, 100
	SUB 12, @10
	SPL -1, @-20
	SUB 1, <-2
	SUB 12, @10
	SUB @121, 106
	SUB 12, @10
	MOV -1, <-20
	SUB @121, 106
	SPL 0, <-22
	SUB @0, @2
	SUB @700, @82
	SPL 0, <-22
	SUB @0, @2
	SUB 1, <-2
	SPL 0, <-82
	SPL 0, <-22
	SUB 1, <-2
	SUB @0, 62
	SUB 1, <-2
	SUB 12, @10
	SUB @121, 109
	ADD 240, 60
	SPL 0, <-22
	ADD 210, 60
	SUB @0, @2
	SUB @-127, 100
	ADD 240, 60
	SPL 0, <-22
	SUB 1, <-2
	ADD 210, 60
	ADD @130, 9
	SUB 1, <-2
	SUB 1, <-2
	ADD @200, 60
	CMP -207, <-120
	ADD 270, 0
	MOV -1, <-20
	CMP -207, <-120
	ADD 270, 0
	MOV -1, <-20
	MOV -4, <-20
