// Seed: 3754427744
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input wire id_3,
    output wire id_4,
    output supply1 id_5,
    input tri id_6,
    output tri id_7,
    input tri1 id_8,
    input wand id_9,
    input supply0 id_10,
    input wand id_11,
    output wor id_12,
    output wire id_13,
    output wire id_14,
    input tri0 id_15
    , id_36,
    output supply1 id_16,
    output supply0 id_17,
    output supply0 id_18,
    input uwire id_19,
    input uwire id_20,
    output uwire id_21,
    input wor id_22,
    input wor id_23,
    output uwire id_24,
    input uwire id_25,
    output tri id_26,
    input wand id_27,
    input wire id_28,
    input wor id_29,
    output supply0 id_30,
    output supply1 id_31,
    output wand id_32,
    output supply1 id_33,
    output supply0 id_34
);
  logic id_37;
  wire  id_38;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output uwire id_3,
    input wor id_4,
    input tri0 id_5,
    input wor id_6,
    output uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11,
    output tri0 id_12,
    output uwire id_13,
    output tri0 id_14,
    output tri id_15,
    input wire id_16,
    input tri id_17,
    output wire id_18,
    input tri1 id_19,
    output wor id_20,
    input supply0 id_21,
    input wand id_22,
    output tri0 id_23,
    input wor id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_9,
      id_3,
      id_18,
      id_24,
      id_18,
      id_17,
      id_0,
      id_10,
      id_5,
      id_14,
      id_7,
      id_23,
      id_4,
      id_14,
      id_2,
      id_12,
      id_4,
      id_0,
      id_12,
      id_5,
      id_1,
      id_23,
      id_5,
      id_18,
      id_16,
      id_11,
      id_24,
      id_23,
      id_18,
      id_15,
      id_3,
      id_13
  );
  assign modCall_1.id_22 = 0;
endmodule
