<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='838' type='void llvm::SIInstrInfo::legalizeOperands(llvm::MachineInstr &amp; MI, llvm::MachineDominatorTree * MDT = nullptr) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='835'>/// Legalize all operands in this instruction.  This function may create new
  /// instructions and control-flow around \p MI.  If present, \p MDT is
  /// updated.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2229' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4154' ll='4435' type='void llvm::SIInstrInfo::legalizeOperands(llvm::MachineInstr &amp; MI, llvm::MachineDominatorTree * MDT = nullptr) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4616' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4707' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4741' u='c' c='_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5021' u='c' c='_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5022' u='c' c='_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
