Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 25 11:49:47 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lcd8x2_control_sets_placed.rpt
| Design       : lcd8x2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |            9 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------+-------------------+------------------+----------------+
|     Clock Signal    |          Enable Signal         |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+--------------------------------+-------------------+------------------+----------------+
|  USER_CLK_IBUF_BUFG | i                              |                   |                1 |              8 |
|  USER_CLK_IBUF_BUFG | FSM_sequential_adim[4]_i_1_n_0 |                   |                4 |             10 |
|  USER_CLK_IBUF_BUFG | lcd                            |                   |                3 |             14 |
|  USER_CLK_IBUF_BUFG |                                | sayac[22]_i_1_n_0 |                9 |             46 |
+---------------------+--------------------------------+-------------------+------------------+----------------+


