<stg><name>make_fg.1</name>


<trans_list>

<trans id="154" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
<literal name="and_ln3013" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
<literal name="and_ln3013" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="5" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %u_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_07"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %out_ntt_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %out_ntt_offset

]]></Node>
<StgValue><ssdm name="out_ntt_offset_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %depth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %depth

]]></Node>
<StgValue><ssdm name="depth_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="64">
<![CDATA[
entry:4 %empty = trunc i64 %data_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:6 %gt = add i15 %empty, i15 4096

]]></Node>
<StgValue><ssdm name="gt"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:7 %store_ln3008 = store i11 0, i11 %u_07

]]></Node>
<StgValue><ssdm name="store_ln3008"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln3008 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln3008"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %u = load i11 %u_07

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="11">
<![CDATA[
for.inc:1 %zext_ln3008 = zext i11 %u

]]></Node>
<StgValue><ssdm name="zext_ln3008"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %icmp_ln3008 = icmp_eq  i11 %u, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln3008"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:4 %u_212 = add i11 %u, i11 1

]]></Node>
<StgValue><ssdm name="u_212"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln3008 = br i1 %icmp_ln3008, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln3008"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:1 %f_addr = getelementptr i8 %f, i64 0, i64 %zext_ln3008

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="10">
<![CDATA[
for.inc.split:2 %w = load i10 %f_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="11">
<![CDATA[
for.inc.split:7 %trunc_ln3009 = trunc i11 %u

]]></Node>
<StgValue><ssdm name="trunc_ln3009"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %g_addr = getelementptr i8 %g, i64 0, i64 %zext_ln3008

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="10">
<![CDATA[
for.inc.split:16 %w_67 = load i10 %g_addr

]]></Node>
<StgValue><ssdm name="w_67"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:26 %store_ln3008 = store i11 %u_212, i11 %u_07

]]></Node>
<StgValue><ssdm name="store_ln3008"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:0 %icmp_ln3013 = icmp_eq  i32 %depth_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln3013"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:1 %and_ln3013 = and i1 %icmp_ln3013, i1 %out_ntt_offset_read

]]></Node>
<StgValue><ssdm name="and_ln3013"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.end:2 %d_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_10"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:3 %br_ln3013 = br i1 %and_ln3013, void %for.body21.preheader, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln3013"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
<literal name="and_ln3013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body21.preheader:0 %store_ln3030 = store i32 0, i32 %d_10

]]></Node>
<StgValue><ssdm name="store_ln3030"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
<literal name="and_ln3013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.body21.preheader:1 %br_ln3030 = br void %for.body21

]]></Node>
<StgValue><ssdm name="br_ln3030"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
<literal name="and_ln3013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32">
<![CDATA[
if.then:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
<literal name="and_ln3013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then:1 %store_ln808 = store i6 30, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
<literal name="and_ln3013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:2 %store_ln808 = store i32 10239, i32 %d_10

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3008" val="1"/>
<literal name="and_ln3013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.then:3 %br_ln808 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="10">
<![CDATA[
for.inc.split:2 %w = load i10 %f_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:3 %sext_ln3009 = sext i8 %w

]]></Node>
<StgValue><ssdm name="sext_ln3009"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.split:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:5 %select_ln635 = select i1 %tmp, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %w_66 = add i32 %select_ln635, i32 %sext_ln3009

]]></Node>
<StgValue><ssdm name="w_66"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc.split:8 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln3009, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="12">
<![CDATA[
for.inc.split:9 %zext_ln3009 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln3009"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:10 %add_ln3009 = add i15 %zext_ln3009, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln3009"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:11 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln3009, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:12 %zext_ln3009_1 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln3009_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln3009_1

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split:14 %store_ln3009 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %w_66, i4 15

]]></Node>
<StgValue><ssdm name="store_ln3009"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="10">
<![CDATA[
for.inc.split:16 %w_67 = load i10 %g_addr

]]></Node>
<StgValue><ssdm name="w_67"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:17 %sext_ln3010 = sext i8 %w_67

]]></Node>
<StgValue><ssdm name="sext_ln3010"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc.split:18 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_67, i32 7

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:19 %select_ln635_18 = select i1 %tmp_203, i32 2147473409, i32 0

]]></Node>
<StgValue><ssdm name="select_ln635_18"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %w_68 = add i32 %select_ln635_18, i32 %sext_ln3010

]]></Node>
<StgValue><ssdm name="w_68"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:21 %add_ln3010_1 = add i15 %zext_ln3009, i15 %gt

]]></Node>
<StgValue><ssdm name="add_ln3010_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:22 %lshr_ln84 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln3010_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln84"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln2997 = specloopname void @_ssdm_op_SpecLoopName, void @empty_64

]]></Node>
<StgValue><ssdm name="specloopname_ln2997"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:23 %zext_ln3010 = zext i13 %lshr_ln84

]]></Node>
<StgValue><ssdm name="zext_ln3010"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %vla18_addr_345 = getelementptr i32 %vla18, i64 0, i64 %zext_ln3010

]]></Node>
<StgValue><ssdm name="vla18_addr_345"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:25 %store_ln3010 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_345, i32 %w_68, i4 15

]]></Node>
<StgValue><ssdm name="store_ln3010"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:27 %br_ln3008 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln3008"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body21:0 %d = load i32 %d_10

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32">
<![CDATA[
for.body21:1 %trunc_ln3030 = trunc i32 %d

]]></Node>
<StgValue><ssdm name="trunc_ln3030"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body21:2 %icmp_ln3030 = icmp_eq  i32 %d, i32 %depth_read

]]></Node>
<StgValue><ssdm name="icmp_ln3030"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body21:3 %d_11 = add i32 %d, i32 1

]]></Node>
<StgValue><ssdm name="d_11"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body21:4 %br_ln3027 = br i1 %icmp_ln3030, void %for.body21.split, void %cleanup.cont.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3027"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body21.split:1 %sub_ln3029 = sub i32 10, i32 %d

]]></Node>
<StgValue><ssdm name="sub_ln3029"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body21.split:2 %icmp_ln3030_1 = icmp_ne  i32 %d, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln3030_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body21.split:3 %icmp_ln3030_2 = icmp_ult  i32 %d_11, i32 %depth_read

]]></Node>
<StgValue><ssdm name="icmp_ln3030_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body21.split:4 %or_ln3030 = or i1 %icmp_ln3030_2, i1 %out_ntt_offset_read

]]></Node>
<StgValue><ssdm name="or_ln3030"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="4" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="10" op_11_bw="31">
<![CDATA[
for.body21.split:5 %call_ln3029 = call void @make_fg_step.1, i32 %vla18, i64 %data_read, i32 %sub_ln3029, i4 %trunc_ln3030, i1 %icmp_ln3030_1, i1 %or_ln3030, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i10 %REV10, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln3029"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body21.split:6 %store_ln3027 = store i32 %d_11, i32 %d_10

]]></Node>
<StgValue><ssdm name="store_ln3027"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3030" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont.loopexit:0 %br_ln0 = br void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body21.split:0 %specloopname_ln2999 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74

]]></Node>
<StgValue><ssdm name="specloopname_ln2999"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="4" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="25" op_9_bw="31" op_10_bw="10" op_11_bw="31">
<![CDATA[
for.body21.split:5 %call_ln3029 = call void @make_fg_step.1, i32 %vla18, i64 %data_read, i32 %sub_ln3029, i4 %trunc_ln3030, i1 %icmp_ln3030_1, i1 %or_ln3030, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i10 %REV10, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln3029"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.body21.split:7 %br_ln3027 = br void %for.body21

]]></Node>
<StgValue><ssdm name="br_ln3027"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %i_16 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i.i:1 %sext_ln808 = sext i6 %i_16

]]></Node>
<StgValue><ssdm name="sext_ln808"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc.i.i:2 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_16, i32 5

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:4 %br_ln808 = br i1 %tmp_204, void %for.inc.i.i.split, void %modp_div.exit.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:0 %d_10_load_2 = load i32 %d_10

]]></Node>
<StgValue><ssdm name="d_10_load_2"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i.i.split:2 %z_127 = call i32 @modp_montymul, i32 %d_10_load_2, i32 %d_10_load_2, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="z_127"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i.i.split:3 %z2 = call i32 @modp_montymul, i32 %z_127, i32 1968792473, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:4 %xor_ln813 = xor i32 %z2, i32 %z_127

]]></Node>
<StgValue><ssdm name="xor_ln813"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:5 %lshr_ln813 = lshr i32 2147473407, i32 %sext_ln808

]]></Node>
<StgValue><ssdm name="lshr_ln813"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32">
<![CDATA[
for.inc.i.i.split:6 %trunc_ln813 = trunc i32 %lshr_ln813

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:7 %select_ln813 = select i1 %trunc_ln813, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln813"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:8 %and_ln813 = and i32 %xor_ln813, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="and_ln813"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:9 %z_128 = xor i32 %and_ln813, i32 %z_127

]]></Node>
<StgValue><ssdm name="z_128"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.i.split:10 %i_17 = add i6 %i_16, i6 63

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:11 %store_ln808 = store i6 %i_17, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="32">
<![CDATA[
modp_div.exit.i:0 %u_134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_134"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
modp_div.exit.i:1 %x1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
modp_div.exit.i:2 %x2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
modp_div.exit.i:3 %d_10_load_1 = load i32 %d_10

]]></Node>
<StgValue><ssdm name="d_10_load_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
modp_div.exit.i:4 %z = call i32 @modp_montymul, i32 %d_10_load_1, i32 1, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
modp_div.exit.i:5 %ig = call i32 @modp_montymul, i32 104837121, i32 %z, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="ig"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
modp_div.exit.i:6 %gm = add i15 %empty, i15 8192

]]></Node>
<StgValue><ssdm name="gm"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
modp_div.exit.i:7 %store_ln962 = store i32 10239, i32 %x2

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
modp_div.exit.i:8 %store_ln962 = store i32 10239, i32 %x1

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
modp_div.exit.i:9 %store_ln962 = store i11 0, i11 %u_134

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
modp_div.exit.i:10 %br_ln962 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:1 %specloopname_ln803 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln803"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:12 %store_ln808 = store i32 %z_128, i32 %d_10

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:13 %br_ln808 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc15.i:0 %u_213 = load i11 %u_134

]]></Node>
<StgValue><ssdm name="u_213"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
for.inc15.i:1 %zext_ln962 = zext i11 %u_213

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc15.i:2 %icmp_ln962 = icmp_eq  i11 %u_213, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln962"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc15.i:4 %u_214 = add i11 %u_213, i11 1

]]></Node>
<StgValue><ssdm name="u_214"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15.i:5 %br_ln962 = br i1 %icmp_ln962, void %for.inc15.i.split, void %modp_mkgm2.exit

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:3 %REV10_addr = getelementptr i10 %REV10, i64 0, i64 %zext_ln962

]]></Node>
<StgValue><ssdm name="REV10_addr"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10">
<![CDATA[
for.inc15.i.split:4 %v = load i10 %REV10_addr

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:24 %store_ln962 = store i11 %u_214, i11 %u_134

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31">
<![CDATA[
modp_mkgm2.exit:0 %call_ln3022 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %empty, i8 1, i15 %gm, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln3022"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc15.i.split:0 %x1_load = load i32 %x1

]]></Node>
<StgValue><ssdm name="x1_load"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10">
<![CDATA[
for.inc15.i.split:4 %v = load i10 %REV10_addr

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc15.i.split:5 %shl_ln95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %v, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln95"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="12">
<![CDATA[
for.inc15.i.split:6 %zext_ln967 = zext i12 %shl_ln95

]]></Node>
<StgValue><ssdm name="zext_ln967"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc15.i.split:7 %add_ln967_1 = add i15 %zext_ln967, i15 %gm

]]></Node>
<StgValue><ssdm name="add_ln967_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i.split:8 %lshr_ln85 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln967_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln85"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="13">
<![CDATA[
for.inc15.i.split:9 %zext_ln967_3 = zext i13 %lshr_ln85

]]></Node>
<StgValue><ssdm name="zext_ln967_3"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:10 %vla18_addr_346 = getelementptr i32 %vla18, i64 0, i64 %zext_ln967_3

]]></Node>
<StgValue><ssdm name="vla18_addr_346"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc15.i.split:11 %store_ln967 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_346, i32 %x1_load, i4 15

]]></Node>
<StgValue><ssdm name="store_ln967"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="10" op_3_bw="2">
<![CDATA[
for.inc15.i.split:12 %or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i10.i2, i1 1, i10 %v, i2 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="13">
<![CDATA[
for.inc15.i.split:13 %sext_ln968 = sext i13 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln968"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="14">
<![CDATA[
for.inc15.i.split:14 %zext_ln968 = zext i14 %sext_ln968

]]></Node>
<StgValue><ssdm name="zext_ln968"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc15.i.split:15 %add_ln968 = add i15 %zext_ln968, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln968"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i.split:16 %lshr_ln86 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln968, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln86"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc15.i.split:20 %x1_5 = call i32 @modp_montymul, i32 %x1_load, i32 1968792473, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="x1_5"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:23 %store_ln962 = store i32 %x1_5, i32 %x1

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc15.i.split:1 %x2_load = load i32 %x2

]]></Node>
<StgValue><ssdm name="x2_load"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i.split:2 %specloopname_ln942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln942"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="13">
<![CDATA[
for.inc15.i.split:17 %zext_ln968_3 = zext i13 %lshr_ln86

]]></Node>
<StgValue><ssdm name="zext_ln968_3"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:18 %vla18_addr_347 = getelementptr i32 %vla18, i64 0, i64 %zext_ln968_3

]]></Node>
<StgValue><ssdm name="vla18_addr_347"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc15.i.split:19 %store_ln968 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_347, i32 %x2_load, i4 15

]]></Node>
<StgValue><ssdm name="store_ln968"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc15.i.split:21 %x2_4 = call i32 @modp_montymul, i32 %x2_load, i32 %ig, i32 2147473409, i32 2042615807

]]></Node>
<StgValue><ssdm name="x2_4"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.i.split:22 %store_ln962 = store i32 %x2_4, i32 %x2

]]></Node>
<StgValue><ssdm name="store_ln962"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.i.split:25 %br_ln962 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="149" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31">
<![CDATA[
modp_mkgm2.exit:0 %call_ln3022 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %empty, i8 1, i15 %gm, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln3022"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="150" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0">
<![CDATA[
modp_mkgm2.exit:1 %call_ln3023 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %gt, i8 1, i15 %gm, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln3023"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln3013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0">
<![CDATA[
modp_mkgm2.exit:1 %call_ln3023 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %gt, i8 1, i15 %gm, i32 10, i25 33544193, i31 2042615807

]]></Node>
<StgValue><ssdm name="call_ln3023"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln3013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
modp_mkgm2.exit:2 %br_ln0 = br void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
cleanup.cont:0 %ret_ln3032 = ret

]]></Node>
<StgValue><ssdm name="ret_ln3032"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
