// Seed: 2478866738
`timescale 1ps / 1ps
`define pp_0 0
module module_0;
  logic id_1;
  logic id_2;
  type_6(
      1, 1'b0
  );
  reg   id_3;
  logic id_4 = 1;
  always @(negedge 1'b0 or 1) if (id_4) id_3 <= 1;
endmodule
