// Seed: 1417267462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5
);
  logic id_8 = id_1 - id_4;
  always @(1 or id_3 ^ id_4) begin
    id_6 <= id_4;
  end
  assign id_8 = 1;
endmodule
