# do /home/borg/.local/lib/python3.6/site-packages/vunit/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/vunit_out/test_output/lib.tb_memoryio.all_693188ce223cc7c1fc8926d3961549e052c55f8a/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_memoryio(tb) -L vunit_lib -L lib -g/tb_memoryio/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/vunit_out/test_output/lib.tb_memoryio.all_693188ce223cc7c1fc8926d3961549e052c55f8a/,tb path : /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/tests/vhd/,use_color : true" 
# Start time: 18:55:30 on May 02,2019
# ** Warning: (vsim-3473) Component instance "LCD : ILI9341" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryio/u1/screenportmap File: /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd
# ** Warning: (vsim-3473) Component instance "FIFO16x4096_inst : FIFO16x4096" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryio/u1/screenportmap File: /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd
# ** Warning: Design size of 28480 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_memoryio/u1/screenportmap/LCD_CS_N, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_memoryio/u1/LCD_CS_N.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_memoryio/u1/screenportmap/LCD_D, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_memoryio/lcd_d.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_memoryio/u1/screenportmap/LCD_RD_N, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_memoryio/u1/LCD_RD_N.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_memoryio/u1/screenportmap/LCD_RESET_N, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_memoryio/u1/LCD_RESET_N.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_memoryio/u1/screenportmap/LCD_RS, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_memoryio/u1/LCD_RS.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_memoryio/u1/screenportmap/LCD_WR_N, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_memoryio/u1/LCD_WR_N.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_memoryio/u1/LCD_D, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_memoryio/lcd_d.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-7) Failed to open VHDL file "tmpRAM.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryio/u1/ram16/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "tmpRAM.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /tb_memoryio/u1/ram16/altsyncram_component/MEMORY File: /home/borg/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at /home/borg/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at /home/borg/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  /home/borg/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 return [address 0xf6c7113e] Subprogram read_my_memory
# called from  /home/borg/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 return [address 0xf6c84dbc] Process MEMORY
# 
# 
# Surrounding code from 'see' command
#   40286 :                     report "[Line "& INT_TO_STR_RAM(m_line_no) & "]:Incorrect checksum!"
#   40287 :                     severity error;
#   40288 :                 end if;
#   40289 :             end loop;
#   40290 :         elsif (ALPHA_TOLOWER(init_file(init_file'length -3 to init_file'length)) = ".mif") then
# ->40291 :             while not endfile(m_mem_data_file) loop
#   40292 :                 m_err_check := true;
#   40293 :                 readline(m_mem_data_file, m_line_buf);
#   40294 :                 m_line_no := m_line_no + 1;
#   40295 :                 m_check_sum_vec := (others=> '0');
# 
# End time: 18:55:31 on May 02,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 12
