<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_1d6a983d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_1d6a983d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_1d6a983d')">rsnoc_z_H_R_G_G2_U_U_1d6a983d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.37</td>
<td class="s9 cl rt"><a href="mod938.html#Line" > 97.33</a></td>
<td class="s10 cl rt"><a href="mod938.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod938.html#Toggle" > 76.47</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod938.html#Branch" > 95.68</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod938.html#inst_tag_73750"  onclick="showContent('inst_tag_73750')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport</a></td>
<td class="s9 cl rt"> 92.37</td>
<td class="s9 cl rt"><a href="mod938.html#Line" > 97.33</a></td>
<td class="s10 cl rt"><a href="mod938.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod938.html#Toggle" > 76.47</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod938.html#Branch" > 95.68</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_1d6a983d'>
<hr>
<a name="inst_tag_73750"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_73750" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.37</td>
<td class="s9 cl rt"><a href="mod938.html#Line" > 97.33</a></td>
<td class="s10 cl rt"><a href="mod938.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod938.html#Toggle" > 76.47</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod938.html#Branch" > 95.68</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.97</td>
<td class="s9 cl rt"> 96.83</td>
<td class="s8 cl rt"> 82.14</td>
<td class="s8 cl rt"> 83.16</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.74</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.56</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.13</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2138.html#inst_tag_211378" >dma_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod719.html#inst_tag_41143" id="tag_urg_inst_41143">Ia</a></td>
<td class="s9 cl rt"> 95.00</td>
<td class="s9 cl rt"> 98.39</td>
<td class="s9 cl rt"> 95.83</td>
<td class="s8 cl rt"> 88.29</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2463.html#inst_tag_247075" id="tag_urg_inst_247075">Id</a></td>
<td class="s8 cl rt"> 88.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod646.html#inst_tag_37668" id="tag_urg_inst_37668">Igc</a></td>
<td class="s8 cl rt"> 87.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1078.html#inst_tag_76810" id="tag_urg_inst_76810">Ip1</a></td>
<td class="s8 cl rt"> 86.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod852.html#inst_tag_68397" id="tag_urg_inst_68397">Ip2</a></td>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_84376" id="tag_urg_inst_84376">Ip3</a></td>
<td class="s9 cl rt"> 92.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.34</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1876.html#inst_tag_178052" id="tag_urg_inst_178052">Ir</a></td>
<td class="s8 cl rt"> 88.59</td>
<td class="s8 cl rt"> 83.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.38</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.21</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479_0.html#inst_tag_128836" id="tag_urg_inst_128836">Irspfp</a></td>
<td class="s7 cl rt"> 74.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2239.html#inst_tag_214168" id="tag_urg_inst_214168">Is</a></td>
<td class="s8 cl rt"> 87.76</td>
<td class="s8 cl rt"> 86.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.72</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod922.html#inst_tag_72992" id="tag_urg_inst_72992">Isa</a></td>
<td class="s9 cl rt"> 95.77</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.07</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2626.html#inst_tag_258656" id="tag_urg_inst_258656">Ist</a></td>
<td class="s7 cl rt"> 76.35</td>
<td class="s9 cl rt"> 97.85</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s6 cl rt"> 69.60</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod695.html#inst_tag_38965" id="tag_urg_inst_38965">ud</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256190" id="tag_urg_inst_256190">ud1005</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256193" id="tag_urg_inst_256193">ud1105</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2247.html#inst_tag_214178" id="tag_urg_inst_214178">ud215</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256167" id="tag_urg_inst_256167">ud567</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256168" id="tag_urg_inst_256168">ud573</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256187" id="tag_urg_inst_256187">ud590</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256186" id="tag_urg_inst_256186">ud615</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256185" id="tag_urg_inst_256185">ud622</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256184" id="tag_urg_inst_256184">ud640</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256183" id="tag_urg_inst_256183">ud667</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256182" id="tag_urg_inst_256182">ud675</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256181" id="tag_urg_inst_256181">ud695</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256180" id="tag_urg_inst_256180">ud722</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256179" id="tag_urg_inst_256179">ud730</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256178" id="tag_urg_inst_256178">ud750</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256177" id="tag_urg_inst_256177">ud777</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256176" id="tag_urg_inst_256176">ud785</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256175" id="tag_urg_inst_256175">ud805</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256174" id="tag_urg_inst_256174">ud832</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256173" id="tag_urg_inst_256173">ud840</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256172" id="tag_urg_inst_256172">ud860</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256171" id="tag_urg_inst_256171">ud887</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256170" id="tag_urg_inst_256170">ud895</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256169" id="tag_urg_inst_256169">ud915</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256166" id="tag_urg_inst_256166">ud942</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256165" id="tag_urg_inst_256165">ud950</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256192" id="tag_urg_inst_256192">ud970</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2542_1.html#inst_tag_256191" id="tag_urg_inst_256191">ud997</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_3.html#inst_tag_236188" id="tag_urg_inst_236188">ursrrerg</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_3.html#inst_tag_236189" id="tag_urg_inst_236189">ursrrerg1000</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_3.html#inst_tag_236187" id="tag_urg_inst_236187">ursrrerg670</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_3.html#inst_tag_236186" id="tag_urg_inst_236186">ursrrerg725</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_3.html#inst_tag_236185" id="tag_urg_inst_236185">ursrrerg780</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_3.html#inst_tag_236184" id="tag_urg_inst_236184">ursrrerg835</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_3.html#inst_tag_236183" id="tag_urg_inst_236183">ursrrerg890</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_3.html#inst_tag_236182" id="tag_urg_inst_236182">ursrrerg945</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159_0.html#inst_tag_13003" id="tag_urg_inst_13003">ursrserdx01g</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159_0.html#inst_tag_13004" id="tag_urg_inst_13004">ursrserdx01g1008</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159_0.html#inst_tag_13002" id="tag_urg_inst_13002">ursrserdx01g678</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159_0.html#inst_tag_13001" id="tag_urg_inst_13001">ursrserdx01g733</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159_0.html#inst_tag_13000" id="tag_urg_inst_13000">ursrserdx01g788</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159_0.html#inst_tag_12999" id="tag_urg_inst_12999">ursrserdx01g843</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159_0.html#inst_tag_12998" id="tag_urg_inst_12998">ursrserdx01g898</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159_0.html#inst_tag_12997" id="tag_urg_inst_12997">ursrserdx01g953</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod433.html#inst_tag_31052" id="tag_urg_inst_31052">uu78b5daf1ff</a></td>
<td class="s8 cl rt"> 86.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_1d6a983d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod938.html" >rsnoc_z_H_R_G_G2_U_U_1d6a983d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>225</td><td>219</td><td>97.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195003</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195048</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195053</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195059</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195092</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195097</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195103</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195136</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195141</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195147</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195180</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195185</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195191</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195224</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195229</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195235</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195273</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195279</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195284</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195467</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195473</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195478</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195546</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195590</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195602</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195613</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195746</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195752</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195757</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195766</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195771</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195779</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195783</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195787</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195802</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>195810</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>195815</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>195820</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195825</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195830</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195835</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195840</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195845</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195850</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195855</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>195882</td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>195967</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>195985</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>195999</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>196013</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>196027</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
195002                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195003     1/1          		if ( ! Sys_Clk_RstN )
195004     1/1          			u_a885 &lt;= #1.0 ( 4'b0 );
195005     1/1          		else if ( CxtEn_Load [6] )
195006     1/1          			u_a885 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
195007                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195008     1/1          		if ( ! Sys_Clk_RstN )
195009     1/1          			u_f5ac &lt;= #1.0 ( 4'b0 );
195010     1/1          		else if ( CxtEn_Load [6] )
195011     1/1          			u_f5ac &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
195012                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud573( .I( CxtReq_IdR ) , .O( u_8f34 ) );
195013                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud915( .I( Rsp_CxtId ) , .O( u_30f0 ) );
195014                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195015     1/1          		if ( ! Sys_Clk_RstN )
195016     1/1          			u_2692 &lt;= #1.0 ( 4'b1111 );
195017     1/1          		else if ( u_93b0 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_30f0 [6] ) )
195018     1/1          			u_2692 &lt;= #1.0 ( u_93b0 ? Cxt_6 [3:0] + 4'b0001 : Cxt_6 [3:0] - 4'b0001 );
                        MISSING_ELSE
195019                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud895( .I( Rsp_CxtId ) , .O( u_9657 ) );
195020                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g898(
195021                  		.Clk( Sys_Clk )
195022                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195023                  	,	.Clk_En( Sys_Clk_En )
195024                  	,	.Clk_EnS( Sys_Clk_EnS )
195025                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195026                  	,	.Clk_RstN( Sys_Clk_RstN )
195027                  	,	.Clk_Tm( Sys_Clk_Tm )
195028                  	,	.En( u_9657 [5] )
195029                  	,	.O( u_e839 )
195030                  	,	.Reset( Rsp_PktNext )
195031                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
195032                  	);
195033                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud887( .I( Rsp_CxtId ) , .O( u_4834 ) );
195034                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg890(
195035                  		.Clk( Sys_Clk )
195036                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195037                  	,	.Clk_En( Sys_Clk_En )
195038                  	,	.Clk_EnS( Sys_Clk_EnS )
195039                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195040                  	,	.Clk_RstN( Sys_Clk_RstN )
195041                  	,	.Clk_Tm( Sys_Clk_Tm )
195042                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_4834 [5] )
195043                  	,	.O( u_4e63 )
195044                  	,	.Reset( Rsp_GenLast )
195045                  	,	.Set( Rsp_IsErr )
195046                  	);
195047                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195048     1/1          		if ( ! Sys_Clk_RstN )
195049     1/1          			u_a965 &lt;= #1.0 ( 4'b0 );
195050     1/1          		else if ( CxtEn_Load [5] )
195051     1/1          			u_a965 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
195052                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195053     1/1          		if ( ! Sys_Clk_RstN )
195054     1/1          			u_bbd9 &lt;= #1.0 ( 4'b0 );
195055     1/1          		else if ( CxtEn_Load [5] )
195056     1/1          			u_bbd9 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
195057                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud860( .I( Rsp_CxtId ) , .O( u_a0cf ) );
195058                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195059     1/1          		if ( ! Sys_Clk_RstN )
195060     1/1          			u_30e9 &lt;= #1.0 ( 4'b1111 );
195061     1/1          		else if ( u_9272 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_a0cf [5] ) )
195062     1/1          			u_30e9 &lt;= #1.0 ( u_9272 ? Cxt_5 [3:0] + 4'b0001 : Cxt_5 [3:0] - 4'b0001 );
                        MISSING_ELSE
195063                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud840( .I( Rsp_CxtId ) , .O( u_f971 ) );
195064                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g843(
195065                  		.Clk( Sys_Clk )
195066                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195067                  	,	.Clk_En( Sys_Clk_En )
195068                  	,	.Clk_EnS( Sys_Clk_EnS )
195069                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195070                  	,	.Clk_RstN( Sys_Clk_RstN )
195071                  	,	.Clk_Tm( Sys_Clk_Tm )
195072                  	,	.En( u_f971 [4] )
195073                  	,	.O( u_ae1d )
195074                  	,	.Reset( Rsp_PktNext )
195075                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
195076                  	);
195077                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud832( .I( Rsp_CxtId ) , .O( u_c6fc ) );
195078                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg835(
195079                  		.Clk( Sys_Clk )
195080                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195081                  	,	.Clk_En( Sys_Clk_En )
195082                  	,	.Clk_EnS( Sys_Clk_EnS )
195083                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195084                  	,	.Clk_RstN( Sys_Clk_RstN )
195085                  	,	.Clk_Tm( Sys_Clk_Tm )
195086                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_c6fc [4] )
195087                  	,	.O( u_f21a )
195088                  	,	.Reset( Rsp_GenLast )
195089                  	,	.Set( Rsp_IsErr )
195090                  	);
195091                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195092     1/1          		if ( ! Sys_Clk_RstN )
195093     1/1          			u_ab45 &lt;= #1.0 ( 4'b0 );
195094     1/1          		else if ( CxtEn_Load [4] )
195095     1/1          			u_ab45 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
195096                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195097     1/1          		if ( ! Sys_Clk_RstN )
195098     1/1          			u_1822 &lt;= #1.0 ( 4'b0 );
195099     1/1          		else if ( CxtEn_Load [4] )
195100     1/1          			u_1822 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
195101                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud805( .I( Rsp_CxtId ) , .O( u_27f6 ) );
195102                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195103     1/1          		if ( ! Sys_Clk_RstN )
195104     1/1          			u_b76 &lt;= #1.0 ( 4'b1111 );
195105     1/1          		else if ( u_bd32 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_27f6 [4] ) )
195106     1/1          			u_b76 &lt;= #1.0 ( u_bd32 ? Cxt_4 [3:0] + 4'b0001 : Cxt_4 [3:0] - 4'b0001 );
                        MISSING_ELSE
195107                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud785( .I( Rsp_CxtId ) , .O( u_b263 ) );
195108                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g788(
195109                  		.Clk( Sys_Clk )
195110                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195111                  	,	.Clk_En( Sys_Clk_En )
195112                  	,	.Clk_EnS( Sys_Clk_EnS )
195113                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195114                  	,	.Clk_RstN( Sys_Clk_RstN )
195115                  	,	.Clk_Tm( Sys_Clk_Tm )
195116                  	,	.En( u_b263 [3] )
195117                  	,	.O( u_ff95 )
195118                  	,	.Reset( Rsp_PktNext )
195119                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
195120                  	);
195121                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud777( .I( Rsp_CxtId ) , .O( u_bbe6 ) );
195122                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg780(
195123                  		.Clk( Sys_Clk )
195124                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195125                  	,	.Clk_En( Sys_Clk_En )
195126                  	,	.Clk_EnS( Sys_Clk_EnS )
195127                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195128                  	,	.Clk_RstN( Sys_Clk_RstN )
195129                  	,	.Clk_Tm( Sys_Clk_Tm )
195130                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_bbe6 [3] )
195131                  	,	.O( u_af83 )
195132                  	,	.Reset( Rsp_GenLast )
195133                  	,	.Set( Rsp_IsErr )
195134                  	);
195135                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195136     1/1          		if ( ! Sys_Clk_RstN )
195137     1/1          			u_33e3 &lt;= #1.0 ( 4'b0 );
195138     1/1          		else if ( CxtEn_Load [3] )
195139     1/1          			u_33e3 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
195140                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195141     1/1          		if ( ! Sys_Clk_RstN )
195142     1/1          			u_4657 &lt;= #1.0 ( 4'b0 );
195143     1/1          		else if ( CxtEn_Load [3] )
195144     1/1          			u_4657 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
195145                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud750( .I( Rsp_CxtId ) , .O( u_a43d ) );
195146                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195147     1/1          		if ( ! Sys_Clk_RstN )
195148     1/1          			u_da39 &lt;= #1.0 ( 4'b1111 );
195149     1/1          		else if ( u_8742 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_a43d [3] ) )
195150     1/1          			u_da39 &lt;= #1.0 ( u_8742 ? Cxt_3 [3:0] + 4'b0001 : Cxt_3 [3:0] - 4'b0001 );
                        MISSING_ELSE
195151                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud730( .I( Rsp_CxtId ) , .O( u_eb67 ) );
195152                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g733(
195153                  		.Clk( Sys_Clk )
195154                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195155                  	,	.Clk_En( Sys_Clk_En )
195156                  	,	.Clk_EnS( Sys_Clk_EnS )
195157                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195158                  	,	.Clk_RstN( Sys_Clk_RstN )
195159                  	,	.Clk_Tm( Sys_Clk_Tm )
195160                  	,	.En( u_eb67 [2] )
195161                  	,	.O( u_1aa3 )
195162                  	,	.Reset( Rsp_PktNext )
195163                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
195164                  	);
195165                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud722( .I( Rsp_CxtId ) , .O( u_4850 ) );
195166                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg725(
195167                  		.Clk( Sys_Clk )
195168                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195169                  	,	.Clk_En( Sys_Clk_En )
195170                  	,	.Clk_EnS( Sys_Clk_EnS )
195171                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195172                  	,	.Clk_RstN( Sys_Clk_RstN )
195173                  	,	.Clk_Tm( Sys_Clk_Tm )
195174                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_4850 [2] )
195175                  	,	.O( u_f63a )
195176                  	,	.Reset( Rsp_GenLast )
195177                  	,	.Set( Rsp_IsErr )
195178                  	);
195179                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195180     1/1          		if ( ! Sys_Clk_RstN )
195181     1/1          			u_3621 &lt;= #1.0 ( 4'b0 );
195182     1/1          		else if ( CxtEn_Load [2] )
195183     1/1          			u_3621 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
195184                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195185     1/1          		if ( ! Sys_Clk_RstN )
195186     1/1          			u_8444 &lt;= #1.0 ( 4'b0 );
195187     1/1          		else if ( CxtEn_Load [2] )
195188     1/1          			u_8444 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
195189                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud695( .I( Rsp_CxtId ) , .O( u_a969 ) );
195190                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195191     1/1          		if ( ! Sys_Clk_RstN )
195192     1/1          			u_3586 &lt;= #1.0 ( 4'b1111 );
195193     1/1          		else if ( u_7339 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_a969 [2] ) )
195194     1/1          			u_3586 &lt;= #1.0 ( u_7339 ? Cxt_2 [3:0] + 4'b0001 : Cxt_2 [3:0] - 4'b0001 );
                        MISSING_ELSE
195195                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud675( .I( Rsp_CxtId ) , .O( u_c2f7 ) );
195196                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g678(
195197                  		.Clk( Sys_Clk )
195198                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195199                  	,	.Clk_En( Sys_Clk_En )
195200                  	,	.Clk_EnS( Sys_Clk_EnS )
195201                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195202                  	,	.Clk_RstN( Sys_Clk_RstN )
195203                  	,	.Clk_Tm( Sys_Clk_Tm )
195204                  	,	.En( u_c2f7 [1] )
195205                  	,	.O( u_9499 )
195206                  	,	.Reset( Rsp_PktNext )
195207                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
195208                  	);
195209                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud667( .I( Rsp_CxtId ) , .O( u_74d4 ) );
195210                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg670(
195211                  		.Clk( Sys_Clk )
195212                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195213                  	,	.Clk_En( Sys_Clk_En )
195214                  	,	.Clk_EnS( Sys_Clk_EnS )
195215                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195216                  	,	.Clk_RstN( Sys_Clk_RstN )
195217                  	,	.Clk_Tm( Sys_Clk_Tm )
195218                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_74d4 [1] )
195219                  	,	.O( u_a43 )
195220                  	,	.Reset( Rsp_GenLast )
195221                  	,	.Set( Rsp_IsErr )
195222                  	);
195223                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195224     1/1          		if ( ! Sys_Clk_RstN )
195225     1/1          			u_bf45 &lt;= #1.0 ( 4'b0 );
195226     1/1          		else if ( CxtEn_Load [1] )
195227     1/1          			u_bf45 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
195228                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195229     1/1          		if ( ! Sys_Clk_RstN )
195230     1/1          			u_d1b9 &lt;= #1.0 ( 4'b0 );
195231     1/1          		else if ( CxtEn_Load [1] )
195232     1/1          			u_d1b9 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
195233                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud640( .I( Rsp_CxtId ) , .O( u_8e5b ) );
195234                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195235     1/1          		if ( ! Sys_Clk_RstN )
195236     1/1          			u_7f79 &lt;= #1.0 ( 4'b1111 );
195237     1/1          		else if ( u_bbde ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_8e5b [1] ) )
195238     1/1          			u_7f79 &lt;= #1.0 ( u_bbde ? Cxt_1 [3:0] + 4'b0001 : Cxt_1 [3:0] - 4'b0001 );
                        MISSING_ELSE
195239                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud622( .I( Rsp_CxtId ) , .O( u_464f ) );
195240                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
195241                  		.Clk( Sys_Clk )
195242                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195243                  	,	.Clk_En( Sys_Clk_En )
195244                  	,	.Clk_EnS( Sys_Clk_EnS )
195245                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195246                  	,	.Clk_RstN( Sys_Clk_RstN )
195247                  	,	.Clk_Tm( Sys_Clk_Tm )
195248                  	,	.En( u_464f [0] )
195249                  	,	.O( u_61d3 )
195250                  	,	.Reset( Rsp_PktNext )
195251                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
195252                  	);
195253                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud615( .I( Rsp_CxtId ) , .O( u_fa21 ) );
195254                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
195255                  		.Clk( Sys_Clk )
195256                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195257                  	,	.Clk_En( Sys_Clk_En )
195258                  	,	.Clk_EnS( Sys_Clk_EnS )
195259                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195260                  	,	.Clk_RstN( Sys_Clk_RstN )
195261                  	,	.Clk_Tm( Sys_Clk_Tm )
195262                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_fa21 [0] )
195263                  	,	.O( u_43f9 )
195264                  	,	.Reset( Rsp_GenLast )
195265                  	,	.Set( Rsp_IsErr )
195266                  	);
195267                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195268     1/1          		if ( ! Sys_Clk_RstN )
195269     1/1          			u_6f44 &lt;= #1.0 ( 4'b0 );
195270     1/1          		else if ( CxtEn_Load [0] )
195271     1/1          			u_6f44 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
195272                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195273     1/1          		if ( ! Sys_Clk_RstN )
195274     1/1          			u_573 &lt;= #1.0 ( 4'b0 );
195275     1/1          		else if ( CxtEn_Load [0] )
195276     1/1          			u_573 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
195277                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud590( .I( Rsp_CxtId ) , .O( u_4c1b ) );
195278                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195279     1/1          		if ( ! Sys_Clk_RstN )
195280     1/1          			u_e44a &lt;= #1.0 ( 4'b1111 );
195281     1/1          		else if ( u_c2ec ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_4c1b [0] ) )
195282     1/1          			u_e44a &lt;= #1.0 ( u_c2ec ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
                        MISSING_ELSE
195283                  	always @( CxtReq_IdR  or u_67ff  or u_7a73  or u_83ad  or u_84a  or u_a33a  or u_d4ed  or u_ec9c  or u_ff10 ) begin
195284     1/1          		case ( CxtReq_IdR )
195285     1/1          			3'b111 : u_8348 = u_d4ed ;
195286     1/1          			3'b110 : u_8348 = u_67ff ;
195287     1/1          			3'b101 : u_8348 = u_ec9c ;
195288     1/1          			3'b100 : u_8348 = u_83ad ;
195289     1/1          			3'b011 : u_8348 = u_84a ;
195290     1/1          			3'b010 : u_8348 = u_7a73 ;
195291     1/1          			3'b001 : u_8348 = u_ff10 ;
195292     1/1          			3'b0   : u_8348 = u_a33a ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
195293                  		endcase
195294                  	end
195295                  	rsnoc_z_H_R_G_G2_A_U_474c2efb Ia(
195296                  		.CmdRx_CurIsWrite( Cmd2P_CurIsWrite )
195297                  	,	.CmdRx_Err( Cmd2P_Err )
195298                  	,	.CmdRx_GenId( Cmd2P_GenId )
195299                  	,	.CmdRx_MatchId( Cmd2P_MatchId )
195300                  	,	.CmdRx_Split( Cmd2P_Split )
195301                  	,	.CmdRx_StrmValid( Cmd2P_StrmValid )
195302                  	,	.CmdRx_SubWord( Cmd2P_SubWord )
195303                  	,	.CmdRx_Vld( Cmd2P_Vld )
195304                  	,	.CmdTx_ApertureId( Cmd3_ApertureId )
195305                  	,	.CmdTx_CxtId( Cmd3_CxtId )
195306                  	,	.CmdTx_Err( Cmd3_Err )
195307                  	,	.CmdTx_MatchId( Cmd3_MatchId )
195308                  	,	.CmdTx_Split( Cmd3_Split )
195309                  	,	.CmdTx_StrmValid( Cmd3_StrmValid )
195310                  	,	.CmdTx_Vld( Cmd3_Vld )
195311                  	,	.Cxt_GenId( CxtReq_GenId )
195312                  	,	.Cxt_Id( CxtReq_Id )
195313                  	,	.Cxt_IdR( CxtReq_IdR )
195314                  	,	.Cxt_OrdPtr( CxtReq_OrdPtr )
195315                  	,	.Cxt_Update_BufId( CxtReq_Update_BufId )
195316                  	,	.Cxt_Update_PktCnt1( CxtReq_Update_PktCnt1 )
195317                  	,	.Cxt_Used( CxtReq_Used )
195318                  	,	.Cxt_Write( CxtReq_Write )
195319                  	,	.CxtEmpty( u_8348 == 4'b1111 )
195320                  	,	.CxtOpen( CxtOpen )
195321                  	,	.DbgStall( Dbg_Stall )
195322                  	,	.GenRx_Req_Addr( Gen3P_Req_Addr )
195323                  	,	.GenRx_Req_Be( Gen3P_Req_Be )
195324                  	,	.GenRx_Req_BurstType( Gen3P_Req_BurstType )
195325                  	,	.GenRx_Req_Data( Gen3P_Req_Data )
195326                  	,	.GenRx_Req_Last( Gen3P_Req_Last )
195327                  	,	.GenRx_Req_Len1( Gen3P_Req_Len1 )
195328                  	,	.GenRx_Req_Lock( Gen3P_Req_Lock )
195329                  	,	.GenRx_Req_Opc( Gen3P_Req_Opc )
195330                  	,	.GenRx_Req_Rdy( Gen3P_Req_Rdy )
195331                  	,	.GenRx_Req_SeqId( Gen3P_Req_SeqId )
195332                  	,	.GenRx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
195333                  	,	.GenRx_Req_SeqUnique( Gen3P_Req_SeqUnique )
195334                  	,	.GenRx_Req_User( Gen3P_Req_User )
195335                  	,	.GenRx_Req_Vld( Gen3P_Req_Vld )
195336                  	,	.GenTx_Req_Addr( Gen4_Req_Addr )
195337                  	,	.GenTx_Req_Be( Gen4_Req_Be )
195338                  	,	.GenTx_Req_BurstType( Gen4_Req_BurstType )
195339                  	,	.GenTx_Req_Data( Gen4_Req_Data )
195340                  	,	.GenTx_Req_Last( Gen4_Req_Last )
195341                  	,	.GenTx_Req_Len1( Gen4_Req_Len1 )
195342                  	,	.GenTx_Req_Lock( Gen4_Req_Lock )
195343                  	,	.GenTx_Req_Opc( Gen4_Req_Opc )
195344                  	,	.GenTx_Req_Rdy( Gen4_Req_Rdy )
195345                  	,	.GenTx_Req_SeqId( Gen4_Req_SeqId )
195346                  	,	.GenTx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
195347                  	,	.GenTx_Req_SeqUnique( Gen4_Req_SeqUnique )
195348                  	,	.GenTx_Req_User( Gen4_Req_User )
195349                  	,	.GenTx_Req_Vld( Gen4_Req_Vld )
195350                  	,	.IdInfo_AddrMask( IdInfo_0_AddrMask )
195351                  	,	.IdInfo_Id( IdInfo_0_Id )
195352                  	,	.NextIsWrite( 1'b0 )
195353                  	,	.Rsp_CxtId( Rsp_CxtId )
195354                  	,	.Rsp_ErrCode( Rsp_ErrCode )
195355                  	,	.Rsp_GenId( Rsp_GenId )
195356                  	,	.Rsp_GenLast( Rsp_GenLast )
195357                  	,	.Rsp_GenNext( Rsp_GenNext )
195358                  	,	.Rsp_HeadVld( Rsp_HeadVld )
195359                  	,	.Rsp_IsErr( Rsp_IsErr )
195360                  	,	.Rsp_IsWr( Rsp_IsWr )
195361                  	,	.Rsp_LastFrag( Rsp_LastFrag )
195362                  	,	.Rsp_Opc( Rsp_Opc )
195363                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
195364                  	,	.Rsp_PktLast( Rsp_PktLast )
195365                  	,	.Rsp_PktNext( Rsp_PktNext )
195366                  	,	.RspDlyCxtId( Gen0Rsp_CxtId )
195367                  	,	.RspDlyLastNext( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
195368                  	,	.Shortage( Shortage_Allocate )
195369                  	,	.Stall_Ordering_Id( Stall_Ordering_Id )
195370                  	,	.Stall_Ordering_On( Stall_Ordering_On )
195371                  	,	.Sys_Clk( Sys_Clk )
195372                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
195373                  	,	.Sys_Clk_En( Sys_Clk_En )
195374                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
195375                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
195376                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
195377                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
195378                  	,	.Sys_Pwr_Idle( Pwr_Stage3_Idle )
195379                  	,	.Sys_Pwr_WakeUp( Pwr_Stage3_WakeUp )
195380                  	);
195381                  	assign u_4966 = CxtEn_Load [7] | CxtEn_Update_PktCnt1 [7];
195382                  	assign Cxt_7 = { u_1c40 , u_929e , u_9a5f , u_87eb , u_e259 };
195383                  	assign CxtRsp_First = u_5724 [13];
195384                  	assign CxtRsp_GenId = u_5724 [7:4];
195385                  	assign CxtRsp_OrdPtr = u_5724 [11:8];
195386                  	assign CxtRsp_PktCnt1 = u_5724 [3:0];
195387                  	assign CxtRsp_WrInErr = u_5724 [12];
195388                  	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
195389                  	assign RxEcc_Data = Rx_Data;
195390                  	assign u_b368 = RxEcc_Data [111:38];
195391                  	assign Rx1Data = RxEcc_Data [37:0];
195392                  	assign Rx1_Data =
195393                  		{			{	u_b368 [73]
195394                  			,	u_b368 [72:56]
195395                  			,	u_b368 [55:52]
195396                  			,	u_b368 [51:50]
195397                  			,	u_b368 [49:43]
195398                  			,	u_b368 [42:11]
195399                  			,	u_b368 [10:3]
195400                  			,	u_b368 [2:0]
195401                  			}
195402                  		,
195403                  		Rx1Data
195404                  		};
195405                  	assign RxEcc_Head = Rx_Head;
195406                  	assign Rx1_Head = RxEcc_Head;
195407                  	assign RxEcc_Tail = Rx_Tail;
195408                  	assign Rx1_Tail = RxEcc_Tail;
195409                  	assign RxEcc_Vld = Rx_Vld;
195410                  	assign Rx1_Vld = RxEcc_Vld;
195411                  	rsnoc_z_H_R_T_P_U_U_fb48035b Irspfp(
195412                  		.Rx_Data( Rx1_Data )
195413                  	,	.Rx_Head( Rx1_Head )
195414                  	,	.Rx_Rdy( Rx1_Rdy )
195415                  	,	.Rx_Tail( Rx1_Tail )
195416                  	,	.Rx_Vld( Rx1_Vld )
195417                  	,	.Sys_Clk( Sys_Clk )
195418                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
195419                  	,	.Sys_Clk_En( Sys_Clk_En )
195420                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
195421                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
195422                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
195423                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
195424                  	,	.Sys_Pwr_Idle( )
195425                  	,	.Sys_Pwr_WakeUp( )
195426                  	,	.Tx_Data( RxP_Data )
195427                  	,	.Tx_Head( RxP_Head )
195428                  	,	.Tx_Rdy( RxP_Rdy )
195429                  	,	.Tx_Tail( RxP_Tail )
195430                  	,	.Tx_Vld( RxP_Vld )
195431                  	,	.WakeUp_Rx( )
195432                  	);
195433                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1005( .I( Rsp_CxtId ) , .O( u_74bc ) );
195434                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g1008(
195435                  		.Clk( Sys_Clk )
195436                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195437                  	,	.Clk_En( Sys_Clk_En )
195438                  	,	.Clk_EnS( Sys_Clk_EnS )
195439                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195440                  	,	.Clk_RstN( Sys_Clk_RstN )
195441                  	,	.Clk_Tm( Sys_Clk_Tm )
195442                  	,	.En( u_74bc [7] )
195443                  	,	.O( u_1c40 )
195444                  	,	.Reset( Rsp_PktNext )
195445                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
195446                  	);
195447                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud997( .I( Rsp_CxtId ) , .O( u_a972 ) );
195448                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg1000(
195449                  		.Clk( Sys_Clk )
195450                  	,	.Clk_ClkS( Sys_Clk_ClkS )
195451                  	,	.Clk_En( Sys_Clk_En )
195452                  	,	.Clk_EnS( Sys_Clk_EnS )
195453                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
195454                  	,	.Clk_RstN( Sys_Clk_RstN )
195455                  	,	.Clk_Tm( Sys_Clk_Tm )
195456                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_a972 [7] )
195457                  	,	.O( u_929e )
195458                  	,	.Reset( Rsp_GenLast )
195459                  	,	.Set( Rsp_IsErr )
195460                  	);
195461                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195462     1/1          		if ( ! Sys_Clk_RstN )
195463     1/1          			u_9a5f &lt;= #1.0 ( 4'b0 );
195464     1/1          		else if ( CxtEn_Load [7] )
195465     1/1          			u_9a5f &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
195466                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195467     1/1          		if ( ! Sys_Clk_RstN )
195468     1/1          			u_87eb &lt;= #1.0 ( 4'b0 );
195469     1/1          		else if ( CxtEn_Load [7] )
195470     1/1          			u_87eb &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
195471                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud970( .I( Rsp_CxtId ) , .O( u_479d ) );
195472                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195473     1/1          		if ( ! Sys_Clk_RstN )
195474     1/1          			u_e259 &lt;= #1.0 ( 4'b1111 );
195475     1/1          		else if ( u_4966 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_479d [7] ) )
195476     1/1          			u_e259 &lt;= #1.0 ( u_4966 ? Cxt_7 [3:0] + 4'b0001 : Cxt_7 [3:0] - 4'b0001 );
                        MISSING_ELSE
195477                  	always @( Cxt_0  or Cxt_1  or Cxt_2  or Cxt_3  or Cxt_4  or Cxt_5  or Cxt_6  or Cxt_7  or Rsp_CxtId ) begin
195478     1/1          		case ( Rsp_CxtId )
195479     1/1          			3'b111 : u_5724 = Cxt_7 ;
195480     1/1          			3'b110 : u_5724 = Cxt_6 ;
195481     1/1          			3'b101 : u_5724 = Cxt_5 ;
195482     1/1          			3'b100 : u_5724 = Cxt_4 ;
195483     1/1          			3'b011 : u_5724 = Cxt_3 ;
195484     1/1          			3'b010 : u_5724 = Cxt_2 ;
195485     1/1          			3'b001 : u_5724 = Cxt_1 ;
195486     1/1          			3'b0   : u_5724 = Cxt_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
195487                  		endcase
195488                  	end
195489                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1105( .I( CxtReq_IdR ) , .O( CurCxtId ) );
195490                  	rsnoc_z_H_R_G_G2_R_U_474c2efb Ir(
195491                  		.Cxt_First( CxtRsp_First )
195492                  	,	.Cxt_GenId( CxtRsp_GenId )
195493                  	,	.Cxt_OrdPtr( CxtRsp_OrdPtr )
195494                  	,	.Cxt_PktCnt1( CxtRsp_PktCnt1 )
195495                  	,	.Cxt_WrInErr( CxtRsp_WrInErr )
195496                  	,	.CxtOpen( CurCxtId &amp; { 8 { CxtOpen }  } )
195497                  	,	.ErrPld( CurCxtId &amp; { 8 { ErrPld }  } )
195498                  	,	.GenTx_Rsp_Data( Gen0_Rsp_Data )
195499                  	,	.GenTx_Rsp_Last( Gen0_Rsp_Last )
195500                  	,	.GenTx_Rsp_Opc( Gen0_Rsp_Opc )
195501                  	,	.GenTx_Rsp_Rdy( Gen0_Rsp_Rdy )
195502                  	,	.GenTx_Rsp_SeqId( Gen0_Rsp_SeqId )
195503                  	,	.GenTx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
195504                  	,	.GenTx_Rsp_Status( Gen0_Rsp_Status )
195505                  	,	.GenTx_Rsp_Vld( Gen0_Rsp_Vld )
195506                  	,	.ResponsePipe_Rsp_CxtId( RspPipe_Rsp_CxtId )
195507                  	,	.ResponsePipe_Rsp_GenId( RspPipe_Rsp_GenId )
195508                  	,	.ResponsePipe_Rsp_LastFrag( RspPipe_Rsp_LastFrag )
195509                  	,	.Rsp_CxtId( Rsp_CxtId )
195510                  	,	.Rsp_ErrCode( Rsp_ErrCode )
195511                  	,	.Rsp_GenId( Rsp_GenId )
195512                  	,	.Rsp_GenLast( Rsp_GenLast )
195513                  	,	.Rsp_GenNext( Rsp_GenNext )
195514                  	,	.Rsp_HeadVld( Rsp_HeadVld )
195515                  	,	.Rsp_IsErr( Rsp_IsErr )
195516                  	,	.Rsp_IsWr( Rsp_IsWr )
195517                  	,	.Rsp_LastFrag( Rsp_LastFrag )
195518                  	,	.Rsp_Opc( Rsp_Opc )
195519                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
195520                  	,	.Rsp_PktLast( Rsp_PktLast )
195521                  	,	.Rsp_PktNext( Rsp_PktNext )
195522                  	,	.Rx_Data( RxP_Data )
195523                  	,	.Rx_Head( RxP_Head )
195524                  	,	.Rx_Rdy( RxP_Rdy )
195525                  	,	.Rx_Tail( RxP_Tail )
195526                  	,	.Rx_Vld( RxP_Vld )
195527                  	,	.Sys_Clk( Sys_Clk )
195528                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
195529                  	,	.Sys_Clk_En( Sys_Clk_En )
195530                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
195531                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
195532                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
195533                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
195534                  	,	.Sys_Pwr_Idle( Pwr_Response_Idle )
195535                  	,	.Sys_Pwr_WakeUp( Pwr_Response_WakeUp )
195536                  	);
195537                  	assign Gen0Rsp_GenId = RspPipe_Rsp_GenId;
195538                  	assign Stat_Rsp_Cxt = Gen0Rsp_GenId;
195539                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
195540                  	assign GenReqStop =
195541                  			GenReqHead &amp; GenReqXfer
195542                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
195543                  			);
195544                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t10 ud( .I( Stat_Rsp_Cxt ) , .O( u_4c36 ) );
195545                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195546     1/1          		if ( ! Sys_Clk_RstN )
195547     1/1          			GenReqHead &lt;= #1.0 ( 1'b1 );
195548     1/1          		else if ( GenReqXfer )
195549     1/1          			GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
195550                  	rsnoc_z_H_R_U_C_C_Ea_16eec3f1 Isa(
195551                  		.CxtUsed( )
195552                  	,	.FreeCxt( u_4c36 )
195553                  	,	.FreeVld( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
195554                  	,	.NewCxt( GenId )
195555                  	,	.NewRdy( )
195556                  	,	.NewVld( GenReqStop )
195557                  	,	.Sys_Clk( Sys_Clk )
195558                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
195559                  	,	.Sys_Clk_En( Sys_Clk_En )
195560                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
195561                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
195562                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
195563                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
195564                  	,	.Sys_Pwr_Idle( Pwr_Stat_Idle )
195565                  	,	.Sys_Pwr_WakeUp( Pwr_Stat_WakeUp )
195566                  	);
195567                  	assign Strm0Cmd = { Strm0_Valid , GenId };
195568                  	assign Strm4Cmd = Strm0Cmd;
195569                  	assign Cmd0_GenId = Strm4Cmd [3:0];
195570                  	assign Cmd0_Mode = Mode;
195571                  	assign Cmd0_StrmValid = Strm4Cmd [4];
195572                  	assign Gen0_Req_Last = GenLcl_Req_Last;
195573                  	assign Gen0_Req_Vld = GenLcl_Req_Vld;
195574                  	assign Cmd0_Vld = u_681e;
195575                  	assign Gen0_Req_Addr = GenLcl_Req_Addr;
195576                  	assign Gen0_Req_Be = GenLcl_Req_Be;
195577                  	assign Gen0_Req_BurstType = GenLcl_Req_BurstType;
195578                  	assign Gen0_Req_Len1 = GenLcl_Req_Len1;
195579                  	assign Gen0_Req_Lock = GenLcl_Req_Lock;
195580                  	assign Gen0_Req_Opc = GenLcl_Req_Opc;
195581                  	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;
195582                  	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
195583                  	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
195584                  	assign Gen0_Req_User = GenLcl_Req_User;
195585                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t6 ud215(
195586                  		.I( { 1'b0 , Translation_0_MatchId } | { 4 { ( ~ Translation_0_Found ) }  } ) , .O( u_214 )
195587                  	);
195588                  	assign uAper_StrmEn_caseSel = { u_214 [5] , u_214 [4] , u_214 [3] , u_214 [2] , u_214 [1] } ;
195589                  	always @( uAper_StrmEn_caseSel ) begin
195590     1/1          		case ( uAper_StrmEn_caseSel )
195591     1/1          			5'b00001 : Aper_StrmEn = 1'b1 ;
195592     1/1          			5'b00010 : Aper_StrmEn = 1'b1 ;
195593     1/1          			5'b00100 : Aper_StrmEn = 1'b0 ;
195594     1/1          			5'b01000 : Aper_StrmEn = 1'b0 ;
195595     1/1          			5'b10000 : Aper_StrmEn = 1'b0 ;
195596     1/1          			5'b0     : Aper_StrmEn = 1'b1 ;
195597     1/1          			default  : Aper_StrmEn = 1'b0 ;
195598                  		endcase
195599                  	end
195600                  	assign uAper_MaxLen1W_caseSel = { u_214 [5] , u_214 [4] , u_214 [3] , u_214 [2] , u_214 [1] } ;
195601                  	always @( uAper_MaxLen1W_caseSel ) begin
195602     1/1          		case ( uAper_MaxLen1W_caseSel )
195603     1/1          			5'b00001 : Aper_MaxLen1W = 8'b00011111 ;
195604     1/1          			5'b00010 : Aper_MaxLen1W = 8'b00011111 ;
195605     1/1          			5'b00100 : Aper_MaxLen1W = 8'b00001111 ;
195606     1/1          			5'b01000 : Aper_MaxLen1W = 8'b00001111 ;
195607     1/1          			5'b10000 : Aper_MaxLen1W = 8'b00001111 ;
195608     1/1          			5'b0     : Aper_MaxLen1W = 8'b00011111 ;
195609     1/1          			default  : Aper_MaxLen1W = 8'b0 ;
195610                  		endcase
195611                  	end
195612                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195613     1/1          		if ( ! Sys_Clk_RstN )
195614     1/1          			u_681e &lt;= #1.0 ( 1'b1 );
195615     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
195616     1/1          			u_681e &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
195617                  	rsnoc_z_H_R_G_G2_D_U_474c2efb Id(
195618                  		.CmdRx_GenId( Cmd0_GenId )
195619                  	,	.CmdRx_Mode( Cmd0_Mode )
195620                  	,	.CmdRx_StrmValid( Cmd0_StrmValid )
195621                  	,	.CmdRx_Vld( Cmd0_Vld )
195622                  	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
195623                  	,	.CmdTx_GenId( Cmd1_GenId )
195624                  	,	.CmdTx_MatchId( Cmd1_MatchId )
195625                  	,	.CmdTx_Mode( Cmd1_Mode )
195626                  	,	.CmdTx_StrmValid( Cmd1_StrmValid )
195627                  	,	.CmdTx_Vld( Cmd1_Vld )
195628                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
195629                  	,	.GenRx_Req_Be( Gen0_Req_Be )
195630                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
195631                  	,	.GenRx_Req_Data( Gen0_Req_Data )
195632                  	,	.GenRx_Req_Last( Gen0_Req_Last )
195633                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
195634                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
195635                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
195636                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
195637                  	,	.GenRx_Req_SeqId( Gen0_Req_SeqId )
195638                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
195639                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
195640                  	,	.GenRx_Req_User( Gen0_Req_User )
195641                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
195642                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
195643                  	,	.GenTx_Req_Be( Gen2_Req_Be )
195644                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
195645                  	,	.GenTx_Req_Data( Gen2_Req_Data )
195646                  	,	.GenTx_Req_Last( Gen2_Req_Last )
195647                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
195648                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
195649                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
195650                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
195651                  	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
195652                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
195653                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
195654                  	,	.GenTx_Req_User( Gen2_Req_User )
195655                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
195656                  	,	.Sys_Clk( Sys_Clk )
195657                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
195658                  	,	.Sys_Clk_En( Sys_Clk_En )
195659                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
195660                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
195661                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
195662                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
195663                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
195664                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
195665                  	,	.Translation_Found( Translation_0_Found )
195666                  	,	.Translation_Key( Translation_0_Key )
195667                  	,	.Translation_MatchId( Translation_0_MatchId )
195668                  	);
195669                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
195670                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
195671                  	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
195672                  	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
195673                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
195674                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
195675                  	rsnoc_z_H_R_G_U_Q_U_78b5daf1ff uu78b5daf1ff(
195676                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
195677                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
195678                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
195679                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
195680                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
195681                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
195682                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
195683                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
195684                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
195685                  	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
195686                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
195687                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
195688                  	,	.GenLcl_Req_User( GenLcl_Req_User )
195689                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
195690                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
195691                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
195692                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
195693                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
195694                  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
195695                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
195696                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
195697                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
195698                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
195699                  	,	.GenPrt_Req_Be( Gen_Req_Be )
195700                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
195701                  	,	.GenPrt_Req_Data( Gen_Req_Data )
195702                  	,	.GenPrt_Req_Last( Gen_Req_Last )
195703                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
195704                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
195705                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
195706                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
195707                  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
195708                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
195709                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
195710                  	,	.GenPrt_Req_User( Gen_Req_User )
195711                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
195712                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
195713                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
195714                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
195715                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
195716                  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
195717                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
195718                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
195719                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
195720                  	,	.Sys_Clk( Sys_Clk )
195721                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
195722                  	,	.Sys_Clk_En( Sys_Clk_En )
195723                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
195724                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
195725                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
195726                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
195727                  	,	.Sys_Pwr_Idle( u_Idle )
195728                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
195729                  	);
195730                  	assign ReqPending = u_8cfb &amp; Gen0_Req_Vld;
195731                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
195732                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
195733                  	assign RdPendCntDec =
195734                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy
195735                  		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
195736                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
195737                  	assign u_76e9 = RdPendCnt + 4'b0001;
195738                  	assign u_2ee2 = RdPendCnt - 4'b0001;
195739                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
195740                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
195741                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
195742                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
195743                  	assign u_5aa8 = WrPendCnt + 4'b0001;
195744                  	assign u_547b = WrPendCnt - 4'b0001;
195745                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195746     1/1          		if ( ! Sys_Clk_RstN )
195747     1/1          			u_8cfb &lt;= #1.0 ( 1'b1 );
195748     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
195749     1/1          			u_8cfb &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
195750                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
195751                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195752     1/1          		if ( ! Sys_Clk_RstN )
195753     1/1          			RdPendCnt &lt;= #1.0 ( 4'b0 );
195754     1/1          		else if ( RdPendCntEn )
195755     1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
195756                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
195757     1/1          		case ( uRdPendCntNext_caseSel )
195758     1/1          			2'b01   : RdPendCntNext = u_76e9 ;
195759     1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
195760     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
195761     1/1          			default : RdPendCntNext = 4'b0 ;
195762                  		endcase
195763                  	end
195764                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
195765                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195766     1/1          		if ( ! Sys_Clk_RstN )
195767     1/1          			WrPendCnt &lt;= #1.0 ( 4'b0 );
195768     1/1          		else if ( WrPendCntEn )
195769     1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
195770                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_547b or u_5aa8 ) begin
195771     1/1          		case ( uWrPendCntNext_caseSel )
195772     1/1          			2'b01   : WrPendCntNext = u_5aa8 ;
195773     1/1          			2'b10   : WrPendCntNext = u_547b ;
195774     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
195775     1/1          			default : WrPendCntNext = 4'b0 ;
195776                  		endcase
195777                  	end
195778                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195779     1/1          		if ( ! Sys_Clk_RstN )
195780     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
195781     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; WrPendCntNext == 4'b0 &amp; ~ ReqPending );
195782                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195783     1/1          		if ( ! Sys_Clk_RstN )
195784     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
195785     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; ~ ReqRdPending );
195786                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195787     1/1          		if ( ! Sys_Clk_RstN )
195788     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
195789     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 4'b0 &amp; ~ ReqWrPending );
195790                  	assign RxEcc_Rdy = Rx1_Rdy;
195791                  	assign Rx_Rdy = RxEcc_Rdy;
195792                  	assign Stat_Req_Cxt = GenId;
195793                  	assign Stat_Req_Info_Addr = GenLcl_Req_Addr;
195794                  	assign Stat_Req_Info_User = GenLcl_Req_User;
195795                  	assign Stat_Req_Info_Wr = GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101;
195796                  	assign GenReqStart =
195797                  			GenLcl_Req_Vld &amp; u_69ba
195798                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
195799                  			);
195800                  	assign Stat_Req_Start = GenReqStart;
195801                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195802     1/1          		if ( ! Sys_Clk_RstN )
195803     1/1          			u_69ba &lt;= #1.0 ( 1'b1 );
195804     1/1          		else if ( GenLcl_Req_Vld )
195805     1/1          			u_69ba &lt;= #1.0 ( GenLcl_Req_Last &amp; GenLcl_Req_Rdy );
                        MISSING_ELSE
195806                  	assign Stat_Req_Stop = GenReqStop;
195807                  	assign GenRspStart = GenLcl_Rsp_Vld &amp; u_8540;
195808                  	assign Stat_Rsp_Start = GenRspStart;
195809                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195810     1/1          		if ( ! Sys_Clk_RstN )
195811     1/1          			GenRspHead_9 &lt;= #1.0 ( 1'b1 );
195812     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b1001 )
195813     <font color = "red">0/1     ==>  			GenRspHead_9 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );</font>
                        MISSING_ELSE
195814                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195815     1/1          		if ( ! Sys_Clk_RstN )
195816     1/1          			GenRspHead_8 &lt;= #1.0 ( 1'b1 );
195817     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b1000 )
195818     <font color = "red">0/1     ==>  			GenRspHead_8 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );</font>
                        MISSING_ELSE
195819                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195820     1/1          		if ( ! Sys_Clk_RstN )
195821     1/1          			GenRspHead_7 &lt;= #1.0 ( 1'b1 );
195822     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0111 )
195823     <font color = "red">0/1     ==>  			GenRspHead_7 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );</font>
                        MISSING_ELSE
195824                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195825     1/1          		if ( ! Sys_Clk_RstN )
195826     1/1          			GenRspHead_6 &lt;= #1.0 ( 1'b1 );
195827     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0110 )
195828     1/1          			GenRspHead_6 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
195829                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195830     1/1          		if ( ! Sys_Clk_RstN )
195831     1/1          			GenRspHead_5 &lt;= #1.0 ( 1'b1 );
195832     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0101 )
195833     1/1          			GenRspHead_5 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
195834                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195835     1/1          		if ( ! Sys_Clk_RstN )
195836     1/1          			GenRspHead_4 &lt;= #1.0 ( 1'b1 );
195837     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0100 )
195838     1/1          			GenRspHead_4 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
195839                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195840     1/1          		if ( ! Sys_Clk_RstN )
195841     1/1          			GenRspHead_3 &lt;= #1.0 ( 1'b1 );
195842     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0011 )
195843     1/1          			GenRspHead_3 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
195844                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195845     1/1          		if ( ! Sys_Clk_RstN )
195846     1/1          			GenRspHead_2 &lt;= #1.0 ( 1'b1 );
195847     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0010 )
195848     1/1          			GenRspHead_2 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
195849                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195850     1/1          		if ( ! Sys_Clk_RstN )
195851     1/1          			GenRspHead_1 &lt;= #1.0 ( 1'b1 );
195852     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0001 )
195853     1/1          			GenRspHead_1 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
195854                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
195855     1/1          		if ( ! Sys_Clk_RstN )
195856     1/1          			GenRspHead_0 &lt;= #1.0 ( 1'b1 );
195857     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0 )
195858     1/1          			GenRspHead_0 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
195859                  	always @(
195860                  	GenRspHead_0
195861                  	 or
195862                  	GenRspHead_1
195863                  	 or
195864                  	GenRspHead_2
195865                  	 or
195866                  	GenRspHead_3
195867                  	 or
195868                  	GenRspHead_4
195869                  	 or
195870                  	GenRspHead_5
195871                  	 or
195872                  	GenRspHead_6
195873                  	 or
195874                  	GenRspHead_7
195875                  	 or
195876                  	GenRspHead_8
195877                  	 or
195878                  	GenRspHead_9
195879                  	 or
195880                  	Stat_Rsp_Cxt
195881                  	) begin
195882     1/1          		case ( Stat_Rsp_Cxt )
195883     <font color = "red">0/1     ==>  			4'b1001 : u_8540 = GenRspHead_9 ;</font>
195884     <font color = "red">0/1     ==>  			4'b1000 : u_8540 = GenRspHead_8 ;</font>
195885     <font color = "red">0/1     ==>  			4'b0111 : u_8540 = GenRspHead_7 ;</font>
195886     1/1          			4'b0110 : u_8540 = GenRspHead_6 ;
195887     1/1          			4'b0101 : u_8540 = GenRspHead_5 ;
195888     1/1          			4'b0100 : u_8540 = GenRspHead_4 ;
195889     1/1          			4'b0011 : u_8540 = GenRspHead_3 ;
195890     1/1          			4'b0010 : u_8540 = GenRspHead_2 ;
195891     1/1          			4'b0001 : u_8540 = GenRspHead_1 ;
195892     1/1          			4'b0    : u_8540 = GenRspHead_0 ;
195893     1/1          			default : u_8540 = 1'b0 ;
195894                  		endcase
195895                  	end
195896                  	assign WakeUp_Gen = Gen_Req_Vld;
195897                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
195898                  	assign Tx2Data = Tx1_Data [37:0];
195899                  	assign TxEcc_Data =
195900                  		{			{	Tx1_Data [111]
195901                  			,	Tx1_Data [110:94]
195902                  			,	Tx1_Data [93:90]
195903                  			,	Tx1_Data [89:88]
195904                  			,	Tx1_Data [87:81]
195905                  			,	Tx1_Data [80:49]
195906                  			,	Tx1_Data [48:41]
195907                  			,	Tx1_Data [40:38]
195908                  			}
195909                  		,
195910                  		Tx2Data
195911                  		};
195912                  	assign Tx_Data = { TxEcc_Data [111:38] , TxEcc_Data [37:0] };
195913                  	assign TxEcc_Head = Tx1_Head;
195914                  	assign Tx_Head = TxEcc_Head;
195915                  	assign TxEcc_Tail = Tx1_Tail;
195916                  	assign Tx_Tail = TxEcc_Tail;
195917                  	assign TxEcc_Vld = Tx1_Vld;
195918                  	assign Tx_Vld = TxEcc_Vld;
195919                  	assign Dbg_Rx_Data_Last = Rx1_Data [37];
195920                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
195921                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
195922                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
195923                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
195924                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
195925                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
195926                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
195927                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
195928                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
195929                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [89:88];
195930                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [80:49];
195931                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [111];
195932                  	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
195933                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [87:81];
195934                  	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
195935                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [93:90];
195936                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [110:94];
195937                  	assign Dbg_Tx_Data_Last = Tx_Data [37];
195938                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
195939                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
195940                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
195941                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
195942                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
195943                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
195944                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
195945                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
195946                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
195947                  	assign Dbg_Tx_Hdr_Status = Tx_Data [89:88];
195948                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [80:49];
195949                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [111];
195950                  	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
195951                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [87:81];
195952                  	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
195953                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [93:90];
195954                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [110:94];
195955                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
195956                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
195957                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
195958                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
195959                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
195960                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
195961                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
195962                  	assign GenReqIsPre = GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b110;
195963                  	assign GenReqIsAbort = GenReqIsPre &amp; ~ GenLcl_Req_Lock;
195964                  	// synopsys translate_off
195965                  	// synthesis translate_off
195966                  	always @( posedge Sys_Clk )
195967     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
195968     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
195969                  			&amp;
195970                  			1'b1
195971                  			&amp;	( GenLcl_Req_Vld &amp; GenReqHead &amp; ~ GenReqIsAbort &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0
195972                  			) begin
195973     <font color = "grey">unreachable  </font>				dontStop = 0;
195974     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
195975     <font color = "grey">unreachable  </font>				if (!dontStop) begin
195976     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
195977     <font color = "grey">unreachable  </font>					$stop;
195978                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
195979                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
195980                  	// synthesis translate_on
195981                  	// synopsys translate_on
195982                  	// synopsys translate_off
195983                  	// synthesis translate_off
195984                  	always @( posedge Sys_Clk )
195985     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
195986     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b1111 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
195987     <font color = "grey">unreachable  </font>				dontStop = 0;
195988     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
195989     <font color = "grey">unreachable  </font>				if (!dontStop) begin
195990     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
195991     <font color = "grey">unreachable  </font>					$stop;
195992                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
195993                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
195994                  	// synthesis translate_on
195995                  	// synopsys translate_on
195996                  	// synopsys translate_off
195997                  	// synthesis translate_off
195998                  	always @( posedge Sys_Clk )
195999     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
196000     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
196001     <font color = "grey">unreachable  </font>				dontStop = 0;
196002     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
196003     <font color = "grey">unreachable  </font>				if (!dontStop) begin
196004     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
196005     <font color = "grey">unreachable  </font>					$stop;
196006                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
196007                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
196008                  	// synthesis translate_on
196009                  	// synopsys translate_on
196010                  	// synopsys translate_off
196011                  	// synthesis translate_off
196012                  	always @( posedge Sys_Clk )
196013     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
196014     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b1111 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
196015     <font color = "grey">unreachable  </font>				dontStop = 0;
196016     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
196017     <font color = "grey">unreachable  </font>				if (!dontStop) begin
196018     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
196019     <font color = "grey">unreachable  </font>					$stop;
196020                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
196021                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
196022                  	// synthesis translate_on
196023                  	// synopsys translate_on
196024                  	// synopsys translate_off
196025                  	// synthesis translate_off
196026                  	always @( posedge Sys_Clk )
196027     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
196028     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
196029     <font color = "grey">unreachable  </font>				dontStop = 0;
196030     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
196031     <font color = "grey">unreachable  </font>				if (!dontStop) begin
196032     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
196033     <font color = "grey">unreachable  </font>					$stop;
196034                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
196035                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod938.html" >rsnoc_z_H_R_G_G2_U_U_1d6a983d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       195018
 EXPRESSION (u_93b0 ? ((Cxt_6[3:0] + 4'b1)) : ((Cxt_6[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       195062
 EXPRESSION (u_9272 ? ((Cxt_5[3:0] + 4'b1)) : ((Cxt_5[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       195106
 EXPRESSION (u_bd32 ? ((Cxt_4[3:0] + 4'b1)) : ((Cxt_4[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       195150
 EXPRESSION (u_8742 ? ((Cxt_3[3:0] + 4'b1)) : ((Cxt_3[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       195194
 EXPRESSION (u_7339 ? ((Cxt_2[3:0] + 4'b1)) : ((Cxt_2[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       195238
 EXPRESSION (u_bbde ? ((Cxt_1[3:0] + 4'b1)) : ((Cxt_1[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       195282
 EXPRESSION (u_c2ec ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       195476
 EXPRESSION (u_4966 ? ((Cxt_7[3:0] + 4'b1)) : ((Cxt_7[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod938.html" >rsnoc_z_H_R_G_G2_U_U_1d6a983d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1088</td>
<td class="rt">832</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">544</td>
<td class="rt">441</td>
<td class="rt">81.07 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">544</td>
<td class="rt">391</td>
<td class="rt">71.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">1088</td>
<td class="rt">832</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">544</td>
<td class="rt">441</td>
<td class="rt">81.07 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">544</td>
<td class="rt">391</td>
<td class="rt">71.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Stat_Req_Cxt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Cxt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Stop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Cxt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Cxt[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[23:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[30:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_MatchId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_MatchId[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[80:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod938.html" >rsnoc_z_H_R_G_G2_U_U_1d6a983d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">185</td>
<td class="rt">177</td>
<td class="rt">95.68 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195003</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195015</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195048</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195053</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195059</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195092</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195097</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195136</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195141</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195147</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195180</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195185</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195191</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195224</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195229</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195235</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195273</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195279</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">195284</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195462</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195467</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195473</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">195478</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195546</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195590</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195602</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195613</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195746</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195752</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195757</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195766</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">195771</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195779</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195783</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195787</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195802</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">195810</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">195815</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">195820</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195825</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195830</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195835</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195840</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195845</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195850</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195855</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">195882</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195003     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195004     			u_a885 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195005     		else if ( CxtEn_Load [6] )
           		     <font color = "green">-2-</font>  
195006     			u_a885 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195008     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195009     			u_f5ac <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195010     		else if ( CxtEn_Load [6] )
           		     <font color = "green">-2-</font>  
195011     			u_f5ac <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195015     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195016     			u_2692 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
195017     		else if ( u_93b0 ^ ( Rsp_PktLast & Rsp_PktNext & u_30f0 [6] ) )
           		     <font color = "green">-2-</font>  
195018     			u_2692 <= #1.0 ( u_93b0 ? Cxt_6 [3:0] + 4'b0001 : Cxt_6 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195048     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195049     			u_a965 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195050     		else if ( CxtEn_Load [5] )
           		     <font color = "green">-2-</font>  
195051     			u_a965 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195053     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195054     			u_bbd9 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195055     		else if ( CxtEn_Load [5] )
           		     <font color = "green">-2-</font>  
195056     			u_bbd9 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195059     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195060     			u_30e9 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
195061     		else if ( u_9272 ^ ( Rsp_PktLast & Rsp_PktNext & u_a0cf [5] ) )
           		     <font color = "green">-2-</font>  
195062     			u_30e9 <= #1.0 ( u_9272 ? Cxt_5 [3:0] + 4'b0001 : Cxt_5 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195092     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195093     			u_ab45 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195094     		else if ( CxtEn_Load [4] )
           		     <font color = "green">-2-</font>  
195095     			u_ab45 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195097     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195098     			u_1822 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195099     		else if ( CxtEn_Load [4] )
           		     <font color = "green">-2-</font>  
195100     			u_1822 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195103     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195104     			u_b76 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
195105     		else if ( u_bd32 ^ ( Rsp_PktLast & Rsp_PktNext & u_27f6 [4] ) )
           		     <font color = "green">-2-</font>  
195106     			u_b76 <= #1.0 ( u_bd32 ? Cxt_4 [3:0] + 4'b0001 : Cxt_4 [3:0] - 4'b0001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195136     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195137     			u_33e3 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195138     		else if ( CxtEn_Load [3] )
           		     <font color = "green">-2-</font>  
195139     			u_33e3 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195141     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195142     			u_4657 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195143     		else if ( CxtEn_Load [3] )
           		     <font color = "green">-2-</font>  
195144     			u_4657 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195147     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195148     			u_da39 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
195149     		else if ( u_8742 ^ ( Rsp_PktLast & Rsp_PktNext & u_a43d [3] ) )
           		     <font color = "green">-2-</font>  
195150     			u_da39 <= #1.0 ( u_8742 ? Cxt_3 [3:0] + 4'b0001 : Cxt_3 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195180     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195181     			u_3621 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195182     		else if ( CxtEn_Load [2] )
           		     <font color = "green">-2-</font>  
195183     			u_3621 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195185     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195186     			u_8444 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195187     		else if ( CxtEn_Load [2] )
           		     <font color = "green">-2-</font>  
195188     			u_8444 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195191     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195192     			u_3586 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
195193     		else if ( u_7339 ^ ( Rsp_PktLast & Rsp_PktNext & u_a969 [2] ) )
           		     <font color = "green">-2-</font>  
195194     			u_3586 <= #1.0 ( u_7339 ? Cxt_2 [3:0] + 4'b0001 : Cxt_2 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195224     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195225     			u_bf45 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195226     		else if ( CxtEn_Load [1] )
           		     <font color = "green">-2-</font>  
195227     			u_bf45 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195229     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195230     			u_d1b9 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195231     		else if ( CxtEn_Load [1] )
           		     <font color = "green">-2-</font>  
195232     			u_d1b9 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195235     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195236     			u_7f79 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
195237     		else if ( u_bbde ^ ( Rsp_PktLast & Rsp_PktNext & u_8e5b [1] ) )
           		     <font color = "green">-2-</font>  
195238     			u_7f79 <= #1.0 ( u_bbde ? Cxt_1 [3:0] + 4'b0001 : Cxt_1 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195268     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195269     			u_6f44 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195270     		else if ( CxtEn_Load [0] )
           		     <font color = "green">-2-</font>  
195271     			u_6f44 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195273     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195274     			u_573 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195275     		else if ( CxtEn_Load [0] )
           		     <font color = "green">-2-</font>  
195276     			u_573 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195279     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195280     			u_e44a <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
195281     		else if ( u_c2ec ^ ( Rsp_PktLast & Rsp_PktNext & u_4c1b [0] ) )
           		     <font color = "green">-2-</font>  
195282     			u_e44a <= #1.0 ( u_c2ec ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195284     		case ( CxtReq_IdR )
           		<font color = "red">-1-</font>  
195285     			3'b111 : u_8348 = u_d4ed ;
           <font color = "green">			==></font>
195286     			3'b110 : u_8348 = u_67ff ;
           <font color = "green">			==></font>
195287     			3'b101 : u_8348 = u_ec9c ;
           <font color = "green">			==></font>
195288     			3'b100 : u_8348 = u_83ad ;
           <font color = "green">			==></font>
195289     			3'b011 : u_8348 = u_84a ;
           <font color = "green">			==></font>
195290     			3'b010 : u_8348 = u_7a73 ;
           <font color = "green">			==></font>
195291     			3'b001 : u_8348 = u_ff10 ;
           <font color = "green">			==></font>
195292     			3'b0   : u_8348 = u_a33a ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b111 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195462     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195463     			u_9a5f <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195464     		else if ( CxtEn_Load [7] )
           		     <font color = "green">-2-</font>  
195465     			u_9a5f <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195467     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195468     			u_87eb <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195469     		else if ( CxtEn_Load [7] )
           		     <font color = "green">-2-</font>  
195470     			u_87eb <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195473     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195474     			u_e259 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
195475     		else if ( u_4966 ^ ( Rsp_PktLast & Rsp_PktNext & u_479d [7] ) )
           		     <font color = "green">-2-</font>  
195476     			u_e259 <= #1.0 ( u_4966 ? Cxt_7 [3:0] + 4'b0001 : Cxt_7 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195478     		case ( Rsp_CxtId )
           		<font color = "red">-1-</font>  
195479     			3'b111 : u_5724 = Cxt_7 ;
           <font color = "green">			==></font>
195480     			3'b110 : u_5724 = Cxt_6 ;
           <font color = "green">			==></font>
195481     			3'b101 : u_5724 = Cxt_5 ;
           <font color = "green">			==></font>
195482     			3'b100 : u_5724 = Cxt_4 ;
           <font color = "green">			==></font>
195483     			3'b011 : u_5724 = Cxt_3 ;
           <font color = "green">			==></font>
195484     			3'b010 : u_5724 = Cxt_2 ;
           <font color = "green">			==></font>
195485     			3'b001 : u_5724 = Cxt_1 ;
           <font color = "green">			==></font>
195486     			3'b0   : u_5724 = Cxt_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b111 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195546     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195547     			GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195548     		else if ( GenReqXfer )
           		     <font color = "green">-2-</font>  
195549     			GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195590     		case ( uAper_StrmEn_caseSel )
           		<font color = "green">-1-</font>                    
195591     			5'b00001 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
195592     			5'b00010 : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
195593     			5'b00100 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
195594     			5'b01000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
195595     			5'b10000 : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
195596     			5'b0     : Aper_StrmEn = 1'b1 ;
           <font color = "green">			==></font>
195597     			default  : Aper_StrmEn = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195602     		case ( uAper_MaxLen1W_caseSel )
           		<font color = "green">-1-</font>                      
195603     			5'b00001 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
195604     			5'b00010 : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
195605     			5'b00100 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
195606     			5'b01000 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
195607     			5'b10000 : Aper_MaxLen1W = 8'b00001111 ;
           <font color = "green">			==></font>
195608     			5'b0     : Aper_MaxLen1W = 8'b00011111 ;
           <font color = "green">			==></font>
195609     			default  : Aper_MaxLen1W = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195613     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195614     			u_681e <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195615     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
195616     			u_681e <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195746     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195747     			u_8cfb <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195748     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
195749     			u_8cfb <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195752     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195753     			RdPendCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195754     		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
195755     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195757     		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
195758     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
195759     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
195760     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
195761     			default : RdPendCntNext = 4'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195766     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195767     			WrPendCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
195768     		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
195769     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195771     		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
195772     			2'b01   : WrPendCntNext = u_5aa8 ;
           <font color = "green">			==></font>
195773     			2'b10   : WrPendCntNext = u_547b ;
           <font color = "green">			==></font>
195774     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
195775     			default : WrPendCntNext = 4'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195779     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195780     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195781     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195783     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195784     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195785     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195787     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195788     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195789     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195802     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195803     			u_69ba <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195804     		else if ( GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
195805     			u_69ba <= #1.0 ( GenLcl_Req_Last & GenLcl_Req_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195810     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195811     			GenRspHead_9 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195812     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b1001 )
           		     <font color = "red">-2-</font>  
195813     			GenRspHead_9 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195815     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195816     			GenRspHead_8 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195817     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b1000 )
           		     <font color = "red">-2-</font>  
195818     			GenRspHead_8 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195820     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195821     			GenRspHead_7 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195822     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0111 )
           		     <font color = "red">-2-</font>  
195823     			GenRspHead_7 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195825     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195826     			GenRspHead_6 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195827     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0110 )
           		     <font color = "green">-2-</font>  
195828     			GenRspHead_6 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195830     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195831     			GenRspHead_5 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195832     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0101 )
           		     <font color = "green">-2-</font>  
195833     			GenRspHead_5 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195835     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195836     			GenRspHead_4 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195837     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0100 )
           		     <font color = "green">-2-</font>  
195838     			GenRspHead_4 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195840     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195841     			GenRspHead_3 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195842     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0011 )
           		     <font color = "green">-2-</font>  
195843     			GenRspHead_3 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195845     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195846     			GenRspHead_2 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195847     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0010 )
           		     <font color = "green">-2-</font>  
195848     			GenRspHead_2 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195850     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195851     			GenRspHead_1 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195852     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0001 )
           		     <font color = "green">-2-</font>  
195853     			GenRspHead_1 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195855     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
195856     			GenRspHead_0 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
195857     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0 )
           		     <font color = "green">-2-</font>  
195858     			GenRspHead_0 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195882     		case ( Stat_Rsp_Cxt )
           		<font color = "red">-1-</font>  
195883     			4'b1001 : u_8540 = GenRspHead_9 ;
           <font color = "red">			==></font>
195884     			4'b1000 : u_8540 = GenRspHead_8 ;
           <font color = "red">			==></font>
195885     			4'b0111 : u_8540 = GenRspHead_7 ;
           <font color = "red">			==></font>
195886     			4'b0110 : u_8540 = GenRspHead_6 ;
           <font color = "green">			==></font>
195887     			4'b0101 : u_8540 = GenRspHead_5 ;
           <font color = "green">			==></font>
195888     			4'b0100 : u_8540 = GenRspHead_4 ;
           <font color = "green">			==></font>
195889     			4'b0011 : u_8540 = GenRspHead_3 ;
           <font color = "green">			==></font>
195890     			4'b0010 : u_8540 = GenRspHead_2 ;
           <font color = "green">			==></font>
195891     			4'b0001 : u_8540 = GenRspHead_1 ;
           <font color = "green">			==></font>
195892     			4'b0    : u_8540 = GenRspHead_0 ;
           <font color = "green">			==></font>
195893     			default : u_8540 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b1001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0111 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_73750">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_1d6a983d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
