// Seed: 2295817455
module module_0 ();
  wire id_2, id_3, id_4;
endmodule
module module_1 ();
  wire id_1, id_2;
  assign id_1 = id_2;
  module_0();
  wire id_3;
  wire id_4;
  wire id_6 = id_2;
  wire id_7;
endmodule
module module_2 ();
  module_0();
  wire id_2;
  tri  id_3;
  id_4 :
  assert property (@(posedge id_2) id_1[1-:1])
  else $display(1);
  final $display(1, id_3, 1, 1);
endmodule
module module_3 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    output tri id_3,
    input wor id_4,
    input wand id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    output supply0 id_10
);
  wire id_12;
  module_0();
endmodule
