#pragma once

/*
 * Kernel 10: Warptiling
 *
 * Goal: Explicit three-level tiling hierarchy for maximum ILP
 * Expected performance: >90% of cuBLAS
 *
 * The hierarchy:
 *   Block tile (BM×BN)         — maps to one thread block on one SM
 *     Warp tile (WM×WN)        — maps to one warp (32 threads)
 *       Thread tile (TM×TN)    — maps to one thread's register file
 *
 * Why this helps over kernel 9:
 * - Warps are explicitly mapped to non-overlapping SMEM regions
 * - Loads are separated from computes: load ALL regM/regN, THEN compute all outer products
 * - This lets the warp scheduler issue FMAs while loads are in flight → more ILP
 * - Each warp's SMEM accesses are localized → fewer bank conflicts across warps
 *
 * Parameters: BM=128, BN=128, BK=16, WM=64, WN=64, WNITER=2, TM=8, TN=4
 *   NUM_THREADS = (BM/WM) * (BN/WN) * 32 = 2 * 2 * 32 = 128
 *   WMITER = (WM*WN) / (32*TM*TN*WNITER) = 4096/2048 = 2
 *   WSUBM = WM/WMITER = 32,  WSUBN = WN/WNITER = 32
 *
 * Thread-in-warp mapping (within each 32×32 subtile):
 *   threadColInWarp = tid_in_warp % (WSUBN/TN) = tid % 8  → 0..7
 *   threadRowInWarp = tid_in_warp / (WSUBN/TN) = tid / 8  → 0..3
 *   Each thread: 8 rows × 4 cols = 32 outputs per subtile
 *   32 threads × 32 outputs = 1024 = 32×32 subtile ✓
 *
 * Reference diagram: ../blog_reference/images/kernel_10_warp_tiling.png
 * Reference implementation: ../SGEMM_CUDA/src/kernels/10_kernel_warptiling.cuh
 */

#define CEIL_DIV_10(M, N) (((M) + (N) - 1) / (N))
constexpr int WARPSIZE = 32;

// ─── Helper: Load GMEM → SMEM (same as kernel 9) ────────────────────────

template <const int BM, const int BN, const int BK,
          const int rowStrideA, const int rowStrideB>
__device__ void loadFromGmem(int N, int K,
                              const float *A, const float *B,
                              float *As, float *Bs,
                              int innerRowA, int innerColA,
                              int innerRowB, int innerColB) {
    // Strided float4 load of A, transposed into SMEM
    for (uint offset = 0; offset + rowStrideA <= BM; offset += rowStrideA) {
        const float4 tmp = reinterpret_cast<const float4 *>(
            &A[(innerRowA + offset) * K + innerColA * 4])[0];
        As[(innerColA * 4 + 0) * BM + innerRowA + offset] = tmp.x;
        As[(innerColA * 4 + 1) * BM + innerRowA + offset] = tmp.y;
        As[(innerColA * 4 + 2) * BM + innerRowA + offset] = tmp.z;
        As[(innerColA * 4 + 3) * BM + innerRowA + offset] = tmp.w;
    }
    // Strided float4 load of B
    for (uint offset = 0; offset + rowStrideB <= BK; offset += rowStrideB) {
        reinterpret_cast<float4 *>(
            &Bs[(innerRowB + offset) * BN + innerColB * 4])[0] =
            reinterpret_cast<const float4 *>(
                &B[(innerRowB + offset) * N + innerColB * 4])[0];
    }
}

// ─── Helper: Process SMEM → Registers → Outer Products ──────────────────

template <const int BM, const int BN, const int BK,
          const int WM, const int WN,
          const int WMITER, const int WNITER,
          const int WSUBM, const int WSUBN,
          const int TM, const int TN>
__device__ void processFromSmem(float *regM, float *regN, float *threadResults,
                                 const float *As, const float *Bs,
                                 const uint warpRow, const uint warpCol,
                                 const uint threadRowInWarp,
                                 const uint threadColInWarp) {
    for (uint dotIdx = 0; dotIdx < BK; ++dotIdx) {
        // ── Phase 1: Load ALL regM values for all WMITER subtile rows ──
        // This front-loads the SMEM reads so FMAs can overlap with loads
        for (uint wSubRowIdx = 0; wSubRowIdx < WMITER; ++wSubRowIdx) {
            for (uint i = 0; i < TM; ++i) {
                // FIX THIS: load from transposed As
                // Address: As[dotIdx * BM + warpRow*WM + wSubRowIdx*WSUBM + threadRowInWarp*TM + i]
                regM[wSubRowIdx * TM + i] = 0.0f;
            }
        }

        // ── Phase 2: Load ALL regN values for all WNITER subtile cols ──
        for (uint wSubColIdx = 0; wSubColIdx < WNITER; ++wSubColIdx) {
            for (uint i = 0; i < TN; ++i) {
                // FIX THIS: load from Bs
                // Address: Bs[dotIdx * BN + warpCol*WN + wSubColIdx*WSUBN + threadColInWarp*TN + i]
                regN[wSubColIdx * TN + i] = 0.0f;
            }
        }

        // ── Phase 3: Compute ALL outer products ──
        // regM and regN are fully populated → pure FMA work
        for (uint wSubRowIdx = 0; wSubRowIdx < WMITER; ++wSubRowIdx) {
            for (uint wSubColIdx = 0; wSubColIdx < WNITER; ++wSubColIdx) {
                for (uint resIdxM = 0; resIdxM < TM; ++resIdxM) {
                    for (uint resIdxN = 0; resIdxN < TN; ++resIdxN) {
                        // FIX THIS: accumulate outer product
                        // threadResults index: (wSubRowIdx*TM + resIdxM) * (WNITER*TN) + wSubColIdx*TN + resIdxN
                        // value: regM[wSubRowIdx*TM + resIdxM] * regN[wSubColIdx*TN + resIdxN]
                    }
                }
            }
        }
    }
}

// ─── Main kernel ─────────────────────────────────────────────────────────

template <const int BM, const int BN, const int BK,
          const int WM, const int WN, const int WNITER,
          const int TM, const int TN, const int NUM_THREADS>
__global__ void __launch_bounds__(NUM_THREADS)
    sgemm_warptiling(int M, int N, int K, float alpha, float *A, float *B,
                      float beta, float *C) {
    const uint cRow = blockIdx.y;
    const uint cCol = blockIdx.x;

    // ─── Warp-level position ─────────────────────────────────────────
    //
    // Which warp am I in? Where does my warp sit in the block tile?
    //
    //   Block tile (BM×BN) is divided into (BM/WM) × (BN/WN) warp tiles
    //   e.g., 128/64 × 128/64 = 2×2 = 4 warps
    //
    //   warpIdx = threadIdx.x / 32            → which warp (0..3)
    //   warpCol = warpIdx % (BN / WN)         → warp's column position (0..1)
    //   warpRow = warpIdx / (BN / WN)         → warp's row position (0..1)

    // TODO: Calculate warp position
    const uint warpIdx = 0;  // FIX THIS
    const uint warpCol = 0;  // FIX THIS
    const uint warpRow = 0;  // FIX THIS

    // ─── Warp subtile dimensions ─────────────────────────────────────
    //
    // Each warp tile (WM×WN) is further divided into WMITER × WNITER subtiles.
    // WNITER is a template parameter; WMITER is derived:
    //
    //   Total outputs per warp tile = WM * WN
    //   Outputs per subtile pass = 32 threads × TM × TN (per thread)
    //   Subtile passes needed = WM*WN / (32*TM*TN)
    //   = WMITER * WNITER
    //   → WMITER = (WM*WN) / (32*TM*TN*WNITER)

    constexpr uint WMITER = (WM * WN) / (WARPSIZE * TM * TN * WNITER);
    constexpr uint WSUBM = WM / WMITER;  // subtile height (e.g., 64/2 = 32)
    constexpr uint WSUBN = WN / WNITER;  // subtile width  (e.g., 64/2 = 32)

    // ─── Thread position within warp subtile ─────────────────────────
    //
    // Within each WSUBM×WSUBN subtile, 32 threads are mapped as:
    //   threadColInWarp = tid_in_warp % (WSUBN / TN)
    //   threadRowInWarp = tid_in_warp / (WSUBN / TN)

    // TODO: Calculate thread position within warp
    const uint threadIdxInWarp = 0;   // FIX THIS
    const uint threadColInWarp = 0;   // FIX THIS
    const uint threadRowInWarp = 0;   // FIX THIS

    // ─── Shared memory ───────────────────────────────────────────────

    __shared__ float As[BM * BK];
    __shared__ float Bs[BK * BN];

    // ─── Advance pointers ────────────────────────────────────────────
    //
    // A and B: advance to block's position (same as before)
    // C: advance to WARP's output region (not just block's!)

    A += cRow * BM * K;
    B += cCol * BN;
    C += 0;  // FIX THIS: advance to (cRow*BM + warpRow*WM, cCol*BN + warpCol*WN)

    // ─── SMEM loading indices (same strided float4 pattern) ──────────

    const uint innerRowA = threadIdx.x / (BK / 4);
    const uint innerColA = threadIdx.x % (BK / 4);
    constexpr uint rowStrideA = (NUM_THREADS * 4) / BK;
    const uint innerRowB = threadIdx.x / (BN / 4);
    const uint innerColB = threadIdx.x % (BN / 4);
    constexpr uint rowStrideB = NUM_THREADS / (BN / 4);

    // ─── Register storage ────────────────────────────────────────────
    //
    // Note: regM and regN are sized for ALL WMITER/WNITER subtiles!
    // This is what enables the load-compute separation.

    float threadResults[WMITER * TM * WNITER * TN] = {0.0};
    float regM[WMITER * TM] = {0.0};  // e.g., 2*8 = 16 floats
    float regN[WNITER * TN] = {0.0};  // e.g., 2*4 = 8 floats

    // ─── Main loop ───────────────────────────────────────────────────

    for (uint bkIdx = 0; bkIdx < K; bkIdx += BK) {
        loadFromGmem<BM, BN, BK, rowStrideA, rowStrideB>(
            N, K, A, B, As, Bs, innerRowA, innerColA, innerRowB, innerColB);
        __syncthreads();

        processFromSmem<BM, BN, BK, WM, WN, WMITER, WNITER, WSUBM, WSUBN, TM, TN>(
            regM, regN, threadResults, As, Bs,
            warpRow, warpCol, threadRowInWarp, threadColInWarp);

        A += BK;
        B += BK * N;
        __syncthreads();
    }

    // ─── Write back results ──────────────────────────────────────────
    //
    // C was already advanced to this warp's region.
    // Iterate over WMITER × WNITER subtiles, write TM × TN per subtile.
    // Use float4 for the inner dimension (resIdxN += 4).

    for (uint wSubRowIdx = 0; wSubRowIdx < WMITER; ++wSubRowIdx) {
        for (uint wSubColIdx = 0; wSubColIdx < WNITER; ++wSubColIdx) {
            // FIX THIS: advance C_interim to current subtile
            // C_interim = C + wSubRowIdx * WSUBM * N + wSubColIdx * WSUBN
            float *C_interim = C;

            for (uint resIdxM = 0; resIdxM < TM; resIdxM += 1) {
                for (uint resIdxN = 0; resIdxN < TN; resIdxN += 4) {
                    // FIX THIS: vectorized write-back with alpha/beta
                    // Address: C_interim[(threadRowInWarp*TM + resIdxM) * N + threadColInWarp*TN + resIdxN]
                    // Result index: (wSubRowIdx*TM + resIdxM) * (WNITER*TN) + wSubColIdx*TN + resIdxN
                }
            }
        }
    }
}

/*
 * Questions to think about:
 *
 * 1. Why does explicit warp mapping help?
 *    - In kernel 9, threads are mapped globally — warps end up interleaved
 *    - In kernel 10, each warp owns a contiguous SMEM region
 *    - Less cross-warp bank conflict, better data locality per warp
 *
 * 2. Why separate load and compute phases?
 *    - Phase 1-2: issue SMEM loads (latency ~20 cycles)
 *    - Phase 3: issue FMAs using loaded values
 *    - The warp scheduler can overlap loads with FMAs from different iterations
 *    - More independent instructions in flight → better ILP
 *
 * 3. Why TM=8, TN=4 (asymmetric)?
 *    - 32 threads in a warp: threadRowInWarp = 0..3, threadColInWarp = 0..7
 *    - 4 rows × 8 cols of threads = 32 ✓
 *    - TM=8 per row-thread, TN=4 per col-thread → 32×32 subtile
 *    - The asymmetry matches the warp's 4×8 thread layout
 *
 * 4. Register budget:
 *    - threadResults: WMITER*TM*WNITER*TN = 2*8*2*4 = 128 floats
 *    - regM: WMITER*TM = 16 floats
 *    - regN: WNITER*TN = 8 floats
 *    - Total: ~152 floats ≈ 152 registers per thread
 *    - 128 threads × 152 regs = 19,456 < 65,536 per SM → ~3 blocks per SM
 *
 * 5. Why NUM_THREADS=128 (only 4 warps)?
 *    - Fewer threads = more registers per thread = more work per thread
 *    - Same tradeoff cuBLAS makes (202 regs/thread, low occupancy)
 *    - 4 warps × 4 schedulers = 1 warp per scheduler (minimal, but each fully utilized)
 */
