Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul 26 23:01:23 2023
| Host         : IC_EDA running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.033        0.000                      0                 2169        0.115        0.000                      0                 2169        5.870        0.000                       0                   591  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clk_pin                      {0.000 10.000}     20.000          50.000          
  clk_out1_design_1_clk_wiz_0_1  {0.000 7.000}      14.000          71.429          
  clkfbout_design_1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        0.033        0.000                      0                 2039        0.115        0.000                      0                 2039        5.870        0.000                       0                   587  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        7.614        0.000                      0                  130        0.921        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 4.134ns (30.046%)  route 9.625ns (69.954%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 12.541 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          1.130    11.814    cpu/exm_wb_regs_u1/regq1src
    SLICE_X48Y23         LUT3 (Prop_lut3_I1_O)        0.105    11.919 r  cpu/exm_wb_regs_u1/rs1_o[21]_i_1/O
                         net (fo=1, routed)           0.000    11.919    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[21]
    SLICE_X48Y23         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.249    12.541    cpu/id_exm_regs_u1/clk_out1
    SLICE_X48Y23         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[21]/C
                         clock pessimism             -0.531    12.011    
                         clock uncertainty           -0.089    11.921    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.030    11.951    cpu/id_exm_regs_u1/rs1_o_reg[21]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.780ns  (logic 4.155ns (30.152%)  route 9.625ns (69.848%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 12.541 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          1.130    11.814    cpu/exm_wb_regs_u1/regq1src
    SLICE_X48Y23         LUT3 (Prop_lut3_I1_O)        0.126    11.940 r  cpu/exm_wb_regs_u1/rs1_o[9]_i_1/O
                         net (fo=1, routed)           0.000    11.940    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[9]
    SLICE_X48Y23         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.249    12.541    cpu/id_exm_regs_u1/clk_out1
    SLICE_X48Y23         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[9]/C
                         clock pessimism             -0.531    12.011    
                         clock uncertainty           -0.089    11.921    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.069    11.990    cpu/id_exm_regs_u1/rs1_o_reg[9]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.617ns  (logic 4.134ns (30.358%)  route 9.483ns (69.642%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 12.541 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          0.988    11.672    cpu/exm_wb_regs_u1/regq1src
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.105    11.777 r  cpu/exm_wb_regs_u1/rs1_o[22]_i_1/O
                         net (fo=1, routed)           0.000    11.777    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[22]
    SLICE_X49Y26         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.249    12.541    cpu/id_exm_regs_u1/clk_out1
    SLICE_X49Y26         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[22]/C
                         clock pessimism             -0.531    12.011    
                         clock uncertainty           -0.089    11.921    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)        0.032    11.953    cpu/id_exm_regs_u1/rs1_o_reg[22]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_2_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/dmem/mem_reg_3_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.380ns  (logic 4.480ns (33.483%)  route 8.900ns (66.517%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 12.576 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.824ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.414    -1.824    cpu/dmem/clk_out1
    RAMB36_X2Y9          RAMB36E1                                     r  cpu/dmem/mem_reg_2_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.301 r  cpu/dmem/mem_reg_2_3/DOADO[1]
                         net (fo=1, routed)           1.361     1.662    cpu/exm_wb_regs_u1/read_data_reg[23]
    SLICE_X47Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.767 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_17/O
                         net (fo=3, routed)           0.664     2.431    cpu/exm_wb_regs_u1/MEM_Out[23]
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.126     2.557 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_15/O
                         net (fo=1, routed)           0.498     3.055    cpu/exm_wb_regs_u1/LDX_u1/data4[7]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.283     3.338 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_7/O
                         net (fo=2, routed)           0.549     3.887    cpu/exm_wb_regs_u1/midldout[7]
    SLICE_X44Y22         LUT5 (Prop_lut5_I0_O)        0.105     3.992 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_1/O
                         net (fo=12, routed)          0.382     4.374    cpu/id_exm_regs_u1/d0[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.105     4.479 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_115/O
                         net (fo=4, routed)           0.403     4.882    cpu/id_exm_regs_u1/ALUrs2[7]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.105     4.987 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_119/O
                         net (fo=4, routed)           0.477     5.464    cpu/id_exm_regs_u1/ASel_o_reg_36[3]
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.569 r  cpu/id_exm_regs_u1/alu_o[0]_i_75/O
                         net (fo=1, routed)           0.000     5.569    cpu/id_exm_regs_u1/alu_o[0]_i_75_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.901 r  cpu/id_exm_regs_u1/alu_o_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.901    cpu/id_exm_regs_u1/alu_o_reg[0]_i_62_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.999 r  cpu/id_exm_regs_u1/alu_o_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.999    cpu/id_exm_regs_u1/alu_o_reg[0]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.097 r  cpu/id_exm_regs_u1/alu_o_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.097    cpu/id_exm_regs_u1/alu_o_reg[0]_i_33_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.195 r  cpu/id_exm_regs_u1/alu_o_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.510     6.705    cpu/id_exm_regs_u1/ALU_u1/data3
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.105     6.810 r  cpu/id_exm_regs_u1/alu_o[0]_i_10/O
                         net (fo=1, routed)           0.371     7.181    cpu/id_exm_regs_u1/alu_o[0]_i_10_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.105     7.286 r  cpu/id_exm_regs_u1/alu_o[0]_i_2/O
                         net (fo=1, routed)           0.452     7.738    cpu/id_exm_regs_u1/alu_o[0]_i_2_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.105     7.843 r  cpu/id_exm_regs_u1/alu_o[0]_i_1/O
                         net (fo=14, routed)          0.376     8.219    cpu/id_exm_regs_u1/alu[0]
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.108     8.327 r  cpu/id_exm_regs_u1/mem_reg_1_0_i_9/O
                         net (fo=5, routed)           0.690     9.017    cpu/id_exm_regs_u1/MEMWen_align[1]
    SLICE_X38Y31         LUT4 (Prop_lut4_I0_O)        0.267     9.284 r  cpu/id_exm_regs_u1/mem_reg_2_0_i_7/O
                         net (fo=16, routed)          0.819    10.103    cpu/id_exm_regs_u1/mem_reg_2_0_i_7_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.105    10.208 r  cpu/id_exm_regs_u1/mem_reg_3_1_i_2/O
                         net (fo=2, routed)           1.348    11.556    cpu/dmem/p_2_in[26]
    RAMB36_X1Y12         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.284    12.576    cpu/dmem/clk_out1
    RAMB36_X1Y12         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
                         clock pessimism             -0.531    12.046    
                         clock uncertainty           -0.089    11.956    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.214    11.742    cpu/dmem/mem_reg_3_1
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.631ns  (logic 4.154ns (30.474%)  route 9.477ns (69.526%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 12.540 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          0.982    11.666    cpu/exm_wb_regs_u1/regq1src
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.125    11.791 r  cpu/exm_wb_regs_u1/rs1_o[14]_i_1/O
                         net (fo=1, routed)           0.000    11.791    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[14]
    SLICE_X49Y24         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.248    12.540    cpu/id_exm_regs_u1/clk_out1
    SLICE_X49Y24         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[14]/C
                         clock pessimism             -0.531    12.010    
                         clock uncertainty           -0.089    11.920    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.069    11.989    cpu/id_exm_regs_u1/rs1_o_reg[14]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.592ns  (logic 4.134ns (30.414%)  route 9.458ns (69.586%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 12.541 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          0.963    11.647    cpu/exm_wb_regs_u1/regq1src
    SLICE_X49Y23         LUT3 (Prop_lut3_I1_O)        0.105    11.752 r  cpu/exm_wb_regs_u1/rs1_o[17]_i_1/O
                         net (fo=1, routed)           0.000    11.752    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[17]
    SLICE_X49Y23         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.249    12.541    cpu/id_exm_regs_u1/clk_out1
    SLICE_X49Y23         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[17]/C
                         clock pessimism             -0.531    12.011    
                         clock uncertainty           -0.089    11.921    
    SLICE_X49Y23         FDRE (Setup_fdre_C_D)        0.032    11.953    cpu/id_exm_regs_u1/rs1_o_reg[17]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.538ns  (logic 4.134ns (30.536%)  route 9.404ns (69.464%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 12.540 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          0.909    11.593    cpu/exm_wb_regs_u1/regq1src
    SLICE_X47Y21         LUT3 (Prop_lut3_I1_O)        0.105    11.698 r  cpu/exm_wb_regs_u1/rs1_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.698    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[0]
    SLICE_X47Y21         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.248    12.540    cpu/id_exm_regs_u1/clk_out1
    SLICE_X47Y21         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[0]/C
                         clock pessimism             -0.531    12.010    
                         clock uncertainty           -0.089    11.920    
    SLICE_X47Y21         FDRE (Setup_fdre_C_D)        0.030    11.950    cpu/id_exm_regs_u1/rs1_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.527ns  (logic 4.134ns (30.562%)  route 9.393ns (69.438%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 12.540 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          0.898    11.582    cpu/exm_wb_regs_u1/regq1src
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.105    11.687 r  cpu/exm_wb_regs_u1/rs1_o[6]_i_1/O
                         net (fo=1, routed)           0.000    11.687    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[6]
    SLICE_X45Y22         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.248    12.540    cpu/id_exm_regs_u1/clk_out1
    SLICE_X45Y22         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[6]/C
                         clock pessimism             -0.531    12.010    
                         clock uncertainty           -0.089    11.920    
    SLICE_X45Y22         FDRE (Setup_fdre_C_D)        0.032    11.952    cpu/id_exm_regs_u1/rs1_o_reg[6]
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.547ns  (logic 4.134ns (30.516%)  route 9.413ns (69.484%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 12.538 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          0.918    11.602    cpu/exm_wb_regs_u1/regq1src
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.105    11.707 r  cpu/exm_wb_regs_u1/rs1_o[19]_i_1/O
                         net (fo=1, routed)           0.000    11.707    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[19]
    SLICE_X46Y26         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.246    12.538    cpu/id_exm_regs_u1/clk_out1
    SLICE_X46Y26         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[19]/C
                         clock pessimism             -0.531    12.008    
                         clock uncertainty           -0.089    11.918    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.076    11.994    cpu/id_exm_regs_u1/rs1_o_reg[19]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.534ns  (logic 4.134ns (30.546%)  route 9.400ns (69.454%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 12.538 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.840ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.398    -1.840    cpu/dmem/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.285 f  cpu/dmem/mem_reg_3_3/DOADO[1]
                         net (fo=1, routed)           1.371     1.656    cpu/exm_wb_regs_u1/read_data_reg[31]
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.761 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_30_31_i_5/O
                         net (fo=3, routed)           0.528     2.289    cpu/exm_wb_regs_u1/MEM_Out[31]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.105     2.394 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=25, routed)          0.711     3.105    cpu/exm_wb_regs_u1/LDX_u1/data0[17]
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.105     3.210 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=2, routed)           0.131     3.341    cpu/exm_wb_regs_u1/midldout[20]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.105     3.446 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_18_23_i_4/O
                         net (fo=10, routed)          0.780     4.226    cpu/exm_wb_regs_u1/d0[20]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.105     4.331 f  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_352/O
                         net (fo=3, routed)           1.001     5.332    cpu/exm_wb_regs_u1/Branchrs1[20]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.105     5.437 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296/O
                         net (fo=2, routed)           0.766     6.204    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_296_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     6.538 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255/CO[3]
                         net (fo=1, routed)           0.008     6.546    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_255_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_161/CO[3]
                         net (fo=1, routed)           0.825     7.470    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23_1[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.105     7.575 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.262     7.837    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.105     7.942 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.209     8.151    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.256 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.490     8.747    cpu/imem/LDSel_o_reg[1]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.105     8.852 r  cpu/imem/mem_reg_r1_0_31_0_5_i_11/O
                         net (fo=40, routed)          0.520     9.371    cpu/imem/rf_ra1[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.105     9.476 f  cpu/imem/rs1_o[31]_i_8/O
                         net (fo=1, routed)           0.233     9.709    cpu/id_exm_regs_u1/rs1_o[31]_i_5
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.105     9.814 f  cpu/id_exm_regs_u1/rs1_o[31]_i_7/O
                         net (fo=1, routed)           0.250    10.064    cpu/imem/regq1src6
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.105    10.169 f  cpu/imem/rs1_o[31]_i_5/O
                         net (fo=1, routed)           0.410    10.579    cpu/imem/rs1_o[31]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          0.905    11.589    cpu/exm_wb_regs_u1/regq1src
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.105    11.694 r  cpu/exm_wb_regs_u1/rs1_o[11]_i_1/O
                         net (fo=1, routed)           0.000    11.694    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[11]
    SLICE_X46Y23         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.246    12.538    cpu/id_exm_regs_u1/clk_out1
    SLICE_X46Y23         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[11]/C
                         clock pessimism             -0.531    12.008    
                         clock uncertainty           -0.089    11.918    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)        0.072    11.990    cpu/id_exm_regs_u1/rs1_o_reg[11]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  0.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/Inst_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/exm_wb_regs_u1/inst_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.862%)  route 0.288ns (67.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.556    -0.540    cpu/id_exm_regs_u1/clk_out1
    SLICE_X37Y18         FDRE                                         r  cpu/id_exm_regs_u1/Inst_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cpu/id_exm_regs_u1/Inst_o_reg[10]/Q
                         net (fo=5, routed)           0.288    -0.111    cpu/exm_wb_regs_u1/EXM_inst[3]
    SLICE_X34Y24         FDRE                                         r  cpu/exm_wb_regs_u1/inst_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.815    -0.319    cpu/exm_wb_regs_u1/clk_out1
    SLICE_X34Y24         FDRE                                         r  cpu/exm_wb_regs_u1/inst_o_reg[10]/C
                         clock pessimism              0.033    -0.286    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.060    -0.226    cpu/exm_wb_regs_u1/inst_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cpu/uart_rx/clock_counter/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_rx/clock_counter/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.730%)  route 0.073ns (28.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.562    -0.534    cpu/uart_rx/clock_counter/clk_out1
    SLICE_X53Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  cpu/uart_rx/clock_counter/q_reg[5]/Q
                         net (fo=5, routed)           0.073    -0.319    cpu/uart_rx/clock_counter/q_reg[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.274 r  cpu/uart_rx/clock_counter/q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    cpu/uart_rx/clock_counter/clock_counter_next[6]
    SLICE_X52Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.832    -0.302    cpu/uart_rx/clock_counter/clk_out1
    SLICE_X52Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[6]/C
                         clock pessimism             -0.219    -0.521    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.121    -0.400    cpu/uart_rx/clock_counter/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/imm_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/CSR_u1/csr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.212ns (38.922%)  route 0.333ns (61.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.554    -0.542    cpu/id_exm_regs_u1/clk_out1
    SLICE_X38Y20         FDRE                                         r  cpu/id_exm_regs_u1/imm_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  cpu/id_exm_regs_u1/imm_o_reg[4]/Q
                         net (fo=2, routed)           0.333    -0.045    cpu/id_exm_regs_u1/imm_o[4]
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.048     0.003 r  cpu/id_exm_regs_u1/csr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.003    cpu/CSR_u1/D[4]
    SLICE_X30Y23         FDCE                                         r  cpu/CSR_u1/csr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.817    -0.317    cpu/CSR_u1/clk_out1
    SLICE_X30Y23         FDCE                                         r  cpu/CSR_u1/csr_reg[4]/C
                         clock pessimism              0.033    -0.284    
    SLICE_X30Y23         FDCE (Hold_fdce_C_D)         0.131    -0.153    cpu/CSR_u1/csr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/pc_reg_u1/pc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/pc_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.553    -0.543    cpu/pc_reg_u1/clk_out1
    SLICE_X37Y28         FDCE                                         r  cpu/pc_reg_u1/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  cpu/pc_reg_u1/pc_reg[24]/Q
                         net (fo=2, routed)           0.122    -0.280    cpu/id_exm_regs_u1/pc_o_reg[31]_1[24]
    SLICE_X37Y29         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.821    -0.313    cpu/id_exm_regs_u1/clk_out1
    SLICE_X37Y29         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[24]/C
                         clock pessimism             -0.215    -0.528    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.070    -0.458    cpu/id_exm_regs_u1/pc_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cpu/uart_tx/sym_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.558    -0.538    cpu/uart_tx/clk_out1
    SLICE_X55Y19         FDCE                                         r  cpu/uart_tx/sym_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  cpu/uart_tx/sym_counter_reg[2]/Q
                         net (fo=6, routed)           0.128    -0.268    cpu/uart_tx/sym_counter[2]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.223 r  cpu/uart_tx/sym_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    cpu/uart_tx/sym_counter[5]_i_1_n_0
    SLICE_X54Y19         FDCE                                         r  cpu/uart_tx/sym_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X54Y19         FDCE                                         r  cpu/uart_tx/sym_counter_reg[5]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.120    -0.405    cpu/uart_tx/sym_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/uart_rx/clock_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_rx/clock_counter/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.189ns (57.479%)  route 0.140ns (42.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.562    -0.534    cpu/uart_rx/clock_counter/clk_out1
    SLICE_X53Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  cpu/uart_rx/clock_counter/q_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.253    cpu/uart_rx/clock_counter/q_reg[0]
    SLICE_X52Y13         LUT3 (Prop_lut3_I1_O)        0.048    -0.205 r  cpu/uart_rx/clock_counter/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    cpu/uart_rx/clock_counter/q[2]_i_1__0_n_0
    SLICE_X52Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.832    -0.302    cpu/uart_rx/clock_counter/clk_out1
    SLICE_X52Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[2]/C
                         clock pessimism             -0.219    -0.521    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.131    -0.390    cpu/uart_rx/clock_counter/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/pc_reg_u1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/id_exm_regs_u1/pc_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.555    -0.541    cpu/pc_reg_u1/clk_out1
    SLICE_X37Y19         FDCE                                         r  cpu/pc_reg_u1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  cpu/pc_reg_u1/pc_reg[3]/Q
                         net (fo=2, routed)           0.109    -0.290    cpu/id_exm_regs_u1/pc_o_reg[31]_1[3]
    SLICE_X38Y20         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.821    -0.313    cpu/id_exm_regs_u1/clk_out1
    SLICE_X38Y20         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[3]/C
                         clock pessimism             -0.215    -0.528    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.052    -0.476    cpu/id_exm_regs_u1/pc_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/uart_rx/clock_counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_rx/clock_counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.788%)  route 0.144ns (43.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.562    -0.534    cpu/uart_rx/clock_counter/clk_out1
    SLICE_X53Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  cpu/uart_rx/clock_counter/q_reg[0]/Q
                         net (fo=10, routed)          0.144    -0.249    cpu/uart_rx/clock_counter/q_reg[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I2_O)        0.048    -0.201 r  cpu/uart_rx/clock_counter/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    cpu/uart_rx/clock_counter/clock_counter_next[4]
    SLICE_X52Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.832    -0.302    cpu/uart_rx/clock_counter/clk_out1
    SLICE_X52Y13         FDRE                                         r  cpu/uart_rx/clock_counter/q_reg[4]/C
                         clock pessimism             -0.219    -0.521    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.131    -0.390    cpu/uart_rx/clock_counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/PCSrc_u1/rst_n_align_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.089%)  route 0.380ns (72.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.380    -0.018    cpu/PCSrc_u1/rst_n
    SLICE_X36Y18         FDRE                                         r  cpu/PCSrc_u1/rst_n_align_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.823    -0.311    cpu/PCSrc_u1/clk_out1
    SLICE_X36Y18         FDRE                                         r  cpu/PCSrc_u1/rst_n_align_reg/C
                         clock pessimism              0.033    -0.278    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.070    -0.208    cpu/PCSrc_u1/rst_n_align_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/imm_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/CSR_u1/csr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.745%)  route 0.382ns (67.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.554    -0.542    cpu/id_exm_regs_u1/clk_out1
    SLICE_X37Y20         FDRE                                         r  cpu/id_exm_regs_u1/imm_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  cpu/id_exm_regs_u1/imm_o_reg[1]/Q
                         net (fo=2, routed)           0.382    -0.019    cpu/id_exm_regs_u1/imm_o[1]
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.026 r  cpu/id_exm_regs_u1/csr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.026    cpu/CSR_u1/D[1]
    SLICE_X30Y23         FDCE                                         r  cpu/CSR_u1/csr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.817    -0.317    cpu/CSR_u1/clk_out1
    SLICE_X30Y23         FDCE                                         r  cpu/CSR_u1/csr_reg[1]/C
                         clock pessimism              0.033    -0.284    
    SLICE_X30Y23         FDCE (Hold_fdce_C_D)         0.120    -0.164    cpu/CSR_u1/csr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y5     cpu/imem/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y5     cpu/imem/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y10    cpu/imem/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X1Y10    cpu/imem/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X0Y4     cpu/imem/mem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X0Y4     cpu/imem/mem_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X0Y9     cpu/imem/mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X0Y9     cpu/imem/mem_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         14.000      11.528     RAMB36_X0Y6     cpu/imem/mem_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         14.000      11.528     RAMB36_X0Y6     cpu/imem/mem_reg_3_3/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       14.000      146.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X52Y22    cpu/rf/mem_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X52Y22    cpu/rf/mem_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y21    cpu/rf/mem_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y23    cpu/rf/mem_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.000       5.870      SLICE_X50Y23    cpu/rf/mem_reg_r1_0_31_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.484ns (8.247%)  route 5.385ns (91.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 12.547 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.871     3.988    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y31         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.255    12.547    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y31         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[4]/C
                         clock pessimism             -0.525    12.023    
                         clock uncertainty           -0.089    11.933    
    SLICE_X49Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.602    cpu/Inst_Counters_u1/insts_reg[4]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.484ns (8.247%)  route 5.385ns (91.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 12.547 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.871     3.988    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y31         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.255    12.547    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y31         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[5]/C
                         clock pessimism             -0.525    12.023    
                         clock uncertainty           -0.089    11.933    
    SLICE_X49Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.602    cpu/Inst_Counters_u1/insts_reg[5]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.484ns (8.247%)  route 5.385ns (91.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 12.547 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.871     3.988    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y31         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.255    12.547    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y31         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[6]/C
                         clock pessimism             -0.525    12.023    
                         clock uncertainty           -0.089    11.933    
    SLICE_X49Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.602    cpu/Inst_Counters_u1/insts_reg[6]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.484ns (8.247%)  route 5.385ns (91.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 12.547 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.871     3.988    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y31         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.255    12.547    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y31         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[7]/C
                         clock pessimism             -0.525    12.023    
                         clock uncertainty           -0.089    11.933    
    SLICE_X49Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.602    cpu/Inst_Counters_u1/insts_reg[7]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 0.484ns (8.370%)  route 5.298ns (91.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 12.548 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.785     3.902    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y32         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.256    12.548    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y32         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[10]/C
                         clock pessimism             -0.525    12.024    
                         clock uncertainty           -0.089    11.934    
    SLICE_X49Y32         FDCE (Recov_fdce_C_CLR)     -0.331    11.603    cpu/Inst_Counters_u1/insts_reg[10]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 0.484ns (8.370%)  route 5.298ns (91.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 12.548 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.785     3.902    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y32         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.256    12.548    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y32         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[11]/C
                         clock pessimism             -0.525    12.024    
                         clock uncertainty           -0.089    11.934    
    SLICE_X49Y32         FDCE (Recov_fdce_C_CLR)     -0.331    11.603    cpu/Inst_Counters_u1/insts_reg[11]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 0.484ns (8.370%)  route 5.298ns (91.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 12.548 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.785     3.902    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y32         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.256    12.548    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y32         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[8]/C
                         clock pessimism             -0.525    12.024    
                         clock uncertainty           -0.089    11.934    
    SLICE_X49Y32         FDCE (Recov_fdce_C_CLR)     -0.331    11.603    cpu/Inst_Counters_u1/insts_reg[8]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 0.484ns (8.370%)  route 5.298ns (91.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 12.548 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.785     3.902    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y32         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.256    12.548    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y32         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[9]/C
                         clock pessimism             -0.525    12.024    
                         clock uncertainty           -0.089    11.934    
    SLICE_X49Y32         FDCE (Recov_fdce_C_CLR)     -0.331    11.603    cpu/Inst_Counters_u1/insts_reg[9]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.484ns (8.431%)  route 5.257ns (91.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 12.549 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.743     3.861    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y34         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.257    12.549    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y34         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[16]/C
                         clock pessimism             -0.525    12.025    
                         clock uncertainty           -0.089    11.935    
    SLICE_X49Y34         FDCE (Recov_fdce_C_CLR)     -0.331    11.604    cpu/Inst_Counters_u1/insts_reg[16]
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.484ns (8.431%)  route 5.257ns (91.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 12.549 - 14.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.358    -1.880    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.501 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           1.514     0.012    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.105     0.117 f  bp/start_i_2/O
                         net (fo=130, routed)         3.743     3.861    cpu/Inst_Counters_u1/p_0_in
    SLICE_X49Y34         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    W19                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    15.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    16.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515     9.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    11.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.292 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         1.257    12.549    cpu/Inst_Counters_u1/clk_out1
    SLICE_X49Y34         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[17]/C
                         clock pessimism             -0.525    12.025    
                         clock uncertainty           -0.089    11.935    
    SLICE_X49Y34         FDCE (Recov_fdce_C_CLR)     -0.331    11.604    cpu/Inst_Counters_u1/insts_reg[17]
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  7.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.186ns (16.622%)  route 0.933ns (83.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.186     0.580    cpu/uart_tx/p_0_in
    SLICE_X52Y19         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X52Y19         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[0]/C
                         clock pessimism              0.033    -0.274    
    SLICE_X52Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    cpu/uart_tx/data_shift_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.186ns (16.622%)  route 0.933ns (83.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.186     0.580    cpu/uart_tx/p_0_in
    SLICE_X52Y19         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X52Y19         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[4]/C
                         clock pessimism              0.033    -0.274    
    SLICE_X52Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    cpu/uart_tx/data_shift_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.186ns (16.622%)  route 0.933ns (83.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.186     0.580    cpu/uart_tx/p_0_in
    SLICE_X52Y19         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X52Y19         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[5]/C
                         clock pessimism              0.033    -0.274    
    SLICE_X52Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    cpu/uart_tx/data_shift_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.186ns (16.622%)  route 0.933ns (83.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.186     0.580    cpu/uart_tx/p_0_in
    SLICE_X52Y19         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X52Y19         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[9]/C
                         clock pessimism              0.033    -0.274    
    SLICE_X52Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    cpu/uart_tx/data_shift_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.260%)  route 0.958ns (83.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.211     0.605    cpu/uart_tx/p_0_in
    SLICE_X50Y19         FDCE                                         f  cpu/uart_tx/sent_bits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X50Y19         FDCE                                         r  cpu/uart_tx/sent_bits_reg[0]/C
                         clock pessimism              0.033    -0.274    
    SLICE_X50Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    cpu/uart_tx/sent_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.260%)  route 0.958ns (83.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.211     0.605    cpu/uart_tx/p_0_in
    SLICE_X50Y19         FDCE                                         f  cpu/uart_tx/sent_bits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X50Y19         FDCE                                         r  cpu/uart_tx/sent_bits_reg[1]/C
                         clock pessimism              0.033    -0.274    
    SLICE_X50Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    cpu/uart_tx/sent_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.260%)  route 0.958ns (83.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.211     0.605    cpu/uart_tx/p_0_in
    SLICE_X50Y19         FDCE                                         f  cpu/uart_tx/sent_bits_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X50Y19         FDCE                                         r  cpu/uart_tx/sent_bits_reg[2]/C
                         clock pessimism              0.033    -0.274    
    SLICE_X50Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    cpu/uart_tx/sent_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/sent_bits_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.260%)  route 0.958ns (83.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.211     0.605    cpu/uart_tx/p_0_in
    SLICE_X50Y19         FDCE                                         f  cpu/uart_tx/sent_bits_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X50Y19         FDCE                                         r  cpu/uart_tx/sent_bits_reg[3]/C
                         clock pessimism              0.033    -0.274    
    SLICE_X50Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    cpu/uart_tx/sent_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/serial_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.260%)  route 0.958ns (83.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.211     0.605    cpu/uart_tx/p_0_in
    SLICE_X50Y19         FDPE                                         f  cpu/uart_tx/serial_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X50Y19         FDPE                                         r  cpu/uart_tx/serial_out_reg/C
                         clock pessimism              0.033    -0.274    
    SLICE_X50Y19         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.345    cpu/uart_tx/serial_out_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            cpu/uart_tx/start_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.260%)  route 0.958ns (83.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.557    -0.539    bp/clk_out1
    SLICE_X33Y17         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=4, routed)           0.747     0.349    bp/buttons_pressed
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.394 f  bp/start_i_2/O
                         net (fo=130, routed)         0.211     0.605    cpu/uart_tx/p_0_in
    SLICE_X51Y19         FDCE                                         f  cpu/uart_tx/start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=585, routed)         0.827    -0.307    cpu/uart_tx/clk_out1
    SLICE_X51Y19         FDCE                                         r  cpu/uart_tx/start_reg/C
                         clock pessimism              0.033    -0.274    
    SLICE_X51Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    cpu/uart_tx/start_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.971    





