{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541880821639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541880821641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 10 18:13:41 2018 " "Processing started: Sat Nov 10 18:13:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541880821641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541880821641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project_EEL5105 -c final_project_EEL5105 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project_EEL5105 -c final_project_EEL5105" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541880821642 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541880821909 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frequency_divisor.vhd " "Can't analyze file -- file frequency_divisor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1541880822014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequency_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_divider-top " "Found design unit 1: frequency_divider-top" {  } { { "frequency_divider.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/frequency_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822443 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/frequency_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541880822443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod " "Found design unit 1: decod7seg-decod" {  } { { "decod7seg.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/decod7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822445 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541880822445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM1-Rom_Arch " "Found design unit 1: ROM1-Rom_Arch" {  } { { "ROM1.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/ROM1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822446 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/ROM1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541880822446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-bhv " "Found design unit 1: datapath-bhv" {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822446 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541880822446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-bhv " "Found design unit 1: control-bhv" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822447 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541880822447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-bhv " "Found design unit 1: multiplexer-bhv" {  } { { "multiplexer.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822448 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541880822448 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "multiplexer_8bits.vhd " "Can't analyze file -- file multiplexer_8bits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1541880822449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_7bits-bhv " "Found design unit 1: multiplexer_7bits-bhv" {  } { { "multiplexer_7bits.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer_7bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822450 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_7bits " "Found entity 1: multiplexer_7bits" {  } { { "multiplexer_7bits.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer_7bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541880822450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541880822450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541880822535 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "BTN control.vhd(34) " "VHDL warning at control.vhd(34): sensitivity list already contains BTN" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state control.vhd(36) " "VHDL Process Statement warning at control.vhd(36): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time control.vhd(65) " "VHDL Process Statement warning at control.vhd(65): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time control.vhd(67) " "VHDL Process Statement warning at control.vhd(67): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time control.vhd(69) " "VHDL Process Statement warning at control.vhd(69): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game control.vhd(79) " "VHDL Process Statement warning at control.vhd(79): signal \"end_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_error control.vhd(79) " "VHDL Process Statement warning at control.vhd(79): signal \"sw_error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_round control.vhd(79) " "VHDL Process Statement warning at control.vhd(79): signal \"end_round\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game control.vhd(81) " "VHDL Process Statement warning at control.vhd(81): signal \"end_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_state control.vhd(34) " "VHDL Process Statement warning at control.vhd(34): inferring latch(es) for signal or variable \"n_state\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.wait_state control.vhd(34) " "Inferred latch for \"n_state.wait_state\" at control.vhd(34)" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541880822538 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.next_round control.vhd(34) " "Inferred latch for \"n_state.next_round\" at control.vhd(34)" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541880822539 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.check control.vhd(34) " "Inferred latch for \"n_state.check\" at control.vhd(34)" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541880822539 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.result control.vhd(34) " "Inferred latch for \"n_state.result\" at control.vhd(34)" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541880822539 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.play control.vhd(34) " "Inferred latch for \"n_state.play\" at control.vhd(34)" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541880822539 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.setup control.vhd(34) " "Inferred latch for \"n_state.setup\" at control.vhd(34)" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541880822539 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.start control.vhd(34) " "Inferred latch for \"n_state.start\" at control.vhd(34)" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541880822539 "|control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.start_424 " "Latch n_state.start_424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BTN\[0\] " "Ports D and ENA on the latch are fed by the same signal BTN\[0\]" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541880823173 ""}  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541880823173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.setup_399 " "Latch n_state.setup_399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BTN\[1\] " "Ports D and ENA on the latch are fed by the same signal BTN\[1\]" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541880823173 ""}  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541880823173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.result_349 " "Latch n_state.result_349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BTN\[0\] " "Ports D and ENA on the latch are fed by the same signal BTN\[0\]" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541880823173 ""}  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541880823173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.play_374 " "Latch n_state.play_374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BTN\[0\] " "Ports D and ENA on the latch are fed by the same signal BTN\[0\]" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541880823173 ""}  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541880823173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.check_324 " "Latch n_state.check_324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BTN\[0\] " "Ports D and ENA on the latch are fed by the same signal BTN\[0\]" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541880823173 ""}  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541880823173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.next_round_299 " "Latch n_state.next_round_299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BTN\[0\] " "Ports D and ENA on the latch are fed by the same signal BTN\[0\]" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541880823173 ""}  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541880823173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1541880823355 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541880823569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541880823718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541880823718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "win0 " "No output dependent on input pin \"win0\"" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541880823787 "|control|win0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "win1 " "No output dependent on input pin \"win1\"" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541880823787 "|control|win1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1541880823787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541880823787 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541880823787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541880823787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541880823787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541880823798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 10 18:13:43 2018 " "Processing ended: Sat Nov 10 18:13:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541880823798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541880823798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541880823798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541880823798 ""}
