<!DOCTYPE HTML>
<!--
	ZeroFour by HTML5 UP
	html5up.net | @n33co
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>System On Chip</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1" />
		<!--[if lte IE 8]><script src="assets/js/ie/html5shiv.js"></script><![endif]-->
		<link rel="stylesheet" href="assets/css/main.css" />
		<link rel="stylesheet" href="assets/css/tabs.css" />
		<link rel="stylesheet" href="assets/css/popupm.css" />
		<link rel="stylesheet" href="assets/css/popup.css" />
		<link href='https://fonts.googleapis.com/css?family=Montserrat:700' rel='stylesheet' type='text/css'>
		<link href='https://fonts.googleapis.com/css?family=Roboto' rel='stylesheet' type='text/css'>
		<!--[if lte IE 8]><link rel="stylesheet" href="assets/css/ie8.css" /><![endif]-->
		<!--[if lte IE 9]><link rel="stylesheet" href="assets/css/ie9.css" /><![endif]-->
		<style type="text/css">
			p {
			    font-family: 'Roboto', sans-serif;
			    font-size: 1em;
			    margin-bottom: 20px;
			}
			li{
				margin-bottom: 20px;
			}
		</style>
	</head>
	<body class="left-sidebar">
		<div id="page-wrapper">

			<!-- Header Wrapper -->
				<div id="header-wrapper">
					<div class="container">

						<!-- Header -->
							<header id="header">
								<div class="inner">

									<!-- Logo -->
										<h1><a href="index.html" id="logo"></a></h1>

									<!-- Nav -->
										<nav id="nav">
											<ul>
												<li><a href="index.html">Home</a></li>
												<li>
													<a href="#">M.Tech in IT</a>
													<ul>
														<li>
															<li><a href="comp_sci.html">Computer Science</a></li>
															<li><a href="data_sci.html">Data Sciences</a></li>
															<li><a href="net_com.html">Networking & Communication</a></li>
															<li><a href="soft_eng.html">Software Engineering</a></li>
														</li>
													</ul>
												</li>
												<li  class="current_page_item">
													<a href="#">M.Tech in ESD</a>
													<ul>
														<li>
															<li><a href="soc.html">SOC</a></li>
															<li><a href="embedded.html">Embedded Systems</a></li>
														</li>
													</ul>
												</li>
												<li><a href="imtech.html">IM.Tech</a></li>
												<li><a href="digisoc.html">MSc in Digital Society</a></li>
												<li><a href="ms_research.html">MS by research</a></li>
												<li><a href="contact.html">Contact Us</a></li>
											</ul>
										</nav>

								</div>
							</header>

					</div>
				</div>

			<!-- Main Wrapper -->
				<div id="main-wrapper">
					<div class="wrapper style2">
						<div class="inner">
							<div class="container">
								<div class="row">
									<div class="4u 12u(mobile)">
										<div id="sidebar">

											<!-- Sidebar -->

												<section>
													<header class="major">
														<h2>System On Chip</h2>
													</header>
													<p>
													This program covers Analog and Digital VLSI Circuit Design and Verification aspects which are applied on real time challenges faced by VLSI Industry.This stream offers a variety of subjects including :- 
													<ul class="fa-ul">
														<li><i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><p>Advanced Analog Design</p></li>
														<li><i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><p>Design of VLSI Subsystem</p></li>
														<li><i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><p>Mixed signal Design</p></li>
														<li><i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><p>Circuit Simulation</p></li>
														<li><i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><p>Deep Submicron Design Issues</p></li>
														<li><i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><p>Functional Verification of SOC’s</p></li>
														<li><i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><p>Testing And Design For Testability</p></li>
													</ul>
													</p>
												</section>

												

										</div>
									</div>
									<div class="8u 12u(mobile) important(mobile)">
										<div id="content" style="height:700px;">
										<ul class="tabs">
											
											<li>
									        <input type="radio" name="tabs" id="tab2" checked/>
									        <label for="tab2">Projects</label>
									        <div id="tab-content2" class="tab-content">
									          <ul class="fa-ul">
									        				<li>
										        				<i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><b>Sequence detector</b><br>
										        				"Sequence detection is the act of recognizing a predefined series of inputs. Sequence detector is type of finite-state machine (FSM) or finite-state automaton (FSA), or simply a state machine which is a mathematical model of computation used to design both computer programs and sequential logic circuits. In our project we are implementing a “Mealy State Machine Model” for detecting the sequence DEED. Further the data is transmitted serially (bitwise) and collection of 5 consecutive bits are encode as an English character. On detection of desired characters, there is transition among states and finally outputs are incremented on detection of the last character. "<br>
										        				<b>Tools used:&nbsp;&nbsp;</b>Coding : Verilog (H.D.L) Verification : V.I.S (Verification Interacting with Synthesis)
										        			</li>
									        				<li>
										        				<i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><b>Arithmetic Logic Unit - Functions</b><br>
										        				"An arithmetic logic unit (ALU) is a digital circuit used to perform arithmetic and logic operations. It represents the fundamental building block of the central processing unit (CPU) of a computer. The control unit tells the ALU what operation to perform on that data and the ALU stores the result in an output register. The control unit moves the data between these registers, the ALU, and memory.<br>In our project we have implemented the ALU functions : Multiplication (8 bits signed data), Division (8 bits signed data and 16 bits decimal output), trigonometric functions (sine, cosine, tangent).<br>For multiplication, we have used array multiplier algorithm for coding in Verilog and for division, we are using non restoring algorithm to find 8 bits quotient and 16 bits decimal value. To realize the trigonometric functions we are using Taylor’s series expansion incorporation of the above multiplication and division modules."<br>
										        				<b>Tools used:&nbsp;&nbsp;</b>The coding for our project is implemented in Verilog; an Hardware Description Language.  Finally after successful simulation of the designed Verilog code, we implemented it in the hardware  platform –Virtex 6 Evaluation board and analyzed using the logic analyzer Chipscope.
										        			</li>
										        			<li>
										        				<i class="fa-li fa fa-check-square fa-1x" aria-hidden="true"></i><b>All Digital Phase Locked Loops</b><br>
										        				"Phase Locked Loops (PLLs) are widely used in clock recovery and frequency synthesis. Fully Digital PLLs are more suitable for the monolithic implementation with other circuits compared to the traditional implementations of the PLLs. The All Digital PLLs are also independent of process variations and can be easily ported to different technologies.We have designed and successfully verified an All Digital Phase Locked Loop (ADPLL) using a Direct Digital Frequency Synthesizer (DDFS) and an All Digital Phase Frequency Detector (ADPFD) with a faster lock-i n time using digital components so as to make the design scalable and portable."<br>
										        				<b>Tools used:&nbsp;&nbsp;</b>Xilinx ISE 14.7,ISIM Simulator,VIS 2.4(Language used-Verilog)
										        			</li>
									        			</ul>
									        </div>
									    </li>
<li>
													<input type="radio" name="tabs" id="tab4" />
									        		<label for="tab4">Student Profiles</label>
									        		<div id="tab-content4" class="tab-content">
									        			<div class="profiles" >
											  <table>
<tr><td>Sl No</td><td>Name</td><td>Email</td><td>Experience</td></tr>
 <tr><td>1</td><td>Abhijeet Shome </td><td>abhijeet.shome@iiitb.org</td><td>Tata consultancy services (11)</td></tr>
 <tr><td>2</td><td>Abhijeet Shome </td><td>abhijeet.shome@iiitb.org</td><td>Tata consultancy services (11)</td></tr>
 <tr><td>3</td><td>Aman Paturwar</td><td>aman.paturwar@iiitb.org</td><td>Accenture(18)</td></tr>
 <tr><td>4</td><td>Arjun Iyer</td><td>arjun.sundaresan@iiitb.org</td><td>Larsen & Toubro, Ltd., Mumbai(37)</td></tr>
 <tr><td>5</td><td>AVIK KUMAR SEN</td><td>AvikKumar.Sen@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>6</td><td>AVIK KUMAR SEN</td><td>AvikKumar.Sen@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>7</td><td>Bony M George</td><td>BonyM.George@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>8</td><td>EDARA NAGA SRINIVASA RAO</td><td>Edara.Nagasrinivasara@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>9</td><td>G.RAMESH REDDY</td><td>Ramesh.Reddy@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>10</td><td>KINJAL KUNDU</td><td>Kinjal.512@iiitb.org</td><td>INFOSYS LIMITED(12)</td></tr>
 <tr><td>11</td><td>Naresh Lekkala</td><td>Naresh.Lekkala@iiitb.org</td><td>Unisys Global Services India Pvt Ltd(26)</td></tr>
 <tr><td>12</td><td>Nitish Jindal</td><td>Nitish.Jindal@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>13</td><td>Rakesh Mahapatra</td><td>Rakesh.mahapatra@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>14</td><td>Shivam Singh</td><td>shivam.singh@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>15</td><td>Shivam Singh</td><td>shivam.singh@iiitb.org</td><td>&nbsp;</td></tr>
 <tr><td>16</td><td>Sundar S</td><td>Sundar.S@iiitb.org</td><td>Soliton Technologies (P) Ltd(54)</td></tr>
</table>
											            </div>
									        		</div>
												</li>

												<li>
												
										        <input type="radio" name="tabs" id="tab1"  />
										        <label for="tab1">Labs</label>
										        <div id="tab-content1" class="tab-content">
										        <article>
										        	<h3>Center for Electronics and Embedded Systems </h3>
													<span class="image featured" ><img src="images/ceems.jpg" alt="" /></span>
													<p>Focus on Embedded Computing, Wireless Communication and Computer vision. Facilities available in the lab enables world class research and education Collaborates with public and private organizations to do research and development in the emerging areas of embedded systems to bridge the gap between academia output and industry requirements.</p>
												</article>
												<article>
													<h3>High Density Electronics System Lab</h3>
													<span class="image featured"><img src="images/hides.jpg" alt="" /></span>

													
													<p>Includes projects derived from Arduino controller. Graduate students use this lab to perform research experiments using ABB commercial robot. HFSS, commercial electromagnetic software to design high frequency antenna is also available in the lab.</p>
												</article> 
										        </div>
											
											</li>
										</ul>


										</div>
									</div>
								</div>
							</div>
						</div>
					</div>
					
				</div>

			

		</div>

		<!-- Scripts -->

			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.dropotron.min.js"></script>
			<script src="assets/js/skel.min.js"></script>
			<script src="assets/js/skel-viewport.min.js"></script>
			<script src="assets/js/util.js"></script>
			<!--[if lte IE 8]><script src="assets/js/ie/respond.min.js"></script><![endif]-->
			<script src="assets/js/main.js"></script>

	</body>
</html>
