
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at D:/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at D:/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at D:/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at D:/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at D:/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at D:/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from D:/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from D:/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/fbg484/Package.xml
Loading io standards from D:/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/bramloc.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/bramloc.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay1_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:1]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay2_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:2]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay3_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:3]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay4_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:4]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay5_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:5]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay6_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:6]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay7_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:7]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/delay8_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:8]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/invert_lut', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:9]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/En_row_col', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:10]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro/Xor_out', Site SLICE_X33Y105 has a PROHIBIT constraint. Remove the constraint if placement on this site is desired. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:11]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:67]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:68]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:69]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:70]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:71]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:72]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:73]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:74]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:75]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:76]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:77]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:78]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:79]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:80]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:81]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:82]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:83]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:84]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:85]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:86]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:87]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:88]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:89]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:90]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:91]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:92]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:93]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:94]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:95]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:96]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:97]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:98]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:99]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:100]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:101]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:102]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:103]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:104]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:105]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:106]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:107]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:108]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:109]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:110]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:111]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:112]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:113]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:114]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:115]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:116]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:117]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:118]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:119]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:120]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:121]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:122]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:123]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:124]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:125]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:126]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:127]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:128]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:129]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:130]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:131]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:132]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:133]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:134]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:135]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:136]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:137]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:138]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:139]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:140]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:141]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:142]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:143]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:144]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:145]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:146]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:147]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:148]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:149]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:150]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:151]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:152]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:153]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:154]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:155]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:156]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net reset.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:157]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay1.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:158]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay3.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:159]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay5.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:160]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay7.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:161]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay8.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:162]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay2.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:163]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay4.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:164]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_delay6.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:165]
CRITICAL WARNING: [Designutils 20-1088] Unplaced driver, O, on net ring_invert.  Driver must be placed prior to directed route. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:166]
INFO: [Common 17-14] Message 'Designutils 20-1088' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc:166]
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/system_loc.xdc]
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/system_loc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 538.930 ; gain = 351.297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -208 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 545.164 ; gain = 1.230
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11e49de0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1030.465 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 134 cells.
Phase 2 Constant Propagation | Checksum: cacbeeb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1030.465 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 542 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 397 unconnected cells.
Phase 3 Sweep | Checksum: 169b173a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1030.465 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 169b173a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1030.465 ; gain = 0.000
Implement Debug Cores | Checksum: 133b47f12
Logic Optimization | Checksum: 133b47f12

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 6318
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 15b255442

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1030.465 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15b255442

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1030.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 6 Warnings, 111 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1030.465 ; gain = 491.535
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1030.465 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -208 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at D:/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at D:/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at D:/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at D:/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at D:/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at D:/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from D:/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from D:/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/fbg484/Package.xml
Loading io standards from D:/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/bramloc.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/bramloc.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/fixed_route.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[3].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[4].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[5].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[6].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[7].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[8].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[9].a1m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[10].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[11].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[12].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[13].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[14].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[15].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[16].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[17].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R222m[18].a222m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[10].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[11].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[12].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[13].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[14].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[15].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[16].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[17].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2m[18].a2m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[19].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[20].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[21].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[22].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[23].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[24].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[25].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[26].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R333m[27].a333m[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[19].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[20].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[21].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[22].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[23].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[24].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[25].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[26].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pins.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3m[27].a3m[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[10].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[11].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[12].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[13].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[14].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[15].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[16].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[17].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R22m[18].a22m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[10].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[11].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[12].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[13].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[14].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[15].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[16].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[17].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R2[18].a2[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[19].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[20].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[21].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[22].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[23].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[24].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[25].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[26].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R33m[27].a33m[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[19].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[20].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[21].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[22].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[23].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[24].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[25].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[26].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R3[27].a3[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[1].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[2].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[3].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[4].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[5].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[6].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[7].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[8].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro1[9].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[10].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[11].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[12].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[13].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[14].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[15].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[16].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[17].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro2[18].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[19].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[20].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[21].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[22].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[23].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[24].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[25].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[26].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro'
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/lock_pinsm.xdc] for cell 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/Ro3[27].ro'
Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/system_loc.xdc]
Finished Parsing XDC File [C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/system_loc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 01:44:42 ; elapsed = 01:47:08 . Memory (MB): peak = 576.039 ; gain = 387.555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -208 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 576.070 ; gain = 0.031
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c524c24b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.961 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 134 cells.
Phase 2 Constant Propagation | Checksum: 71a6d2f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.961 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 542 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 397 unconnected cells.
Phase 3 Sweep | Checksum: 1108c57de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1048.961 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1108c57de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1048.961 ; gain = 0.000
Implement Debug Cores | Checksum: da8f634e
Logic Optimization | Checksum: da8f634e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 6318
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 10200387e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1048.961 ; gain = 0.000
Ending Power Optimization Task | Checksum: 10200387e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1048.961 ; gain = 472.922
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.961 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.961 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.961 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -208 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8d8f2f90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1048.961 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1048.961 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1048.961 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 6d3b9176

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1048.961 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/circuit_output_INST_0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[0] {FDCE}
	design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[10] {FDCE}
	design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[11] {FDCE}
	design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[12] {FDCE}
	design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntr/counter_reg[13] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 6d3b9176

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 6d3b9176

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 15b3bb529

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17299ef6c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1cf6f2e57

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 2.1.2.1 Place Init Design | Checksum: 21d70552d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 2.1.2 Build Placer Netlist Model | Checksum: 21d70552d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 21d70552d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 291d3cd5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 2.1 Placer Initialization Core | Checksum: 291d3cd5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 2 Placer Initialization | Checksum: 291d3cd5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1f951917c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1f951917c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 23731549c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1a9c94848

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1a9c94848

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 18439036e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 2517c8de2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1f7c58f12

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1f7c58f12

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f7c58f12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f7c58f12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 4.6 Small Shape Detail Placement | Checksum: 1f7c58f12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1f7c58f12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 4 Detail Placement | Checksum: 1f7c58f12

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 25d7c257f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 25d7c257f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.746. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 285dde6b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 5.2.2 Post Placement Optimization | Checksum: 285dde6b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 5.2 Post Commit Optimization | Checksum: 285dde6b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 285dde6b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 285dde6b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 285dde6b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 5.5 Placer Reporting | Checksum: 285dde6b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1124.172 ; gain = 75.211

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 230352dd0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1124.172 ; gain = 75.211
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 230352dd0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1124.172 ; gain = 75.211
Ending Placer Task | Checksum: 14c98e66d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1124.172 ; gain = 75.211
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1124.172 ; gain = 75.211
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.172 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1124.172 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1124.172 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1124.172 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -208 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10b5bba59

Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1244.598 ; gain = 120.426

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 106c60777

Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1244.598 ; gain = 120.426

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 106c60777

Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1253.523 ; gain = 129.352
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e24984d5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.949 ; gain = 165.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.8   | TNS=0      | WHS=-0.214 | THS=-30.1  |

Phase 2 Router Initialization | Checksum: 1a32fab93

Time (s): cpu = 00:00:58 ; elapsed = 00:00:51 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23f9db6f0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 9d60aaa3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1289.949 ; gain = 165.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.2   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d5aad9a7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777
Phase 4 Rip-up And Reroute | Checksum: d5aad9a7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: a315d250

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.2   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: a315d250

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: a315d250

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 17513268c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.2   | TNS=0      | WHS=0.054  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 17513268c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.02363 %
  Global Horizontal Routing Utilization  = 0.493618 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: cb7e890b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: cb7e890b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: b1ac8ea5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1289.949 ; gain = 165.777

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.2   | TNS=0      | WHS=0.054  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: b1ac8ea5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1289.949 ; gain = 165.777
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1289.949 ; gain = 165.777
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1289.949 ; gain = 165.777
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1289.949 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
source C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/loop_warn.tcl
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -208 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[1].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[2].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[3].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[4].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[5].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[6].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[7].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[8].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[24].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[25].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R111m[9].a111m[26].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[1].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[2].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[3].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[4].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[5].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[6].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[7].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[8].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[21].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[22].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R11m[9].a11m[23].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[1].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[2].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[3].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[4].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[5].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[6].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[7].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[8].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[2].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[3].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1[9].a1[4].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[10].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[11].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[12].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[13].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[14].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[15].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[16].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[17].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[18].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[19].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[20].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[5].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[6].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[7].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[8].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[1].a1m[9].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[10].ro/invert_lut.
WARNING: [Drc 23-20] Rule violation (LUTLP-1) Combinatorial Loop - 9 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. To allow bitstream creation for designs with combinatorial logic loops (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay1_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay2_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay3_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay4_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay5_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay6_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay7_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/delay8_lut, design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/R1m[2].a1m[11].ro/invert_lut.
INFO: [Common 17-14] Message 'Drc 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 705 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1627.008 ; gain = 337.059
WARNING: [Vivado_Tcl 4-319] File design_1_wrapper.mmi does not exist
bdTcl: C:/Users/Tianhe/Desktop/HIT_project/ro64_7z030/zc703project/zc703project.runs/impl_1/.Xil/Vivado-6164-Tianhe_Yu/HWH/design_1_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Sat Mar 26 22:28:26 2016...
