
Memory_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003890  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08003a30  08003a30  00004a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003aac  08003aac  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003aac  08003aac  00004aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ab4  08003ab4  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ab4  08003ab4  00004ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ab8  08003ab8  00004ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003abc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000005c  08003b18  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08003b18  00005268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f29  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000164e  00000000  00000000  0000dfb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000820  00000000  00000000  0000f608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000063d  00000000  00000000  0000fe28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015a9b  00000000  00000000  00010465  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009fcf  00000000  00000000  00025f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087657  00000000  00000000  0002fecf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7526  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025f4  00000000  00000000  000b756c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000b9b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003a18 	.word	0x08003a18

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08003a18 	.word	0x08003a18

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000574:	b0a8      	sub	sp, #160	@ 0xa0
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000578:	f000 fc3e 	bl	8000df8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057c:	f000 f9a2 	bl	80008c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000580:	f000 fa6a 	bl	8000a58 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000584:	f000 fa3e 	bl	8000a04 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000588:	f000 fa06 	bl	8000998 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  	  //Chip select line of memory is high as default
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800058c:	2201      	movs	r2, #1
 800058e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000592:	48c3      	ldr	r0, [pc, #780]	@ (80008a0 <main+0x330>)
 8000594:	f000 ff0c 	bl	80013b0 <HAL_GPIO_WritePin>

  uart_buffer_lenght = sprintf(uart_buffer, "MEMORY TEST\r\n");
 8000598:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800059c:	49c1      	ldr	r1, [pc, #772]	@ (80008a4 <main+0x334>)
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 fd9a 	bl	80030d8 <siprintf>
 80005a4:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buffer, uart_buffer_lenght, 100);
 80005a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80005ac:	b29a      	uxth	r2, r3
 80005ae:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 80005b2:	2364      	movs	r3, #100	@ 0x64
 80005b4:	48bc      	ldr	r0, [pc, #752]	@ (80008a8 <main+0x338>)
 80005b6:	f002 f9d3 	bl	8002960 <HAL_UART_Transmit>

  //reset spi buff
  for(int i = 0; i < 20; i++){
 80005ba:	2300      	movs	r3, #0
 80005bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80005c0:	e00b      	b.n	80005da <main+0x6a>
	  spi_buf[i] = 0;
 80005c2:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80005c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80005ca:	441a      	add	r2, r3
 80005cc:	2300      	movs	r3, #0
 80005ce:	7013      	strb	r3, [r2, #0]
  for(int i = 0; i < 20; i++){
 80005d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80005d4:	3301      	adds	r3, #1
 80005d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80005da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80005de:	2b13      	cmp	r3, #19
 80005e0:	ddef      	ble.n	80005c2 <main+0x52>
  }


  //send write enable
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005e8:	48ad      	ldr	r0, [pc, #692]	@ (80008a0 <main+0x330>)
 80005ea:	f000 fee1 	bl	80013b0 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, (uint8_t *)&MEM_WRITE_ENABLE, 1, 100); //should return HAL_OK
 80005ee:	2364      	movs	r3, #100	@ 0x64
 80005f0:	2201      	movs	r2, #1
 80005f2:	49ae      	ldr	r1, [pc, #696]	@ (80008ac <main+0x33c>)
 80005f4:	48ae      	ldr	r0, [pc, #696]	@ (80008b0 <main+0x340>)
 80005f6:	f001 fc16 	bl	8001e26 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80005fa:	2201      	movs	r2, #1
 80005fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000600:	48a7      	ldr	r0, [pc, #668]	@ (80008a0 <main+0x330>)
 8000602:	f000 fed5 	bl	80013b0 <HAL_GPIO_WritePin>

  //prova
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800060c:	48a4      	ldr	r0, [pc, #656]	@ (80008a0 <main+0x330>)
 800060e:	f000 fecf 	bl	80013b0 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, (uint8_t *)&MEM_READ_STATUS_REG, 1, 100);
 8000612:	2364      	movs	r3, #100	@ 0x64
 8000614:	2201      	movs	r2, #1
 8000616:	49a7      	ldr	r1, [pc, #668]	@ (80008b4 <main+0x344>)
 8000618:	48a5      	ldr	r0, [pc, #660]	@ (80008b0 <main+0x340>)
 800061a:	f001 fc04 	bl	8001e26 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, (uint8_t*)spi_buf, 1, 100);
 800061e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8000622:	2364      	movs	r3, #100	@ 0x64
 8000624:	2201      	movs	r2, #1
 8000626:	48a2      	ldr	r0, [pc, #648]	@ (80008b0 <main+0x340>)
 8000628:	f001 fd40 	bl	80020ac <HAL_SPI_Receive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000632:	489b      	ldr	r0, [pc, #620]	@ (80008a0 <main+0x330>)
 8000634:	f000 febc 	bl	80013b0 <HAL_GPIO_WritePin>

  uart_buffer_lenght = sprintf(uart_buffer, "status: %x\r\n", (unsigned int)spi_buf[0]);
 8000638:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800063c:	461a      	mov	r2, r3
 800063e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000642:	499d      	ldr	r1, [pc, #628]	@ (80008b8 <main+0x348>)
 8000644:	4618      	mov	r0, r3
 8000646:	f002 fd47 	bl	80030d8 <siprintf>
 800064a:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    HAL_UART_Transmit(&huart2, (uint8_t *)uart_buffer, uart_buffer_lenght, 100);
 800064e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000652:	b29a      	uxth	r2, r3
 8000654:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8000658:	2364      	movs	r3, #100	@ 0x64
 800065a:	4893      	ldr	r0, [pc, #588]	@ (80008a8 <main+0x338>)
 800065c:	f002 f980 	bl	8002960 <HAL_UART_Transmit>


  //reset the chip
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000666:	488e      	ldr	r0, [pc, #568]	@ (80008a0 <main+0x330>)
 8000668:	f000 fea2 	bl	80013b0 <HAL_GPIO_WritePin>
  returnStatus = HAL_SPI_Transmit(&hspi3, (uint8_t *)&MEM_CHIP_ERASE, 1, 100); //should return HAL_OK
 800066c:	2364      	movs	r3, #100	@ 0x64
 800066e:	2201      	movs	r2, #1
 8000670:	4992      	ldr	r1, [pc, #584]	@ (80008bc <main+0x34c>)
 8000672:	488f      	ldr	r0, [pc, #572]	@ (80008b0 <main+0x340>)
 8000674:	f001 fbd7 	bl	8001e26 <HAL_SPI_Transmit>
 8000678:	4603      	mov	r3, r0
 800067a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800067e:	2201      	movs	r2, #1
 8000680:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000684:	4886      	ldr	r0, [pc, #536]	@ (80008a0 <main+0x330>)
 8000686:	f000 fe93 	bl	80013b0 <HAL_GPIO_WritePin>

  //wait for reset
  do{
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000690:	4883      	ldr	r0, [pc, #524]	@ (80008a0 <main+0x330>)
 8000692:	f000 fe8d 	bl	80013b0 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi3, (uint8_t *)&MEM_READ_STATUS_REG, 1, 100);
 8000696:	2364      	movs	r3, #100	@ 0x64
 8000698:	2201      	movs	r2, #1
 800069a:	4986      	ldr	r1, [pc, #536]	@ (80008b4 <main+0x344>)
 800069c:	4884      	ldr	r0, [pc, #528]	@ (80008b0 <main+0x340>)
 800069e:	f001 fbc2 	bl	8001e26 <HAL_SPI_Transmit>
	  HAL_SPI_Receive(&hspi3, (uint8_t*)spi_buf, 1, 100);
 80006a2:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80006a6:	2364      	movs	r3, #100	@ 0x64
 80006a8:	2201      	movs	r2, #1
 80006aa:	4881      	ldr	r0, [pc, #516]	@ (80008b0 <main+0x340>)
 80006ac:	f001 fcfe 	bl	80020ac <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006b6:	487a      	ldr	r0, [pc, #488]	@ (80008a0 <main+0x330>)
 80006b8:	f000 fe7a 	bl	80013b0 <HAL_GPIO_WritePin>
  }while((spi_buf[0] & 0x01) != 0); //busy is the rightmost bit of status reg
 80006bc:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80006c0:	f003 0301 	and.w	r3, r3, #1
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d1e0      	bne.n	800068a <main+0x11a>

  //send write enable
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006ce:	4874      	ldr	r0, [pc, #464]	@ (80008a0 <main+0x330>)
 80006d0:	f000 fe6e 	bl	80013b0 <HAL_GPIO_WritePin>
    returnStatus = HAL_SPI_Transmit(&hspi3, (uint8_t *)&MEM_WRITE_ENABLE, 1, 100); //should return HAL_OK
 80006d4:	2364      	movs	r3, #100	@ 0x64
 80006d6:	2201      	movs	r2, #1
 80006d8:	4974      	ldr	r1, [pc, #464]	@ (80008ac <main+0x33c>)
 80006da:	4875      	ldr	r0, [pc, #468]	@ (80008b0 <main+0x340>)
 80006dc:	f001 fba3 	bl	8001e26 <HAL_SPI_Transmit>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80006e6:	2201      	movs	r2, #1
 80006e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006ec:	486c      	ldr	r0, [pc, #432]	@ (80008a0 <main+0x330>)
 80006ee:	f000 fe5f 	bl	80013b0 <HAL_GPIO_WritePin>

    write_buffer = 0;
 80006f2:	f04f 0200 	mov.w	r2, #0
 80006f6:	f04f 0300 	mov.w	r3, #0
 80006fa:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    addr0 = 1;
 80006fe:	2301      	movs	r3, #1
 8000700:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
    addr1 = 3;
 8000704:	2303      	movs	r3, #3
 8000706:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    addr2 = 5;
 800070a:	2305      	movs	r3, #5
 800070c:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    data = 42;
 8000710:	232a      	movs	r3, #42	@ 0x2a
 8000712:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    write_buffer = ((uint64_t) data) << 32;
 8000716:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800071a:	2200      	movs	r2, #0
 800071c:	633b      	str	r3, [r7, #48]	@ 0x30
 800071e:	637a      	str	r2, [r7, #52]	@ 0x34
 8000720:	f04f 0200 	mov.w	r2, #0
 8000724:	f04f 0300 	mov.w	r3, #0
 8000728:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800072a:	000b      	movs	r3, r1
 800072c:	2200      	movs	r2, #0
 800072e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    write_buffer = write_buffer | ((uint64_t) addr0) << 24;
 8000732:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000736:	2200      	movs	r2, #0
 8000738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800073a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800073c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8000740:	460b      	mov	r3, r1
 8000742:	0a1d      	lsrs	r5, r3, #8
 8000744:	460b      	mov	r3, r1
 8000746:	061c      	lsls	r4, r3, #24
 8000748:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800074c:	ea44 0102 	orr.w	r1, r4, r2
 8000750:	6239      	str	r1, [r7, #32]
 8000752:	432b      	orrs	r3, r5
 8000754:	627b      	str	r3, [r7, #36]	@ 0x24
 8000756:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800075a:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
    write_buffer = write_buffer | ((uint64_t) addr1) << 16;
 800075e:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8000762:	2200      	movs	r2, #0
 8000764:	4698      	mov	r8, r3
 8000766:	4691      	mov	r9, r2
 8000768:	f04f 0200 	mov.w	r2, #0
 800076c:	f04f 0300 	mov.w	r3, #0
 8000770:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8000774:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8000778:	ea4f 4208 	mov.w	r2, r8, lsl #16
 800077c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8000780:	ea42 0400 	orr.w	r4, r2, r0
 8000784:	61bc      	str	r4, [r7, #24]
 8000786:	430b      	orrs	r3, r1
 8000788:	61fb      	str	r3, [r7, #28]
 800078a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800078e:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
    write_buffer = write_buffer | ((uint64_t) addr2) << 8;
 8000792:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8000796:	2200      	movs	r2, #0
 8000798:	469a      	mov	sl, r3
 800079a:	4693      	mov	fp, r2
 800079c:	f04f 0200 	mov.w	r2, #0
 80007a0:	f04f 0300 	mov.w	r3, #0
 80007a4:	ea4f 230b 	mov.w	r3, fp, lsl #8
 80007a8:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 80007ac:	ea4f 220a 	mov.w	r2, sl, lsl #8
 80007b0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80007b4:	ea42 0400 	orr.w	r4, r2, r0
 80007b8:	613c      	str	r4, [r7, #16]
 80007ba:	430b      	orrs	r3, r1
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80007c2:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
    write_buffer = write_buffer | ((uint64_t) MEM_PAGE_WRITE);
 80007c6:	2302      	movs	r3, #2
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	2200      	movs	r2, #0
 80007cc:	60bb      	str	r3, [r7, #8]
 80007ce:	60fa      	str	r2, [r7, #12]
 80007d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80007d4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80007d8:	4621      	mov	r1, r4
 80007da:	4311      	orrs	r1, r2
 80007dc:	6039      	str	r1, [r7, #0]
 80007de:	4629      	mov	r1, r5
 80007e0:	4319      	orrs	r1, r3
 80007e2:	6079      	str	r1, [r7, #4]
 80007e4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80007e8:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40

    //send 42
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80007ec:	2200      	movs	r2, #0
 80007ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007f2:	482b      	ldr	r0, [pc, #172]	@ (80008a0 <main+0x330>)
 80007f4:	f000 fddc 	bl	80013b0 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi3, (uint8_t *)&write_buffer, 8, 100);
 80007f8:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80007fc:	2364      	movs	r3, #100	@ 0x64
 80007fe:	2208      	movs	r2, #8
 8000800:	482b      	ldr	r0, [pc, #172]	@ (80008b0 <main+0x340>)
 8000802:	f001 fb10 	bl	8001e26 <HAL_SPI_Transmit>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000806:	2201      	movs	r2, #1
 8000808:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800080c:	4824      	ldr	r0, [pc, #144]	@ (80008a0 <main+0x330>)
 800080e:	f000 fdcf 	bl	80013b0 <HAL_GPIO_WritePin>



      read_buffer = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	63fb      	str	r3, [r7, #60]	@ 0x3c
      read_buffer = ((uint64_t) addr0) << 24;
 8000816:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800081a:	061b      	lsls	r3, r3, #24
 800081c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      read_buffer = read_buffer | ((uint64_t) addr1) << 16;
 800081e:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8000822:	041a      	lsls	r2, r3, #16
 8000824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000826:	4313      	orrs	r3, r2
 8000828:	63fb      	str	r3, [r7, #60]	@ 0x3c
      read_buffer = read_buffer | ((uint64_t) addr2) << 8;
 800082a:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 800082e:	021a      	lsls	r2, r3, #8
 8000830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000832:	4313      	orrs	r3, r2
 8000834:	63fb      	str	r3, [r7, #60]	@ 0x3c
      read_buffer = read_buffer | ((uint64_t) MEM_READ_DATA);
 8000836:	2303      	movs	r3, #3
 8000838:	461a      	mov	r2, r3
 800083a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800083c:	4313      	orrs	r3, r2
 800083e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    //read 42
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000846:	4816      	ldr	r0, [pc, #88]	@ (80008a0 <main+0x330>)
 8000848:	f000 fdb2 	bl	80013b0 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi3, (uint8_t *)&read_buffer, 4, 100);
 800084c:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8000850:	2364      	movs	r3, #100	@ 0x64
 8000852:	2204      	movs	r2, #4
 8000854:	4816      	ldr	r0, [pc, #88]	@ (80008b0 <main+0x340>)
 8000856:	f001 fae6 	bl	8001e26 <HAL_SPI_Transmit>
      HAL_SPI_Receive(&hspi3, (uint8_t*)spi_buf, 1, 100);
 800085a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800085e:	2364      	movs	r3, #100	@ 0x64
 8000860:	2201      	movs	r2, #1
 8000862:	4813      	ldr	r0, [pc, #76]	@ (80008b0 <main+0x340>)
 8000864:	f001 fc22 	bl	80020ac <HAL_SPI_Receive>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000868:	2201      	movs	r2, #1
 800086a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800086e:	480c      	ldr	r0, [pc, #48]	@ (80008a0 <main+0x330>)
 8000870:	f000 fd9e 	bl	80013b0 <HAL_GPIO_WritePin>

      uart_buffer_lenght = sprintf(uart_buffer, "value: %x\r\n", (unsigned int)spi_buf[0]);
 8000874:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000878:	461a      	mov	r2, r3
 800087a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800087e:	4910      	ldr	r1, [pc, #64]	@ (80008c0 <main+0x350>)
 8000880:	4618      	mov	r0, r3
 8000882:	f002 fc29 	bl	80030d8 <siprintf>
 8000886:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
      HAL_UART_Transmit(&huart2, (uint8_t *)uart_buffer, uart_buffer_lenght, 100);
 800088a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800088e:	b29a      	uxth	r2, r3
 8000890:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8000894:	2364      	movs	r3, #100	@ 0x64
 8000896:	4804      	ldr	r0, [pc, #16]	@ (80008a8 <main+0x338>)
 8000898:	f002 f862 	bl	8002960 <HAL_UART_Transmit>

   /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <main+0x32c>
 80008a0:	40020000 	.word	0x40020000
 80008a4:	08003a30 	.word	0x08003a30
 80008a8:	200000d0 	.word	0x200000d0
 80008ac:	08003a5c 	.word	0x08003a5c
 80008b0:	20000078 	.word	0x20000078
 80008b4:	08003a5d 	.word	0x08003a5d
 80008b8:	08003a40 	.word	0x08003a40
 80008bc:	08003a5e 	.word	0x08003a5e
 80008c0:	08003a50 	.word	0x08003a50

080008c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b094      	sub	sp, #80	@ 0x50
 80008c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ca:	f107 0320 	add.w	r3, r7, #32
 80008ce:	2230      	movs	r2, #48	@ 0x30
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f002 fc20 	bl	8003118 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	f107 030c 	add.w	r3, r7, #12
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e8:	2300      	movs	r3, #0
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	4b28      	ldr	r3, [pc, #160]	@ (8000990 <SystemClock_Config+0xcc>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f0:	4a27      	ldr	r2, [pc, #156]	@ (8000990 <SystemClock_Config+0xcc>)
 80008f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008f8:	4b25      	ldr	r3, [pc, #148]	@ (8000990 <SystemClock_Config+0xcc>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000900:	60bb      	str	r3, [r7, #8]
 8000902:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	4b22      	ldr	r3, [pc, #136]	@ (8000994 <SystemClock_Config+0xd0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a21      	ldr	r2, [pc, #132]	@ (8000994 <SystemClock_Config+0xd0>)
 800090e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000912:	6013      	str	r3, [r2, #0]
 8000914:	4b1f      	ldr	r3, [pc, #124]	@ (8000994 <SystemClock_Config+0xd0>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000920:	2302      	movs	r3, #2
 8000922:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000924:	2301      	movs	r3, #1
 8000926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000928:	2310      	movs	r3, #16
 800092a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800092c:	2302      	movs	r3, #2
 800092e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000930:	2300      	movs	r3, #0
 8000932:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000934:	2310      	movs	r3, #16
 8000936:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000938:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800093c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800093e:	2304      	movs	r3, #4
 8000940:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000942:	2304      	movs	r3, #4
 8000944:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000946:	f107 0320 	add.w	r3, r7, #32
 800094a:	4618      	mov	r0, r3
 800094c:	f000 fd4a 	bl	80013e4 <HAL_RCC_OscConfig>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000956:	f000 f8ef 	bl	8000b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095a:	230f      	movs	r3, #15
 800095c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800095e:	2302      	movs	r3, #2
 8000960:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000966:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800096a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800096c:	2300      	movs	r3, #0
 800096e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000970:	f107 030c 	add.w	r3, r7, #12
 8000974:	2102      	movs	r1, #2
 8000976:	4618      	mov	r0, r3
 8000978:	f000 ffac 	bl	80018d4 <HAL_RCC_ClockConfig>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000982:	f000 f8d9 	bl	8000b38 <Error_Handler>
  }
}
 8000986:	bf00      	nop
 8000988:	3750      	adds	r7, #80	@ 0x50
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40023800 	.word	0x40023800
 8000994:	40007000 	.word	0x40007000

08000998 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800099c:	4b17      	ldr	r3, [pc, #92]	@ (80009fc <MX_SPI3_Init+0x64>)
 800099e:	4a18      	ldr	r2, [pc, #96]	@ (8000a00 <MX_SPI3_Init+0x68>)
 80009a0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80009a2:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009a8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80009aa:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80009b0:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009b6:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009bc:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009be:	2200      	movs	r2, #0
 80009c0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80009c2:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009c8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80009ca:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009cc:	2228      	movs	r2, #40	@ 0x28
 80009ce:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d0:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80009d6:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009d8:	2200      	movs	r2, #0
 80009da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009dc:	4b07      	ldr	r3, [pc, #28]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009de:	2200      	movs	r2, #0
 80009e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009e4:	220a      	movs	r2, #10
 80009e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009e8:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_SPI3_Init+0x64>)
 80009ea:	f001 f993 	bl	8001d14 <HAL_SPI_Init>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80009f4:	f000 f8a0 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000078 	.word	0x20000078
 8000a00:	40003c00 	.word	0x40003c00

08000a04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a08:	4b11      	ldr	r3, [pc, #68]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a0a:	4a12      	ldr	r2, [pc, #72]	@ (8000a54 <MX_USART2_UART_Init+0x50>)
 8000a0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a0e:	4b10      	ldr	r3, [pc, #64]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a16:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a22:	4b0b      	ldr	r3, [pc, #44]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a28:	4b09      	ldr	r3, [pc, #36]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a2a:	220c      	movs	r2, #12
 8000a2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a2e:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a34:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a3a:	4805      	ldr	r0, [pc, #20]	@ (8000a50 <MX_USART2_UART_Init+0x4c>)
 8000a3c:	f001 ff40 	bl	80028c0 <HAL_UART_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a46:	f000 f877 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	200000d0 	.word	0x200000d0
 8000a54:	40004400 	.word	0x40004400

08000a58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08a      	sub	sp, #40	@ 0x28
 8000a5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5e:	f107 0314 	add.w	r3, r7, #20
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	60da      	str	r2, [r3, #12]
 8000a6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
 8000a72:	4b2e      	ldr	r3, [pc, #184]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	4a2d      	ldr	r2, [pc, #180]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000a78:	f043 0304 	orr.w	r3, r3, #4
 8000a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	f003 0304 	and.w	r3, r3, #4
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	4b27      	ldr	r3, [pc, #156]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a26      	ldr	r2, [pc, #152]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000a94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b24      	ldr	r3, [pc, #144]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	4b20      	ldr	r3, [pc, #128]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	4a1f      	ldr	r2, [pc, #124]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	4b19      	ldr	r3, [pc, #100]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a18      	ldr	r2, [pc, #96]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000acc:	f043 0302 	orr.w	r3, r3, #2
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b16      	ldr	r3, [pc, #88]	@ (8000b2c <MX_GPIO_Init+0xd4>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0302 	and.w	r3, r3, #2
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8000ae4:	4812      	ldr	r0, [pc, #72]	@ (8000b30 <MX_GPIO_Init+0xd8>)
 8000ae6:	f000 fc63 	bl	80013b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000af0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000af4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000afa:	f107 0314 	add.w	r3, r7, #20
 8000afe:	4619      	mov	r1, r3
 8000b00:	480c      	ldr	r0, [pc, #48]	@ (8000b34 <MX_GPIO_Init+0xdc>)
 8000b02:	f000 fad1 	bl	80010a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 8000b06:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4804      	ldr	r0, [pc, #16]	@ (8000b30 <MX_GPIO_Init+0xd8>)
 8000b20:	f000 fac2 	bl	80010a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b24:	bf00      	nop
 8000b26:	3728      	adds	r7, #40	@ 0x28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020000 	.word	0x40020000
 8000b34:	40020800 	.word	0x40020800

08000b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3c:	b672      	cpsid	i
}
 8000b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <Error_Handler+0x8>

08000b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
 8000b4e:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b52:	4a0f      	ldr	r2, [pc, #60]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	603b      	str	r3, [r7, #0]
 8000b6a:	4b09      	ldr	r3, [pc, #36]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6e:	4a08      	ldr	r2, [pc, #32]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b82:	2007      	movs	r0, #7
 8000b84:	f000 fa5c 	bl	8001040 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40023800 	.word	0x40023800

08000b94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	@ 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a19      	ldr	r2, [pc, #100]	@ (8000c18 <HAL_SPI_MspInit+0x84>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d12b      	bne.n	8000c0e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	4b18      	ldr	r3, [pc, #96]	@ (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bbe:	4a17      	ldr	r2, [pc, #92]	@ (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	4b11      	ldr	r3, [pc, #68]	@ (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	4a10      	ldr	r2, [pc, #64]	@ (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bdc:	f043 0302 	orr.w	r3, r3, #2
 8000be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c1c <HAL_SPI_MspInit+0x88>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	f003 0302 	and.w	r3, r3, #2
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000bee:	2338      	movs	r3, #56	@ 0x38
 8000bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bfe:	2306      	movs	r3, #6
 8000c00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	4619      	mov	r1, r3
 8000c08:	4805      	ldr	r0, [pc, #20]	@ (8000c20 <HAL_SPI_MspInit+0x8c>)
 8000c0a:	f000 fa4d 	bl	80010a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c0e:	bf00      	nop
 8000c10:	3728      	adds	r7, #40	@ 0x28
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40003c00 	.word	0x40003c00
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020400 	.word	0x40020400

08000c24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08a      	sub	sp, #40	@ 0x28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a19      	ldr	r2, [pc, #100]	@ (8000ca8 <HAL_UART_MspInit+0x84>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d12b      	bne.n	8000c9e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
 8000c4a:	4b18      	ldr	r3, [pc, #96]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4e:	4a17      	ldr	r2, [pc, #92]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c56:	4b15      	ldr	r3, [pc, #84]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	60fb      	str	r3, [r7, #12]
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	4a10      	ldr	r2, [pc, #64]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	f003 0301 	and.w	r3, r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c7e:	230c      	movs	r3, #12
 8000c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	2302      	movs	r3, #2
 8000c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c8e:	2307      	movs	r3, #7
 8000c90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c92:	f107 0314 	add.w	r3, r7, #20
 8000c96:	4619      	mov	r1, r3
 8000c98:	4805      	ldr	r0, [pc, #20]	@ (8000cb0 <HAL_UART_MspInit+0x8c>)
 8000c9a:	f000 fa05 	bl	80010a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c9e:	bf00      	nop
 8000ca0:	3728      	adds	r7, #40	@ 0x28
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40004400 	.word	0x40004400
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	40020000 	.word	0x40020000

08000cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <NMI_Handler+0x4>

08000cbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <HardFault_Handler+0x4>

08000cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <MemManage_Handler+0x4>

08000ccc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <BusFault_Handler+0x4>

08000cd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <UsageFault_Handler+0x4>

08000cdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr

08000cea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0a:	f000 f8c7 	bl	8000e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
	...

08000d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d1c:	4a14      	ldr	r2, [pc, #80]	@ (8000d70 <_sbrk+0x5c>)
 8000d1e:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <_sbrk+0x60>)
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d28:	4b13      	ldr	r3, [pc, #76]	@ (8000d78 <_sbrk+0x64>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d102      	bne.n	8000d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d30:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <_sbrk+0x64>)
 8000d32:	4a12      	ldr	r2, [pc, #72]	@ (8000d7c <_sbrk+0x68>)
 8000d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <_sbrk+0x64>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d207      	bcs.n	8000d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d44:	f002 f9f0 	bl	8003128 <__errno>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d52:	e009      	b.n	8000d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d54:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <_sbrk+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d5a:	4b07      	ldr	r3, [pc, #28]	@ (8000d78 <_sbrk+0x64>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	4a05      	ldr	r2, [pc, #20]	@ (8000d78 <_sbrk+0x64>)
 8000d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d66:	68fb      	ldr	r3, [r7, #12]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20020000 	.word	0x20020000
 8000d74:	00000400 	.word	0x00000400
 8000d78:	20000118 	.word	0x20000118
 8000d7c:	20000268 	.word	0x20000268

08000d80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d84:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <SystemInit+0x20>)
 8000d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d8a:	4a05      	ldr	r2, [pc, #20]	@ (8000da0 <SystemInit+0x20>)
 8000d8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000da4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ddc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000da8:	f7ff ffea 	bl	8000d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dac:	480c      	ldr	r0, [pc, #48]	@ (8000de0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dae:	490d      	ldr	r1, [pc, #52]	@ (8000de4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000db0:	4a0d      	ldr	r2, [pc, #52]	@ (8000de8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db4:	e002      	b.n	8000dbc <LoopCopyDataInit>

08000db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dba:	3304      	adds	r3, #4

08000dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc0:	d3f9      	bcc.n	8000db6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dc4:	4c0a      	ldr	r4, [pc, #40]	@ (8000df0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc8:	e001      	b.n	8000dce <LoopFillZerobss>

08000dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dcc:	3204      	adds	r2, #4

08000dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd0:	d3fb      	bcc.n	8000dca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dd2:	f002 f9af 	bl	8003134 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dd6:	f7ff fbcb 	bl	8000570 <main>
  bx  lr    
 8000dda:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ddc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000de8:	08003abc 	.word	0x08003abc
  ldr r2, =_sbss
 8000dec:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000df0:	20000268 	.word	0x20000268

08000df4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000df4:	e7fe      	b.n	8000df4 <ADC_IRQHandler>
	...

08000df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <HAL_Init+0x40>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a0d      	ldr	r2, [pc, #52]	@ (8000e38 <HAL_Init+0x40>)
 8000e02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e08:	4b0b      	ldr	r3, [pc, #44]	@ (8000e38 <HAL_Init+0x40>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e38 <HAL_Init+0x40>)
 8000e0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e14:	4b08      	ldr	r3, [pc, #32]	@ (8000e38 <HAL_Init+0x40>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a07      	ldr	r2, [pc, #28]	@ (8000e38 <HAL_Init+0x40>)
 8000e1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e20:	2003      	movs	r0, #3
 8000e22:	f000 f90d 	bl	8001040 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e26:	2000      	movs	r0, #0
 8000e28:	f000 f808 	bl	8000e3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e2c:	f7ff fe8a 	bl	8000b44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40023c00 	.word	0x40023c00

08000e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e44:	4b12      	ldr	r3, [pc, #72]	@ (8000e90 <HAL_InitTick+0x54>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4b12      	ldr	r3, [pc, #72]	@ (8000e94 <HAL_InitTick+0x58>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f000 f917 	bl	800108e <HAL_SYSTICK_Config>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e00e      	b.n	8000e88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2b0f      	cmp	r3, #15
 8000e6e:	d80a      	bhi.n	8000e86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e70:	2200      	movs	r2, #0
 8000e72:	6879      	ldr	r1, [r7, #4]
 8000e74:	f04f 30ff 	mov.w	r0, #4294967295
 8000e78:	f000 f8ed 	bl	8001056 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e7c:	4a06      	ldr	r2, [pc, #24]	@ (8000e98 <HAL_InitTick+0x5c>)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e82:	2300      	movs	r3, #0
 8000e84:	e000      	b.n	8000e88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20000000 	.word	0x20000000
 8000e94:	20000008 	.word	0x20000008
 8000e98:	20000004 	.word	0x20000004

08000e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea0:	4b06      	ldr	r3, [pc, #24]	@ (8000ebc <HAL_IncTick+0x20>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <HAL_IncTick+0x24>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4413      	add	r3, r2
 8000eac:	4a04      	ldr	r2, [pc, #16]	@ (8000ec0 <HAL_IncTick+0x24>)
 8000eae:	6013      	str	r3, [r2, #0]
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	20000008 	.word	0x20000008
 8000ec0:	2000011c 	.word	0x2000011c

08000ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec8:	4b03      	ldr	r3, [pc, #12]	@ (8000ed8 <HAL_GetTick+0x14>)
 8000eca:	681b      	ldr	r3, [r3, #0]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	2000011c 	.word	0x2000011c

08000edc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eec:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <__NVIC_SetPriorityGrouping+0x44>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef2:	68ba      	ldr	r2, [r7, #8]
 8000ef4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f0e:	4a04      	ldr	r2, [pc, #16]	@ (8000f20 <__NVIC_SetPriorityGrouping+0x44>)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	60d3      	str	r3, [r2, #12]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f28:	4b04      	ldr	r3, [pc, #16]	@ (8000f3c <__NVIC_GetPriorityGrouping+0x18>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	0a1b      	lsrs	r3, r3, #8
 8000f2e:	f003 0307 	and.w	r3, r3, #7
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	6039      	str	r1, [r7, #0]
 8000f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	db0a      	blt.n	8000f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	490c      	ldr	r1, [pc, #48]	@ (8000f8c <__NVIC_SetPriority+0x4c>)
 8000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5e:	0112      	lsls	r2, r2, #4
 8000f60:	b2d2      	uxtb	r2, r2
 8000f62:	440b      	add	r3, r1
 8000f64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f68:	e00a      	b.n	8000f80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4908      	ldr	r1, [pc, #32]	@ (8000f90 <__NVIC_SetPriority+0x50>)
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	f003 030f 	and.w	r3, r3, #15
 8000f76:	3b04      	subs	r3, #4
 8000f78:	0112      	lsls	r2, r2, #4
 8000f7a:	b2d2      	uxtb	r2, r2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	761a      	strb	r2, [r3, #24]
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000e100 	.word	0xe000e100
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b089      	sub	sp, #36	@ 0x24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	f1c3 0307 	rsb	r3, r3, #7
 8000fae:	2b04      	cmp	r3, #4
 8000fb0:	bf28      	it	cs
 8000fb2:	2304      	movcs	r3, #4
 8000fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3304      	adds	r3, #4
 8000fba:	2b06      	cmp	r3, #6
 8000fbc:	d902      	bls.n	8000fc4 <NVIC_EncodePriority+0x30>
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	3b03      	subs	r3, #3
 8000fc2:	e000      	b.n	8000fc6 <NVIC_EncodePriority+0x32>
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43da      	mvns	r2, r3
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	401a      	ands	r2, r3
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	43d9      	mvns	r1, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fec:	4313      	orrs	r3, r2
         );
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3724      	adds	r7, #36	@ 0x24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
	...

08000ffc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3b01      	subs	r3, #1
 8001008:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800100c:	d301      	bcc.n	8001012 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800100e:	2301      	movs	r3, #1
 8001010:	e00f      	b.n	8001032 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001012:	4a0a      	ldr	r2, [pc, #40]	@ (800103c <SysTick_Config+0x40>)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	3b01      	subs	r3, #1
 8001018:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800101a:	210f      	movs	r1, #15
 800101c:	f04f 30ff 	mov.w	r0, #4294967295
 8001020:	f7ff ff8e 	bl	8000f40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001024:	4b05      	ldr	r3, [pc, #20]	@ (800103c <SysTick_Config+0x40>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800102a:	4b04      	ldr	r3, [pc, #16]	@ (800103c <SysTick_Config+0x40>)
 800102c:	2207      	movs	r2, #7
 800102e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	e000e010 	.word	0xe000e010

08001040 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff ff47 	bl	8000edc <__NVIC_SetPriorityGrouping>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001056:	b580      	push	{r7, lr}
 8001058:	b086      	sub	sp, #24
 800105a:	af00      	add	r7, sp, #0
 800105c:	4603      	mov	r3, r0
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607a      	str	r2, [r7, #4]
 8001062:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001068:	f7ff ff5c 	bl	8000f24 <__NVIC_GetPriorityGrouping>
 800106c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	68b9      	ldr	r1, [r7, #8]
 8001072:	6978      	ldr	r0, [r7, #20]
 8001074:	f7ff ff8e 	bl	8000f94 <NVIC_EncodePriority>
 8001078:	4602      	mov	r2, r0
 800107a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800107e:	4611      	mov	r1, r2
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff5d 	bl	8000f40 <__NVIC_SetPriority>
}
 8001086:	bf00      	nop
 8001088:	3718      	adds	r7, #24
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff ffb0 	bl	8000ffc <SysTick_Config>
 800109c:	4603      	mov	r3, r0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b089      	sub	sp, #36	@ 0x24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010b6:	2300      	movs	r3, #0
 80010b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010be:	2300      	movs	r3, #0
 80010c0:	61fb      	str	r3, [r7, #28]
 80010c2:	e159      	b.n	8001378 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010c4:	2201      	movs	r2, #1
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	697a      	ldr	r2, [r7, #20]
 80010d4:	4013      	ands	r3, r2
 80010d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	429a      	cmp	r2, r3
 80010de:	f040 8148 	bne.w	8001372 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f003 0303 	and.w	r3, r3, #3
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d005      	beq.n	80010fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d130      	bne.n	800115c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	2203      	movs	r2, #3
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	68da      	ldr	r2, [r3, #12]
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4313      	orrs	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001130:	2201      	movs	r2, #1
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	43db      	mvns	r3, r3
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4013      	ands	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	091b      	lsrs	r3, r3, #4
 8001146:	f003 0201 	and.w	r2, r3, #1
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4313      	orrs	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 0303 	and.w	r3, r3, #3
 8001164:	2b03      	cmp	r3, #3
 8001166:	d017      	beq.n	8001198 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	2203      	movs	r2, #3
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	4013      	ands	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	689a      	ldr	r2, [r3, #8]
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4313      	orrs	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d123      	bne.n	80011ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	08da      	lsrs	r2, r3, #3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3208      	adds	r2, #8
 80011ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	f003 0307 	and.w	r3, r3, #7
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	220f      	movs	r2, #15
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4013      	ands	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	691a      	ldr	r2, [r3, #16]
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	fa02 f303 	lsl.w	r3, r2, r3
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	4313      	orrs	r3, r2
 80011dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	08da      	lsrs	r2, r3, #3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	3208      	adds	r2, #8
 80011e6:	69b9      	ldr	r1, [r7, #24]
 80011e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	2203      	movs	r2, #3
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4013      	ands	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f003 0203 	and.w	r2, r3, #3
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4313      	orrs	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001228:	2b00      	cmp	r3, #0
 800122a:	f000 80a2 	beq.w	8001372 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	4b57      	ldr	r3, [pc, #348]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 8001234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001236:	4a56      	ldr	r2, [pc, #344]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 8001238:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800123c:	6453      	str	r3, [r2, #68]	@ 0x44
 800123e:	4b54      	ldr	r3, [pc, #336]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 8001240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800124a:	4a52      	ldr	r2, [pc, #328]	@ (8001394 <HAL_GPIO_Init+0x2ec>)
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	089b      	lsrs	r3, r3, #2
 8001250:	3302      	adds	r3, #2
 8001252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001256:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	f003 0303 	and.w	r3, r3, #3
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	220f      	movs	r2, #15
 8001262:	fa02 f303 	lsl.w	r3, r2, r3
 8001266:	43db      	mvns	r3, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4013      	ands	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a49      	ldr	r2, [pc, #292]	@ (8001398 <HAL_GPIO_Init+0x2f0>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d019      	beq.n	80012aa <HAL_GPIO_Init+0x202>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a48      	ldr	r2, [pc, #288]	@ (800139c <HAL_GPIO_Init+0x2f4>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d013      	beq.n	80012a6 <HAL_GPIO_Init+0x1fe>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a47      	ldr	r2, [pc, #284]	@ (80013a0 <HAL_GPIO_Init+0x2f8>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d00d      	beq.n	80012a2 <HAL_GPIO_Init+0x1fa>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a46      	ldr	r2, [pc, #280]	@ (80013a4 <HAL_GPIO_Init+0x2fc>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d007      	beq.n	800129e <HAL_GPIO_Init+0x1f6>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a45      	ldr	r2, [pc, #276]	@ (80013a8 <HAL_GPIO_Init+0x300>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d101      	bne.n	800129a <HAL_GPIO_Init+0x1f2>
 8001296:	2304      	movs	r3, #4
 8001298:	e008      	b.n	80012ac <HAL_GPIO_Init+0x204>
 800129a:	2307      	movs	r3, #7
 800129c:	e006      	b.n	80012ac <HAL_GPIO_Init+0x204>
 800129e:	2303      	movs	r3, #3
 80012a0:	e004      	b.n	80012ac <HAL_GPIO_Init+0x204>
 80012a2:	2302      	movs	r3, #2
 80012a4:	e002      	b.n	80012ac <HAL_GPIO_Init+0x204>
 80012a6:	2301      	movs	r3, #1
 80012a8:	e000      	b.n	80012ac <HAL_GPIO_Init+0x204>
 80012aa:	2300      	movs	r3, #0
 80012ac:	69fa      	ldr	r2, [r7, #28]
 80012ae:	f002 0203 	and.w	r2, r2, #3
 80012b2:	0092      	lsls	r2, r2, #2
 80012b4:	4093      	lsls	r3, r2
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012bc:	4935      	ldr	r1, [pc, #212]	@ (8001394 <HAL_GPIO_Init+0x2ec>)
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	089b      	lsrs	r3, r3, #2
 80012c2:	3302      	adds	r3, #2
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ca:	4b38      	ldr	r3, [pc, #224]	@ (80013ac <HAL_GPIO_Init+0x304>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	43db      	mvns	r3, r3
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	4013      	ands	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d003      	beq.n	80012ee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ee:	4a2f      	ldr	r2, [pc, #188]	@ (80013ac <HAL_GPIO_Init+0x304>)
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012f4:	4b2d      	ldr	r3, [pc, #180]	@ (80013ac <HAL_GPIO_Init+0x304>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	43db      	mvns	r3, r3
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	4013      	ands	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800130c:	2b00      	cmp	r3, #0
 800130e:	d003      	beq.n	8001318 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	4313      	orrs	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001318:	4a24      	ldr	r2, [pc, #144]	@ (80013ac <HAL_GPIO_Init+0x304>)
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800131e:	4b23      	ldr	r3, [pc, #140]	@ (80013ac <HAL_GPIO_Init+0x304>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	43db      	mvns	r3, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4013      	ands	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001342:	4a1a      	ldr	r2, [pc, #104]	@ (80013ac <HAL_GPIO_Init+0x304>)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001348:	4b18      	ldr	r3, [pc, #96]	@ (80013ac <HAL_GPIO_Init+0x304>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800136c:	4a0f      	ldr	r2, [pc, #60]	@ (80013ac <HAL_GPIO_Init+0x304>)
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3301      	adds	r3, #1
 8001376:	61fb      	str	r3, [r7, #28]
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	2b0f      	cmp	r3, #15
 800137c:	f67f aea2 	bls.w	80010c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001380:	bf00      	nop
 8001382:	bf00      	nop
 8001384:	3724      	adds	r7, #36	@ 0x24
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	40023800 	.word	0x40023800
 8001394:	40013800 	.word	0x40013800
 8001398:	40020000 	.word	0x40020000
 800139c:	40020400 	.word	0x40020400
 80013a0:	40020800 	.word	0x40020800
 80013a4:	40020c00 	.word	0x40020c00
 80013a8:	40021000 	.word	0x40021000
 80013ac:	40013c00 	.word	0x40013c00

080013b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	807b      	strh	r3, [r7, #2]
 80013bc:	4613      	mov	r3, r2
 80013be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013c0:	787b      	ldrb	r3, [r7, #1]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013c6:	887a      	ldrh	r2, [r7, #2]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013cc:	e003      	b.n	80013d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013ce:	887b      	ldrh	r3, [r7, #2]
 80013d0:	041a      	lsls	r2, r3, #16
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	619a      	str	r2, [r3, #24]
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
	...

080013e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d101      	bne.n	80013f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e267      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d075      	beq.n	80014ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001402:	4b88      	ldr	r3, [pc, #544]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	f003 030c 	and.w	r3, r3, #12
 800140a:	2b04      	cmp	r3, #4
 800140c:	d00c      	beq.n	8001428 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800140e:	4b85      	ldr	r3, [pc, #532]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001416:	2b08      	cmp	r3, #8
 8001418:	d112      	bne.n	8001440 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800141a:	4b82      	ldr	r3, [pc, #520]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001422:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001426:	d10b      	bne.n	8001440 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001428:	4b7e      	ldr	r3, [pc, #504]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001430:	2b00      	cmp	r3, #0
 8001432:	d05b      	beq.n	80014ec <HAL_RCC_OscConfig+0x108>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d157      	bne.n	80014ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e242      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001448:	d106      	bne.n	8001458 <HAL_RCC_OscConfig+0x74>
 800144a:	4b76      	ldr	r3, [pc, #472]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a75      	ldr	r2, [pc, #468]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	e01d      	b.n	8001494 <HAL_RCC_OscConfig+0xb0>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001460:	d10c      	bne.n	800147c <HAL_RCC_OscConfig+0x98>
 8001462:	4b70      	ldr	r3, [pc, #448]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a6f      	ldr	r2, [pc, #444]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001468:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800146c:	6013      	str	r3, [r2, #0]
 800146e:	4b6d      	ldr	r3, [pc, #436]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a6c      	ldr	r2, [pc, #432]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	e00b      	b.n	8001494 <HAL_RCC_OscConfig+0xb0>
 800147c:	4b69      	ldr	r3, [pc, #420]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a68      	ldr	r2, [pc, #416]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001482:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001486:	6013      	str	r3, [r2, #0]
 8001488:	4b66      	ldr	r3, [pc, #408]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a65      	ldr	r2, [pc, #404]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 800148e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001492:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d013      	beq.n	80014c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149c:	f7ff fd12 	bl	8000ec4 <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a2:	e008      	b.n	80014b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014a4:	f7ff fd0e 	bl	8000ec4 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b64      	cmp	r3, #100	@ 0x64
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e207      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d0f0      	beq.n	80014a4 <HAL_RCC_OscConfig+0xc0>
 80014c2:	e014      	b.n	80014ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c4:	f7ff fcfe 	bl	8000ec4 <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ca:	e008      	b.n	80014de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014cc:	f7ff fcfa 	bl	8000ec4 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b64      	cmp	r3, #100	@ 0x64
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e1f3      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014de:	4b51      	ldr	r3, [pc, #324]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1f0      	bne.n	80014cc <HAL_RCC_OscConfig+0xe8>
 80014ea:	e000      	b.n	80014ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d063      	beq.n	80015c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00b      	beq.n	800151e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001506:	4b47      	ldr	r3, [pc, #284]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800150e:	2b08      	cmp	r3, #8
 8001510:	d11c      	bne.n	800154c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001512:	4b44      	ldr	r3, [pc, #272]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d116      	bne.n	800154c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800151e:	4b41      	ldr	r3, [pc, #260]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d005      	beq.n	8001536 <HAL_RCC_OscConfig+0x152>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d001      	beq.n	8001536 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e1c7      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001536:	4b3b      	ldr	r3, [pc, #236]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	691b      	ldr	r3, [r3, #16]
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	4937      	ldr	r1, [pc, #220]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001546:	4313      	orrs	r3, r2
 8001548:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800154a:	e03a      	b.n	80015c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d020      	beq.n	8001596 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001554:	4b34      	ldr	r3, [pc, #208]	@ (8001628 <HAL_RCC_OscConfig+0x244>)
 8001556:	2201      	movs	r2, #1
 8001558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155a:	f7ff fcb3 	bl	8000ec4 <HAL_GetTick>
 800155e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001562:	f7ff fcaf 	bl	8000ec4 <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e1a8      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001574:	4b2b      	ldr	r3, [pc, #172]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0f0      	beq.n	8001562 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001580:	4b28      	ldr	r3, [pc, #160]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	00db      	lsls	r3, r3, #3
 800158e:	4925      	ldr	r1, [pc, #148]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 8001590:	4313      	orrs	r3, r2
 8001592:	600b      	str	r3, [r1, #0]
 8001594:	e015      	b.n	80015c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001596:	4b24      	ldr	r3, [pc, #144]	@ (8001628 <HAL_RCC_OscConfig+0x244>)
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159c:	f7ff fc92 	bl	8000ec4 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015a4:	f7ff fc8e 	bl	8000ec4 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e187      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1f0      	bne.n	80015a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0308 	and.w	r3, r3, #8
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d036      	beq.n	800163c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d016      	beq.n	8001604 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015d6:	4b15      	ldr	r3, [pc, #84]	@ (800162c <HAL_RCC_OscConfig+0x248>)
 80015d8:	2201      	movs	r2, #1
 80015da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015dc:	f7ff fc72 	bl	8000ec4 <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015e2:	e008      	b.n	80015f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015e4:	f7ff fc6e 	bl	8000ec4 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e167      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <HAL_RCC_OscConfig+0x240>)
 80015f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015fa:	f003 0302 	and.w	r3, r3, #2
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d0f0      	beq.n	80015e4 <HAL_RCC_OscConfig+0x200>
 8001602:	e01b      	b.n	800163c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001604:	4b09      	ldr	r3, [pc, #36]	@ (800162c <HAL_RCC_OscConfig+0x248>)
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800160a:	f7ff fc5b 	bl	8000ec4 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001610:	e00e      	b.n	8001630 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001612:	f7ff fc57 	bl	8000ec4 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d907      	bls.n	8001630 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e150      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
 8001624:	40023800 	.word	0x40023800
 8001628:	42470000 	.word	0x42470000
 800162c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001630:	4b88      	ldr	r3, [pc, #544]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 8001632:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001634:	f003 0302 	and.w	r3, r3, #2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d1ea      	bne.n	8001612 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 0304 	and.w	r3, r3, #4
 8001644:	2b00      	cmp	r3, #0
 8001646:	f000 8097 	beq.w	8001778 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800164a:	2300      	movs	r3, #0
 800164c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800164e:	4b81      	ldr	r3, [pc, #516]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 8001650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d10f      	bne.n	800167a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60bb      	str	r3, [r7, #8]
 800165e:	4b7d      	ldr	r3, [pc, #500]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 8001660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001662:	4a7c      	ldr	r2, [pc, #496]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 8001664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001668:	6413      	str	r3, [r2, #64]	@ 0x40
 800166a:	4b7a      	ldr	r3, [pc, #488]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001676:	2301      	movs	r3, #1
 8001678:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167a:	4b77      	ldr	r3, [pc, #476]	@ (8001858 <HAL_RCC_OscConfig+0x474>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001682:	2b00      	cmp	r3, #0
 8001684:	d118      	bne.n	80016b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001686:	4b74      	ldr	r3, [pc, #464]	@ (8001858 <HAL_RCC_OscConfig+0x474>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a73      	ldr	r2, [pc, #460]	@ (8001858 <HAL_RCC_OscConfig+0x474>)
 800168c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001690:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001692:	f7ff fc17 	bl	8000ec4 <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800169a:	f7ff fc13 	bl	8000ec4 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e10c      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ac:	4b6a      	ldr	r3, [pc, #424]	@ (8001858 <HAL_RCC_OscConfig+0x474>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0f0      	beq.n	800169a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d106      	bne.n	80016ce <HAL_RCC_OscConfig+0x2ea>
 80016c0:	4b64      	ldr	r3, [pc, #400]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016c4:	4a63      	ldr	r2, [pc, #396]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016c6:	f043 0301 	orr.w	r3, r3, #1
 80016ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80016cc:	e01c      	b.n	8001708 <HAL_RCC_OscConfig+0x324>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	2b05      	cmp	r3, #5
 80016d4:	d10c      	bne.n	80016f0 <HAL_RCC_OscConfig+0x30c>
 80016d6:	4b5f      	ldr	r3, [pc, #380]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016da:	4a5e      	ldr	r2, [pc, #376]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016dc:	f043 0304 	orr.w	r3, r3, #4
 80016e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80016e2:	4b5c      	ldr	r3, [pc, #368]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80016ee:	e00b      	b.n	8001708 <HAL_RCC_OscConfig+0x324>
 80016f0:	4b58      	ldr	r3, [pc, #352]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016f4:	4a57      	ldr	r2, [pc, #348]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016f6:	f023 0301 	bic.w	r3, r3, #1
 80016fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80016fc:	4b55      	ldr	r3, [pc, #340]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80016fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001700:	4a54      	ldr	r2, [pc, #336]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 8001702:	f023 0304 	bic.w	r3, r3, #4
 8001706:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d015      	beq.n	800173c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001710:	f7ff fbd8 	bl	8000ec4 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001716:	e00a      	b.n	800172e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001718:	f7ff fbd4 	bl	8000ec4 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001726:	4293      	cmp	r3, r2
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e0cb      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800172e:	4b49      	ldr	r3, [pc, #292]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 8001730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0ee      	beq.n	8001718 <HAL_RCC_OscConfig+0x334>
 800173a:	e014      	b.n	8001766 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800173c:	f7ff fbc2 	bl	8000ec4 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001742:	e00a      	b.n	800175a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001744:	f7ff fbbe 	bl	8000ec4 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001752:	4293      	cmp	r3, r2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e0b5      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800175a:	4b3e      	ldr	r3, [pc, #248]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 800175c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d1ee      	bne.n	8001744 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001766:	7dfb      	ldrb	r3, [r7, #23]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d105      	bne.n	8001778 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800176c:	4b39      	ldr	r3, [pc, #228]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 800176e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001770:	4a38      	ldr	r2, [pc, #224]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 8001772:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001776:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	2b00      	cmp	r3, #0
 800177e:	f000 80a1 	beq.w	80018c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001782:	4b34      	ldr	r3, [pc, #208]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f003 030c 	and.w	r3, r3, #12
 800178a:	2b08      	cmp	r3, #8
 800178c:	d05c      	beq.n	8001848 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d141      	bne.n	800181a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001796:	4b31      	ldr	r3, [pc, #196]	@ (800185c <HAL_RCC_OscConfig+0x478>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179c:	f7ff fb92 	bl	8000ec4 <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a4:	f7ff fb8e 	bl	8000ec4 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e087      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017b6:	4b27      	ldr	r3, [pc, #156]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1f0      	bne.n	80017a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	69da      	ldr	r2, [r3, #28]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a1b      	ldr	r3, [r3, #32]
 80017ca:	431a      	orrs	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d0:	019b      	lsls	r3, r3, #6
 80017d2:	431a      	orrs	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d8:	085b      	lsrs	r3, r3, #1
 80017da:	3b01      	subs	r3, #1
 80017dc:	041b      	lsls	r3, r3, #16
 80017de:	431a      	orrs	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017e4:	061b      	lsls	r3, r3, #24
 80017e6:	491b      	ldr	r1, [pc, #108]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 80017e8:	4313      	orrs	r3, r2
 80017ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017ec:	4b1b      	ldr	r3, [pc, #108]	@ (800185c <HAL_RCC_OscConfig+0x478>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f2:	f7ff fb67 	bl	8000ec4 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017fa:	f7ff fb63 	bl	8000ec4 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e05c      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800180c:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0x416>
 8001818:	e054      	b.n	80018c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800181a:	4b10      	ldr	r3, [pc, #64]	@ (800185c <HAL_RCC_OscConfig+0x478>)
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff fb50 	bl	8000ec4 <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001828:	f7ff fb4c 	bl	8000ec4 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e045      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_RCC_OscConfig+0x470>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1f0      	bne.n	8001828 <HAL_RCC_OscConfig+0x444>
 8001846:	e03d      	b.n	80018c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d107      	bne.n	8001860 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e038      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
 8001854:	40023800 	.word	0x40023800
 8001858:	40007000 	.word	0x40007000
 800185c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001860:	4b1b      	ldr	r3, [pc, #108]	@ (80018d0 <HAL_RCC_OscConfig+0x4ec>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d028      	beq.n	80018c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001878:	429a      	cmp	r2, r3
 800187a:	d121      	bne.n	80018c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001886:	429a      	cmp	r2, r3
 8001888:	d11a      	bne.n	80018c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001890:	4013      	ands	r3, r2
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001896:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001898:	4293      	cmp	r3, r2
 800189a:	d111      	bne.n	80018c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a6:	085b      	lsrs	r3, r3, #1
 80018a8:	3b01      	subs	r3, #1
 80018aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d107      	bne.n	80018c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018bc:	429a      	cmp	r2, r3
 80018be:	d001      	beq.n	80018c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e000      	b.n	80018c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40023800 	.word	0x40023800

080018d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e0cc      	b.n	8001a82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018e8:	4b68      	ldr	r3, [pc, #416]	@ (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0307 	and.w	r3, r3, #7
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d90c      	bls.n	8001910 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f6:	4b65      	ldr	r3, [pc, #404]	@ (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 80018f8:	683a      	ldr	r2, [r7, #0]
 80018fa:	b2d2      	uxtb	r2, r2
 80018fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fe:	4b63      	ldr	r3, [pc, #396]	@ (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	429a      	cmp	r2, r3
 800190a:	d001      	beq.n	8001910 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e0b8      	b.n	8001a82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d020      	beq.n	800195e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	2b00      	cmp	r3, #0
 8001926:	d005      	beq.n	8001934 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001928:	4b59      	ldr	r3, [pc, #356]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	4a58      	ldr	r2, [pc, #352]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001932:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	2b00      	cmp	r3, #0
 800193e:	d005      	beq.n	800194c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001940:	4b53      	ldr	r3, [pc, #332]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	4a52      	ldr	r2, [pc, #328]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800194a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800194c:	4b50      	ldr	r3, [pc, #320]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	494d      	ldr	r1, [pc, #308]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	4313      	orrs	r3, r2
 800195c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	2b00      	cmp	r3, #0
 8001968:	d044      	beq.n	80019f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d107      	bne.n	8001982 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001972:	4b47      	ldr	r3, [pc, #284]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d119      	bne.n	80019b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e07f      	b.n	8001a82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2b02      	cmp	r3, #2
 8001988:	d003      	beq.n	8001992 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800198e:	2b03      	cmp	r3, #3
 8001990:	d107      	bne.n	80019a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001992:	4b3f      	ldr	r3, [pc, #252]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d109      	bne.n	80019b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e06f      	b.n	8001a82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e067      	b.n	8001a82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019b2:	4b37      	ldr	r3, [pc, #220]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f023 0203 	bic.w	r2, r3, #3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	4934      	ldr	r1, [pc, #208]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019c4:	f7ff fa7e 	bl	8000ec4 <HAL_GetTick>
 80019c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ca:	e00a      	b.n	80019e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019cc:	f7ff fa7a 	bl	8000ec4 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019da:	4293      	cmp	r3, r2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e04f      	b.n	8001a82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 020c 	and.w	r2, r3, #12
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d1eb      	bne.n	80019cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019f4:	4b25      	ldr	r3, [pc, #148]	@ (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0307 	and.w	r3, r3, #7
 80019fc:	683a      	ldr	r2, [r7, #0]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d20c      	bcs.n	8001a1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a02:	4b22      	ldr	r3, [pc, #136]	@ (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001a04:	683a      	ldr	r2, [r7, #0]
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a0a:	4b20      	ldr	r3, [pc, #128]	@ (8001a8c <HAL_RCC_ClockConfig+0x1b8>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	683a      	ldr	r2, [r7, #0]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d001      	beq.n	8001a1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e032      	b.n	8001a82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0304 	and.w	r3, r3, #4
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d008      	beq.n	8001a3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a28:	4b19      	ldr	r3, [pc, #100]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	4916      	ldr	r1, [pc, #88]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001a36:	4313      	orrs	r3, r2
 8001a38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0308 	and.w	r3, r3, #8
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d009      	beq.n	8001a5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a46:	4b12      	ldr	r3, [pc, #72]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	490e      	ldr	r1, [pc, #56]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a5a:	f000 f821 	bl	8001aa0 <HAL_RCC_GetSysClockFreq>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	091b      	lsrs	r3, r3, #4
 8001a66:	f003 030f 	and.w	r3, r3, #15
 8001a6a:	490a      	ldr	r1, [pc, #40]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c0>)
 8001a6c:	5ccb      	ldrb	r3, [r1, r3]
 8001a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a72:	4a09      	ldr	r2, [pc, #36]	@ (8001a98 <HAL_RCC_ClockConfig+0x1c4>)
 8001a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a76:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <HAL_RCC_ClockConfig+0x1c8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff f9de 	bl	8000e3c <HAL_InitTick>

  return HAL_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40023c00 	.word	0x40023c00
 8001a90:	40023800 	.word	0x40023800
 8001a94:	08003a60 	.word	0x08003a60
 8001a98:	20000000 	.word	0x20000000
 8001a9c:	20000004 	.word	0x20000004

08001aa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001aa4:	b094      	sub	sp, #80	@ 0x50
 8001aa6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8001aac:	2300      	movs	r3, #0
 8001aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ab8:	4b79      	ldr	r3, [pc, #484]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f003 030c 	and.w	r3, r3, #12
 8001ac0:	2b08      	cmp	r3, #8
 8001ac2:	d00d      	beq.n	8001ae0 <HAL_RCC_GetSysClockFreq+0x40>
 8001ac4:	2b08      	cmp	r3, #8
 8001ac6:	f200 80e1 	bhi.w	8001c8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d002      	beq.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x34>
 8001ace:	2b04      	cmp	r3, #4
 8001ad0:	d003      	beq.n	8001ada <HAL_RCC_GetSysClockFreq+0x3a>
 8001ad2:	e0db      	b.n	8001c8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ad4:	4b73      	ldr	r3, [pc, #460]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8001ad8:	e0db      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ada:	4b73      	ldr	r3, [pc, #460]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x208>)
 8001adc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ade:	e0d8      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ae0:	4b6f      	ldr	r3, [pc, #444]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ae8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001aea:	4b6d      	ldr	r3, [pc, #436]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d063      	beq.n	8001bbe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001af6:	4b6a      	ldr	r3, [pc, #424]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	099b      	lsrs	r3, r3, #6
 8001afc:	2200      	movs	r2, #0
 8001afe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b00:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b08:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001b12:	4622      	mov	r2, r4
 8001b14:	462b      	mov	r3, r5
 8001b16:	f04f 0000 	mov.w	r0, #0
 8001b1a:	f04f 0100 	mov.w	r1, #0
 8001b1e:	0159      	lsls	r1, r3, #5
 8001b20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b24:	0150      	lsls	r0, r2, #5
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4621      	mov	r1, r4
 8001b2c:	1a51      	subs	r1, r2, r1
 8001b2e:	6139      	str	r1, [r7, #16]
 8001b30:	4629      	mov	r1, r5
 8001b32:	eb63 0301 	sbc.w	r3, r3, r1
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	f04f 0300 	mov.w	r3, #0
 8001b40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b44:	4659      	mov	r1, fp
 8001b46:	018b      	lsls	r3, r1, #6
 8001b48:	4651      	mov	r1, sl
 8001b4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b4e:	4651      	mov	r1, sl
 8001b50:	018a      	lsls	r2, r1, #6
 8001b52:	4651      	mov	r1, sl
 8001b54:	ebb2 0801 	subs.w	r8, r2, r1
 8001b58:	4659      	mov	r1, fp
 8001b5a:	eb63 0901 	sbc.w	r9, r3, r1
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b72:	4690      	mov	r8, r2
 8001b74:	4699      	mov	r9, r3
 8001b76:	4623      	mov	r3, r4
 8001b78:	eb18 0303 	adds.w	r3, r8, r3
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	462b      	mov	r3, r5
 8001b80:	eb49 0303 	adc.w	r3, r9, r3
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b92:	4629      	mov	r1, r5
 8001b94:	024b      	lsls	r3, r1, #9
 8001b96:	4621      	mov	r1, r4
 8001b98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b9c:	4621      	mov	r1, r4
 8001b9e:	024a      	lsls	r2, r1, #9
 8001ba0:	4610      	mov	r0, r2
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001baa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001bac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001bb0:	f7fe fb66 	bl	8000280 <__aeabi_uldivmod>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4613      	mov	r3, r2
 8001bba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001bbc:	e058      	b.n	8001c70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bbe:	4b38      	ldr	r3, [pc, #224]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	099b      	lsrs	r3, r3, #6
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	4611      	mov	r1, r2
 8001bca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001bce:	623b      	str	r3, [r7, #32]
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bd4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001bd8:	4642      	mov	r2, r8
 8001bda:	464b      	mov	r3, r9
 8001bdc:	f04f 0000 	mov.w	r0, #0
 8001be0:	f04f 0100 	mov.w	r1, #0
 8001be4:	0159      	lsls	r1, r3, #5
 8001be6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bea:	0150      	lsls	r0, r2, #5
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4641      	mov	r1, r8
 8001bf2:	ebb2 0a01 	subs.w	sl, r2, r1
 8001bf6:	4649      	mov	r1, r9
 8001bf8:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	f04f 0300 	mov.w	r3, #0
 8001c04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c10:	ebb2 040a 	subs.w	r4, r2, sl
 8001c14:	eb63 050b 	sbc.w	r5, r3, fp
 8001c18:	f04f 0200 	mov.w	r2, #0
 8001c1c:	f04f 0300 	mov.w	r3, #0
 8001c20:	00eb      	lsls	r3, r5, #3
 8001c22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c26:	00e2      	lsls	r2, r4, #3
 8001c28:	4614      	mov	r4, r2
 8001c2a:	461d      	mov	r5, r3
 8001c2c:	4643      	mov	r3, r8
 8001c2e:	18e3      	adds	r3, r4, r3
 8001c30:	603b      	str	r3, [r7, #0]
 8001c32:	464b      	mov	r3, r9
 8001c34:	eb45 0303 	adc.w	r3, r5, r3
 8001c38:	607b      	str	r3, [r7, #4]
 8001c3a:	f04f 0200 	mov.w	r2, #0
 8001c3e:	f04f 0300 	mov.w	r3, #0
 8001c42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c46:	4629      	mov	r1, r5
 8001c48:	028b      	lsls	r3, r1, #10
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c50:	4621      	mov	r1, r4
 8001c52:	028a      	lsls	r2, r1, #10
 8001c54:	4610      	mov	r0, r2
 8001c56:	4619      	mov	r1, r3
 8001c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	61bb      	str	r3, [r7, #24]
 8001c5e:	61fa      	str	r2, [r7, #28]
 8001c60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c64:	f7fe fb0c 	bl	8000280 <__aeabi_uldivmod>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	0c1b      	lsrs	r3, r3, #16
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001c80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c8a:	e002      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3750      	adds	r7, #80	@ 0x50
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	00f42400 	.word	0x00f42400
 8001ca8:	007a1200 	.word	0x007a1200

08001cac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cb0:	4b03      	ldr	r3, [pc, #12]	@ (8001cc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	20000000 	.word	0x20000000

08001cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cc8:	f7ff fff0 	bl	8001cac <HAL_RCC_GetHCLKFreq>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	0a9b      	lsrs	r3, r3, #10
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	4903      	ldr	r1, [pc, #12]	@ (8001ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cda:	5ccb      	ldrb	r3, [r1, r3]
 8001cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	08003a70 	.word	0x08003a70

08001cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001cf0:	f7ff ffdc 	bl	8001cac <HAL_RCC_GetHCLKFreq>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	0b5b      	lsrs	r3, r3, #13
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	4903      	ldr	r1, [pc, #12]	@ (8001d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d02:	5ccb      	ldrb	r3, [r1, r3]
 8001d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	08003a70 	.word	0x08003a70

08001d14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e07b      	b.n	8001e1e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d108      	bne.n	8001d40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d36:	d009      	beq.n	8001d4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	61da      	str	r2, [r3, #28]
 8001d3e:	e005      	b.n	8001d4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d106      	bne.n	8001d6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7fe ff14 	bl	8000b94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2202      	movs	r2, #2
 8001d70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001d94:	431a      	orrs	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	431a      	orrs	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	431a      	orrs	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd0:	ea42 0103 	orr.w	r1, r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	430a      	orrs	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	0c1b      	lsrs	r3, r3, #16
 8001dea:	f003 0104 	and.w	r1, r3, #4
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df2:	f003 0210 	and.w	r2, r3, #16
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	69da      	ldr	r2, [r3, #28]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b088      	sub	sp, #32
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	603b      	str	r3, [r7, #0]
 8001e32:	4613      	mov	r3, r2
 8001e34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e36:	2300      	movs	r3, #0
 8001e38:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d101      	bne.n	8001e48 <HAL_SPI_Transmit+0x22>
 8001e44:	2302      	movs	r3, #2
 8001e46:	e12d      	b.n	80020a4 <HAL_SPI_Transmit+0x27e>
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e50:	f7ff f838 	bl	8000ec4 <HAL_GetTick>
 8001e54:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001e56:	88fb      	ldrh	r3, [r7, #6]
 8001e58:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d002      	beq.n	8001e6c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001e66:	2302      	movs	r3, #2
 8001e68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e6a:	e116      	b.n	800209a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d002      	beq.n	8001e78 <HAL_SPI_Transmit+0x52>
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e7c:	e10d      	b.n	800209a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2203      	movs	r2, #3
 8001e82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	88fa      	ldrh	r2, [r7, #6]
 8001e96:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	88fa      	ldrh	r2, [r7, #6]
 8001e9c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ec4:	d10f      	bne.n	8001ee6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ed4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ee4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ef0:	2b40      	cmp	r3, #64	@ 0x40
 8001ef2:	d007      	beq.n	8001f04 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001f02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001f0c:	d14f      	bne.n	8001fae <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d002      	beq.n	8001f1c <HAL_SPI_Transmit+0xf6>
 8001f16:	8afb      	ldrh	r3, [r7, #22]
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d142      	bne.n	8001fa2 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f20:	881a      	ldrh	r2, [r3, #0]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2c:	1c9a      	adds	r2, r3, #2
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001f40:	e02f      	b.n	8001fa2 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d112      	bne.n	8001f76 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f54:	881a      	ldrh	r2, [r3, #0]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f60:	1c9a      	adds	r2, r3, #2
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001f74:	e015      	b.n	8001fa2 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f76:	f7fe ffa5 	bl	8000ec4 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d803      	bhi.n	8001f8e <HAL_SPI_Transmit+0x168>
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f8c:	d102      	bne.n	8001f94 <HAL_SPI_Transmit+0x16e>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d106      	bne.n	8001fa2 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8001fa0:	e07b      	b.n	800209a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1ca      	bne.n	8001f42 <HAL_SPI_Transmit+0x11c>
 8001fac:	e050      	b.n	8002050 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d002      	beq.n	8001fbc <HAL_SPI_Transmit+0x196>
 8001fb6:	8afb      	ldrh	r3, [r7, #22]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d144      	bne.n	8002046 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	330c      	adds	r3, #12
 8001fc6:	7812      	ldrb	r2, [r2, #0]
 8001fc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001fe2:	e030      	b.n	8002046 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d113      	bne.n	800201a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	330c      	adds	r3, #12
 8001ffc:	7812      	ldrb	r2, [r2, #0]
 8001ffe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002004:	1c5a      	adds	r2, r3, #1
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800200e:	b29b      	uxth	r3, r3
 8002010:	3b01      	subs	r3, #1
 8002012:	b29a      	uxth	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002018:	e015      	b.n	8002046 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800201a:	f7fe ff53 	bl	8000ec4 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	429a      	cmp	r2, r3
 8002028:	d803      	bhi.n	8002032 <HAL_SPI_Transmit+0x20c>
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002030:	d102      	bne.n	8002038 <HAL_SPI_Transmit+0x212>
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d106      	bne.n	8002046 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002044:	e029      	b.n	800209a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800204a:	b29b      	uxth	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1c9      	bne.n	8001fe4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	6839      	ldr	r1, [r7, #0]
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f000 fbdf 	bl	8002818 <SPI_EndRxTxTransaction>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d002      	beq.n	8002066 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2220      	movs	r2, #32
 8002064:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d10a      	bne.n	8002084 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800206e:	2300      	movs	r3, #0
 8002070:	613b      	str	r3, [r7, #16]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002088:	2b00      	cmp	r3, #0
 800208a:	d002      	beq.n	8002092 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	77fb      	strb	r3, [r7, #31]
 8002090:	e003      	b.n	800209a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2201      	movs	r2, #1
 8002096:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80020a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3720      	adds	r7, #32
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af02      	add	r7, sp, #8
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	603b      	str	r3, [r7, #0]
 80020b8:	4613      	mov	r3, r2
 80020ba:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d002      	beq.n	80020d2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80020cc:	2302      	movs	r3, #2
 80020ce:	75fb      	strb	r3, [r7, #23]
    goto error;
 80020d0:	e0fb      	b.n	80022ca <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80020da:	d112      	bne.n	8002102 <HAL_SPI_Receive+0x56>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d10e      	bne.n	8002102 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2204      	movs	r2, #4
 80020e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80020ec:	88fa      	ldrh	r2, [r7, #6]
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	4613      	mov	r3, r2
 80020f4:	68ba      	ldr	r2, [r7, #8]
 80020f6:	68b9      	ldr	r1, [r7, #8]
 80020f8:	68f8      	ldr	r0, [r7, #12]
 80020fa:	f000 f8ef 	bl	80022dc <HAL_SPI_TransmitReceive>
 80020fe:	4603      	mov	r3, r0
 8002100:	e0e8      	b.n	80022d4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002108:	2b01      	cmp	r3, #1
 800210a:	d101      	bne.n	8002110 <HAL_SPI_Receive+0x64>
 800210c:	2302      	movs	r3, #2
 800210e:	e0e1      	b.n	80022d4 <HAL_SPI_Receive+0x228>
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002118:	f7fe fed4 	bl	8000ec4 <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d002      	beq.n	800212a <HAL_SPI_Receive+0x7e>
 8002124:	88fb      	ldrh	r3, [r7, #6]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d102      	bne.n	8002130 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800212e:	e0cc      	b.n	80022ca <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2204      	movs	r2, #4
 8002134:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	68ba      	ldr	r2, [r7, #8]
 8002142:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	88fa      	ldrh	r2, [r7, #6]
 8002148:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	88fa      	ldrh	r2, [r7, #6]
 800214e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2200      	movs	r2, #0
 8002154:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2200      	movs	r2, #0
 800215a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2200      	movs	r2, #0
 8002160:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002176:	d10f      	bne.n	8002198 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002186:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002196:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021a2:	2b40      	cmp	r3, #64	@ 0x40
 80021a4:	d007      	beq.n	80021b6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021b4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d16a      	bne.n	8002294 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80021be:	e032      	b.n	8002226 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d115      	bne.n	80021fa <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f103 020c 	add.w	r2, r3, #12
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021da:	7812      	ldrb	r2, [r2, #0]
 80021dc:	b2d2      	uxtb	r2, r2
 80021de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	3b01      	subs	r3, #1
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80021f8:	e015      	b.n	8002226 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021fa:	f7fe fe63 	bl	8000ec4 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d803      	bhi.n	8002212 <HAL_SPI_Receive+0x166>
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002210:	d102      	bne.n	8002218 <HAL_SPI_Receive+0x16c>
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d106      	bne.n	8002226 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002224:	e051      	b.n	80022ca <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800222a:	b29b      	uxth	r3, r3
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1c7      	bne.n	80021c0 <HAL_SPI_Receive+0x114>
 8002230:	e035      	b.n	800229e <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b01      	cmp	r3, #1
 800223e:	d113      	bne.n	8002268 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800224a:	b292      	uxth	r2, r2
 800224c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002252:	1c9a      	adds	r2, r3, #2
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800225c:	b29b      	uxth	r3, r3
 800225e:	3b01      	subs	r3, #1
 8002260:	b29a      	uxth	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002266:	e015      	b.n	8002294 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002268:	f7fe fe2c 	bl	8000ec4 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	429a      	cmp	r2, r3
 8002276:	d803      	bhi.n	8002280 <HAL_SPI_Receive+0x1d4>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800227e:	d102      	bne.n	8002286 <HAL_SPI_Receive+0x1da>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d106      	bne.n	8002294 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2201      	movs	r2, #1
 800228e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002292:	e01a      	b.n	80022ca <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002298:	b29b      	uxth	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1c9      	bne.n	8002232 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	6839      	ldr	r1, [r7, #0]
 80022a2:	68f8      	ldr	r0, [r7, #12]
 80022a4:	f000 fa52 	bl	800274c <SPI_EndRxTransaction>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d002      	beq.n	80022b4 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2220      	movs	r2, #32
 80022b2:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d002      	beq.n	80022c2 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	75fb      	strb	r3, [r7, #23]
 80022c0:	e003      	b.n	80022ca <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2201      	movs	r2, #1
 80022c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80022d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08c      	sub	sp, #48	@ 0x30
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
 80022e8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80022ea:	2301      	movs	r3, #1
 80022ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80022ee:	2300      	movs	r3, #0
 80022f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d101      	bne.n	8002302 <HAL_SPI_TransmitReceive+0x26>
 80022fe:	2302      	movs	r3, #2
 8002300:	e198      	b.n	8002634 <HAL_SPI_TransmitReceive+0x358>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800230a:	f7fe fddb 	bl	8000ec4 <HAL_GetTick>
 800230e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002320:	887b      	ldrh	r3, [r7, #2]
 8002322:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002324:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002328:	2b01      	cmp	r3, #1
 800232a:	d00f      	beq.n	800234c <HAL_SPI_TransmitReceive+0x70>
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002332:	d107      	bne.n	8002344 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d103      	bne.n	8002344 <HAL_SPI_TransmitReceive+0x68>
 800233c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002340:	2b04      	cmp	r3, #4
 8002342:	d003      	beq.n	800234c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002344:	2302      	movs	r3, #2
 8002346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800234a:	e16d      	b.n	8002628 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d005      	beq.n	800235e <HAL_SPI_TransmitReceive+0x82>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <HAL_SPI_TransmitReceive+0x82>
 8002358:	887b      	ldrh	r3, [r7, #2]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d103      	bne.n	8002366 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8002364:	e160      	b.n	8002628 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b04      	cmp	r3, #4
 8002370:	d003      	beq.n	800237a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2205      	movs	r2, #5
 8002376:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	887a      	ldrh	r2, [r7, #2]
 800238a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	887a      	ldrh	r2, [r7, #2]
 8002390:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	887a      	ldrh	r2, [r7, #2]
 800239c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	887a      	ldrh	r2, [r7, #2]
 80023a2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023ba:	2b40      	cmp	r3, #64	@ 0x40
 80023bc:	d007      	beq.n	80023ce <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023d6:	d17c      	bne.n	80024d2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d002      	beq.n	80023e6 <HAL_SPI_TransmitReceive+0x10a>
 80023e0:	8b7b      	ldrh	r3, [r7, #26]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d16a      	bne.n	80024bc <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ea:	881a      	ldrh	r2, [r3, #0]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f6:	1c9a      	adds	r2, r3, #2
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002400:	b29b      	uxth	r3, r3
 8002402:	3b01      	subs	r3, #1
 8002404:	b29a      	uxth	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800240a:	e057      	b.n	80024bc <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b02      	cmp	r3, #2
 8002418:	d11b      	bne.n	8002452 <HAL_SPI_TransmitReceive+0x176>
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800241e:	b29b      	uxth	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d016      	beq.n	8002452 <HAL_SPI_TransmitReceive+0x176>
 8002424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002426:	2b01      	cmp	r3, #1
 8002428:	d113      	bne.n	8002452 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	881a      	ldrh	r2, [r3, #0]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	1c9a      	adds	r2, r3, #2
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002444:	b29b      	uxth	r3, r3
 8002446:	3b01      	subs	r3, #1
 8002448:	b29a      	uxth	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	2b01      	cmp	r3, #1
 800245e:	d119      	bne.n	8002494 <HAL_SPI_TransmitReceive+0x1b8>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002464:	b29b      	uxth	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d014      	beq.n	8002494 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68da      	ldr	r2, [r3, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002474:	b292      	uxth	r2, r2
 8002476:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800247c:	1c9a      	adds	r2, r3, #2
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002486:	b29b      	uxth	r3, r3
 8002488:	3b01      	subs	r3, #1
 800248a:	b29a      	uxth	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002490:	2301      	movs	r3, #1
 8002492:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002494:	f7fe fd16 	bl	8000ec4 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d80b      	bhi.n	80024bc <HAL_SPI_TransmitReceive+0x1e0>
 80024a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024aa:	d007      	beq.n	80024bc <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80024ba:	e0b5      	b.n	8002628 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1a2      	bne.n	800240c <HAL_SPI_TransmitReceive+0x130>
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d19d      	bne.n	800240c <HAL_SPI_TransmitReceive+0x130>
 80024d0:	e080      	b.n	80025d4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <HAL_SPI_TransmitReceive+0x204>
 80024da:	8b7b      	ldrh	r3, [r7, #26]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d16f      	bne.n	80025c0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	330c      	adds	r3, #12
 80024ea:	7812      	ldrb	r2, [r2, #0]
 80024ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	3b01      	subs	r3, #1
 8002500:	b29a      	uxth	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002506:	e05b      	b.n	80025c0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b02      	cmp	r3, #2
 8002514:	d11c      	bne.n	8002550 <HAL_SPI_TransmitReceive+0x274>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800251a:	b29b      	uxth	r3, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	d017      	beq.n	8002550 <HAL_SPI_TransmitReceive+0x274>
 8002520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002522:	2b01      	cmp	r3, #1
 8002524:	d114      	bne.n	8002550 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	330c      	adds	r3, #12
 8002530:	7812      	ldrb	r2, [r2, #0]
 8002532:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002538:	1c5a      	adds	r2, r3, #1
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002542:	b29b      	uxth	r3, r3
 8002544:	3b01      	subs	r3, #1
 8002546:	b29a      	uxth	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800254c:	2300      	movs	r3, #0
 800254e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b01      	cmp	r3, #1
 800255c:	d119      	bne.n	8002592 <HAL_SPI_TransmitReceive+0x2b6>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002562:	b29b      	uxth	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d014      	beq.n	8002592 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68da      	ldr	r2, [r3, #12]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800257a:	1c5a      	adds	r2, r3, #1
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002584:	b29b      	uxth	r3, r3
 8002586:	3b01      	subs	r3, #1
 8002588:	b29a      	uxth	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800258e:	2301      	movs	r3, #1
 8002590:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002592:	f7fe fc97 	bl	8000ec4 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800259e:	429a      	cmp	r2, r3
 80025a0:	d803      	bhi.n	80025aa <HAL_SPI_TransmitReceive+0x2ce>
 80025a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a8:	d102      	bne.n	80025b0 <HAL_SPI_TransmitReceive+0x2d4>
 80025aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d107      	bne.n	80025c0 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2201      	movs	r2, #1
 80025ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80025be:	e033      	b.n	8002628 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d19e      	bne.n	8002508 <HAL_SPI_TransmitReceive+0x22c>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d199      	bne.n	8002508 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f000 f91d 	bl	8002818 <SPI_EndRxTxTransaction>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d006      	beq.n	80025f2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2220      	movs	r2, #32
 80025ee:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80025f0:	e01a      	b.n	8002628 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d10a      	bne.n	8002610 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002614:	2b00      	cmp	r3, #0
 8002616:	d003      	beq.n	8002620 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800261e:	e003      	b.n	8002628 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002630:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8002634:	4618      	mov	r0, r3
 8002636:	3730      	adds	r7, #48	@ 0x30
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	4613      	mov	r3, r2
 800264a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800264c:	f7fe fc3a 	bl	8000ec4 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002654:	1a9b      	subs	r3, r3, r2
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	4413      	add	r3, r2
 800265a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800265c:	f7fe fc32 	bl	8000ec4 <HAL_GetTick>
 8002660:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002662:	4b39      	ldr	r3, [pc, #228]	@ (8002748 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	015b      	lsls	r3, r3, #5
 8002668:	0d1b      	lsrs	r3, r3, #20
 800266a:	69fa      	ldr	r2, [r7, #28]
 800266c:	fb02 f303 	mul.w	r3, r2, r3
 8002670:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002672:	e054      	b.n	800271e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800267a:	d050      	beq.n	800271e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800267c:	f7fe fc22 	bl	8000ec4 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	69fa      	ldr	r2, [r7, #28]
 8002688:	429a      	cmp	r2, r3
 800268a:	d902      	bls.n	8002692 <SPI_WaitFlagStateUntilTimeout+0x56>
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d13d      	bne.n	800270e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80026a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80026aa:	d111      	bne.n	80026d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026b4:	d004      	beq.n	80026c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026be:	d107      	bne.n	80026d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026d8:	d10f      	bne.n	80026fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80026f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2201      	movs	r2, #1
 80026fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e017      	b.n	800273e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	3b01      	subs	r3, #1
 800271c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	4013      	ands	r3, r2
 8002728:	68ba      	ldr	r2, [r7, #8]
 800272a:	429a      	cmp	r2, r3
 800272c:	bf0c      	ite	eq
 800272e:	2301      	moveq	r3, #1
 8002730:	2300      	movne	r3, #0
 8002732:	b2db      	uxtb	r3, r3
 8002734:	461a      	mov	r2, r3
 8002736:	79fb      	ldrb	r3, [r7, #7]
 8002738:	429a      	cmp	r2, r3
 800273a:	d19b      	bne.n	8002674 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3720      	adds	r7, #32
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000000 	.word	0x20000000

0800274c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af02      	add	r7, sp, #8
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002760:	d111      	bne.n	8002786 <SPI_EndRxTransaction+0x3a>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800276a:	d004      	beq.n	8002776 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002774:	d107      	bne.n	8002786 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002784:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800278e:	d12a      	bne.n	80027e6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002798:	d012      	beq.n	80027c0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	2200      	movs	r2, #0
 80027a2:	2180      	movs	r1, #128	@ 0x80
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f7ff ff49 	bl	800263c <SPI_WaitFlagStateUntilTimeout>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d02d      	beq.n	800280c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b4:	f043 0220 	orr.w	r2, r3, #32
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e026      	b.n	800280e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	2200      	movs	r2, #0
 80027c8:	2101      	movs	r1, #1
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f7ff ff36 	bl	800263c <SPI_WaitFlagStateUntilTimeout>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d01a      	beq.n	800280c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027da:	f043 0220 	orr.w	r2, r3, #32
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e013      	b.n	800280e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	2200      	movs	r2, #0
 80027ee:	2101      	movs	r1, #1
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f7ff ff23 	bl	800263c <SPI_WaitFlagStateUntilTimeout>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d007      	beq.n	800280c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002800:	f043 0220 	orr.w	r2, r3, #32
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e000      	b.n	800280e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
	...

08002818 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af02      	add	r7, sp, #8
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	2201      	movs	r2, #1
 800282c:	2102      	movs	r1, #2
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f7ff ff04 	bl	800263c <SPI_WaitFlagStateUntilTimeout>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d007      	beq.n	800284a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800283e:	f043 0220 	orr.w	r2, r3, #32
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e032      	b.n	80028b0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800284a:	4b1b      	ldr	r3, [pc, #108]	@ (80028b8 <SPI_EndRxTxTransaction+0xa0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a1b      	ldr	r2, [pc, #108]	@ (80028bc <SPI_EndRxTxTransaction+0xa4>)
 8002850:	fba2 2303 	umull	r2, r3, r2, r3
 8002854:	0d5b      	lsrs	r3, r3, #21
 8002856:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800285a:	fb02 f303 	mul.w	r3, r2, r3
 800285e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002868:	d112      	bne.n	8002890 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	2200      	movs	r2, #0
 8002872:	2180      	movs	r1, #128	@ 0x80
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	f7ff fee1 	bl	800263c <SPI_WaitFlagStateUntilTimeout>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d016      	beq.n	80028ae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002884:	f043 0220 	orr.w	r2, r3, #32
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e00f      	b.n	80028b0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	3b01      	subs	r3, #1
 800289a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028a6:	2b80      	cmp	r3, #128	@ 0x80
 80028a8:	d0f2      	beq.n	8002890 <SPI_EndRxTxTransaction+0x78>
 80028aa:	e000      	b.n	80028ae <SPI_EndRxTxTransaction+0x96>
        break;
 80028ac:	bf00      	nop
  }

  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	20000000 	.word	0x20000000
 80028bc:	165e9f81 	.word	0x165e9f81

080028c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e042      	b.n	8002958 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d106      	bne.n	80028ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7fe f99c 	bl	8000c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2224      	movs	r2, #36	@ 0x24
 80028f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68da      	ldr	r2, [r3, #12]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002902:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f973 	bl	8002bf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002918:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	695a      	ldr	r2, [r3, #20]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002928:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68da      	ldr	r2, [r3, #12]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002938:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2220      	movs	r2, #32
 8002944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3708      	adds	r7, #8
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	@ 0x28
 8002964:	af02      	add	r7, sp, #8
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	4613      	mov	r3, r2
 800296e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b20      	cmp	r3, #32
 800297e:	d175      	bne.n	8002a6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d002      	beq.n	800298c <HAL_UART_Transmit+0x2c>
 8002986:	88fb      	ldrh	r3, [r7, #6]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e06e      	b.n	8002a6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2221      	movs	r2, #33	@ 0x21
 800299a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800299e:	f7fe fa91 	bl	8000ec4 <HAL_GetTick>
 80029a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	88fa      	ldrh	r2, [r7, #6]
 80029a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	88fa      	ldrh	r2, [r7, #6]
 80029ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029b8:	d108      	bne.n	80029cc <HAL_UART_Transmit+0x6c>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d104      	bne.n	80029cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	61bb      	str	r3, [r7, #24]
 80029ca:	e003      	b.n	80029d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029d4:	e02e      	b.n	8002a34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	2200      	movs	r2, #0
 80029de:	2180      	movs	r1, #128	@ 0x80
 80029e0:	68f8      	ldr	r0, [r7, #12]
 80029e2:	f000 f848 	bl	8002a76 <UART_WaitOnFlagUntilTimeout>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2220      	movs	r2, #32
 80029f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e03a      	b.n	8002a6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d10b      	bne.n	8002a16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	461a      	mov	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	3302      	adds	r3, #2
 8002a12:	61bb      	str	r3, [r7, #24]
 8002a14:	e007      	b.n	8002a26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	781a      	ldrb	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	3301      	adds	r3, #1
 8002a24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1cb      	bne.n	80029d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	2200      	movs	r2, #0
 8002a46:	2140      	movs	r1, #64	@ 0x40
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f000 f814 	bl	8002a76 <UART_WaitOnFlagUntilTimeout>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d005      	beq.n	8002a60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e006      	b.n	8002a6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2220      	movs	r2, #32
 8002a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	e000      	b.n	8002a6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a6c:	2302      	movs	r3, #2
  }
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3720      	adds	r7, #32
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b086      	sub	sp, #24
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	60f8      	str	r0, [r7, #12]
 8002a7e:	60b9      	str	r1, [r7, #8]
 8002a80:	603b      	str	r3, [r7, #0]
 8002a82:	4613      	mov	r3, r2
 8002a84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a86:	e03b      	b.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a8e:	d037      	beq.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a90:	f7fe fa18 	bl	8000ec4 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	6a3a      	ldr	r2, [r7, #32]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d302      	bcc.n	8002aa6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e03a      	b.n	8002b20 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d023      	beq.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2b80      	cmp	r3, #128	@ 0x80
 8002abc:	d020      	beq.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b40      	cmp	r3, #64	@ 0x40
 8002ac2:	d01d      	beq.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	2b08      	cmp	r3, #8
 8002ad0:	d116      	bne.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f000 f81d 	bl	8002b28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2208      	movs	r2, #8
 8002af2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e00f      	b.n	8002b20 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	bf0c      	ite	eq
 8002b10:	2301      	moveq	r3, #1
 8002b12:	2300      	movne	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	461a      	mov	r2, r3
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d0b4      	beq.n	8002a88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b095      	sub	sp, #84	@ 0x54
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	330c      	adds	r3, #12
 8002b36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b3a:	e853 3f00 	ldrex	r3, [r3]
 8002b3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	330c      	adds	r3, #12
 8002b4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b50:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b58:	e841 2300 	strex	r3, r2, [r1]
 8002b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1e5      	bne.n	8002b30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	3314      	adds	r3, #20
 8002b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b6c:	6a3b      	ldr	r3, [r7, #32]
 8002b6e:	e853 3f00 	ldrex	r3, [r3]
 8002b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	f023 0301 	bic.w	r3, r3, #1
 8002b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	3314      	adds	r3, #20
 8002b82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b8c:	e841 2300 	strex	r3, r2, [r1]
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1e5      	bne.n	8002b64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d119      	bne.n	8002bd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	330c      	adds	r3, #12
 8002ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	e853 3f00 	ldrex	r3, [r3]
 8002bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f023 0310 	bic.w	r3, r3, #16
 8002bb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	330c      	adds	r3, #12
 8002bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bc0:	61ba      	str	r2, [r7, #24]
 8002bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc4:	6979      	ldr	r1, [r7, #20]
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	e841 2300 	strex	r3, r2, [r1]
 8002bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e5      	bne.n	8002ba0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002be2:	bf00      	nop
 8002be4:	3754      	adds	r7, #84	@ 0x54
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bf4:	b0c0      	sub	sp, #256	@ 0x100
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c0c:	68d9      	ldr	r1, [r3, #12]
 8002c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	ea40 0301 	orr.w	r3, r0, r1
 8002c18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002c48:	f021 010c 	bic.w	r1, r1, #12
 8002c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c56:	430b      	orrs	r3, r1
 8002c58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c6a:	6999      	ldr	r1, [r3, #24]
 8002c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	ea40 0301 	orr.w	r3, r0, r1
 8002c76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	4b8f      	ldr	r3, [pc, #572]	@ (8002ebc <UART_SetConfig+0x2cc>)
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d005      	beq.n	8002c90 <UART_SetConfig+0xa0>
 8002c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	4b8d      	ldr	r3, [pc, #564]	@ (8002ec0 <UART_SetConfig+0x2d0>)
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d104      	bne.n	8002c9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c90:	f7ff f82c 	bl	8001cec <HAL_RCC_GetPCLK2Freq>
 8002c94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002c98:	e003      	b.n	8002ca2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c9a:	f7ff f813 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8002c9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cac:	f040 810c 	bne.w	8002ec8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002cb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002cba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002cbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002cc2:	4622      	mov	r2, r4
 8002cc4:	462b      	mov	r3, r5
 8002cc6:	1891      	adds	r1, r2, r2
 8002cc8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002cca:	415b      	adcs	r3, r3
 8002ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002cd2:	4621      	mov	r1, r4
 8002cd4:	eb12 0801 	adds.w	r8, r2, r1
 8002cd8:	4629      	mov	r1, r5
 8002cda:	eb43 0901 	adc.w	r9, r3, r1
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	f04f 0300 	mov.w	r3, #0
 8002ce6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cf2:	4690      	mov	r8, r2
 8002cf4:	4699      	mov	r9, r3
 8002cf6:	4623      	mov	r3, r4
 8002cf8:	eb18 0303 	adds.w	r3, r8, r3
 8002cfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d00:	462b      	mov	r3, r5
 8002d02:	eb49 0303 	adc.w	r3, r9, r3
 8002d06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002d16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002d1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002d1e:	460b      	mov	r3, r1
 8002d20:	18db      	adds	r3, r3, r3
 8002d22:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d24:	4613      	mov	r3, r2
 8002d26:	eb42 0303 	adc.w	r3, r2, r3
 8002d2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002d30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002d34:	f7fd faa4 	bl	8000280 <__aeabi_uldivmod>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4b61      	ldr	r3, [pc, #388]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002d3e:	fba3 2302 	umull	r2, r3, r3, r2
 8002d42:	095b      	lsrs	r3, r3, #5
 8002d44:	011c      	lsls	r4, r3, #4
 8002d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002d54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002d58:	4642      	mov	r2, r8
 8002d5a:	464b      	mov	r3, r9
 8002d5c:	1891      	adds	r1, r2, r2
 8002d5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d60:	415b      	adcs	r3, r3
 8002d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d68:	4641      	mov	r1, r8
 8002d6a:	eb12 0a01 	adds.w	sl, r2, r1
 8002d6e:	4649      	mov	r1, r9
 8002d70:	eb43 0b01 	adc.w	fp, r3, r1
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	f04f 0300 	mov.w	r3, #0
 8002d7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d88:	4692      	mov	sl, r2
 8002d8a:	469b      	mov	fp, r3
 8002d8c:	4643      	mov	r3, r8
 8002d8e:	eb1a 0303 	adds.w	r3, sl, r3
 8002d92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d96:	464b      	mov	r3, r9
 8002d98:	eb4b 0303 	adc.w	r3, fp, r3
 8002d9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002dac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002db0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002db4:	460b      	mov	r3, r1
 8002db6:	18db      	adds	r3, r3, r3
 8002db8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002dba:	4613      	mov	r3, r2
 8002dbc:	eb42 0303 	adc.w	r3, r2, r3
 8002dc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002dc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002dc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002dca:	f7fd fa59 	bl	8000280 <__aeabi_uldivmod>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4611      	mov	r1, r2
 8002dd4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8002dda:	095b      	lsrs	r3, r3, #5
 8002ddc:	2264      	movs	r2, #100	@ 0x64
 8002dde:	fb02 f303 	mul.w	r3, r2, r3
 8002de2:	1acb      	subs	r3, r1, r3
 8002de4:	00db      	lsls	r3, r3, #3
 8002de6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002dea:	4b36      	ldr	r3, [pc, #216]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002dec:	fba3 2302 	umull	r2, r3, r3, r2
 8002df0:	095b      	lsrs	r3, r3, #5
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002df8:	441c      	add	r4, r3
 8002dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002e08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002e0c:	4642      	mov	r2, r8
 8002e0e:	464b      	mov	r3, r9
 8002e10:	1891      	adds	r1, r2, r2
 8002e12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e14:	415b      	adcs	r3, r3
 8002e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002e1c:	4641      	mov	r1, r8
 8002e1e:	1851      	adds	r1, r2, r1
 8002e20:	6339      	str	r1, [r7, #48]	@ 0x30
 8002e22:	4649      	mov	r1, r9
 8002e24:	414b      	adcs	r3, r1
 8002e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	f04f 0300 	mov.w	r3, #0
 8002e30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002e34:	4659      	mov	r1, fp
 8002e36:	00cb      	lsls	r3, r1, #3
 8002e38:	4651      	mov	r1, sl
 8002e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e3e:	4651      	mov	r1, sl
 8002e40:	00ca      	lsls	r2, r1, #3
 8002e42:	4610      	mov	r0, r2
 8002e44:	4619      	mov	r1, r3
 8002e46:	4603      	mov	r3, r0
 8002e48:	4642      	mov	r2, r8
 8002e4a:	189b      	adds	r3, r3, r2
 8002e4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e50:	464b      	mov	r3, r9
 8002e52:	460a      	mov	r2, r1
 8002e54:	eb42 0303 	adc.w	r3, r2, r3
 8002e58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002e6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e70:	460b      	mov	r3, r1
 8002e72:	18db      	adds	r3, r3, r3
 8002e74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e76:	4613      	mov	r3, r2
 8002e78:	eb42 0303 	adc.w	r3, r2, r3
 8002e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002e86:	f7fd f9fb 	bl	8000280 <__aeabi_uldivmod>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002e90:	fba3 1302 	umull	r1, r3, r3, r2
 8002e94:	095b      	lsrs	r3, r3, #5
 8002e96:	2164      	movs	r1, #100	@ 0x64
 8002e98:	fb01 f303 	mul.w	r3, r1, r3
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	3332      	adds	r3, #50	@ 0x32
 8002ea2:	4a08      	ldr	r2, [pc, #32]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	095b      	lsrs	r3, r3, #5
 8002eaa:	f003 0207 	and.w	r2, r3, #7
 8002eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4422      	add	r2, r4
 8002eb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002eb8:	e106      	b.n	80030c8 <UART_SetConfig+0x4d8>
 8002eba:	bf00      	nop
 8002ebc:	40011000 	.word	0x40011000
 8002ec0:	40011400 	.word	0x40011400
 8002ec4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ec8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ed2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ed6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002eda:	4642      	mov	r2, r8
 8002edc:	464b      	mov	r3, r9
 8002ede:	1891      	adds	r1, r2, r2
 8002ee0:	6239      	str	r1, [r7, #32]
 8002ee2:	415b      	adcs	r3, r3
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ee6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002eea:	4641      	mov	r1, r8
 8002eec:	1854      	adds	r4, r2, r1
 8002eee:	4649      	mov	r1, r9
 8002ef0:	eb43 0501 	adc.w	r5, r3, r1
 8002ef4:	f04f 0200 	mov.w	r2, #0
 8002ef8:	f04f 0300 	mov.w	r3, #0
 8002efc:	00eb      	lsls	r3, r5, #3
 8002efe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f02:	00e2      	lsls	r2, r4, #3
 8002f04:	4614      	mov	r4, r2
 8002f06:	461d      	mov	r5, r3
 8002f08:	4643      	mov	r3, r8
 8002f0a:	18e3      	adds	r3, r4, r3
 8002f0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002f10:	464b      	mov	r3, r9
 8002f12:	eb45 0303 	adc.w	r3, r5, r3
 8002f16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	f04f 0300 	mov.w	r3, #0
 8002f32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002f36:	4629      	mov	r1, r5
 8002f38:	008b      	lsls	r3, r1, #2
 8002f3a:	4621      	mov	r1, r4
 8002f3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f40:	4621      	mov	r1, r4
 8002f42:	008a      	lsls	r2, r1, #2
 8002f44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002f48:	f7fd f99a 	bl	8000280 <__aeabi_uldivmod>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	460b      	mov	r3, r1
 8002f50:	4b60      	ldr	r3, [pc, #384]	@ (80030d4 <UART_SetConfig+0x4e4>)
 8002f52:	fba3 2302 	umull	r2, r3, r3, r2
 8002f56:	095b      	lsrs	r3, r3, #5
 8002f58:	011c      	lsls	r4, r3, #4
 8002f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002f6c:	4642      	mov	r2, r8
 8002f6e:	464b      	mov	r3, r9
 8002f70:	1891      	adds	r1, r2, r2
 8002f72:	61b9      	str	r1, [r7, #24]
 8002f74:	415b      	adcs	r3, r3
 8002f76:	61fb      	str	r3, [r7, #28]
 8002f78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f7c:	4641      	mov	r1, r8
 8002f7e:	1851      	adds	r1, r2, r1
 8002f80:	6139      	str	r1, [r7, #16]
 8002f82:	4649      	mov	r1, r9
 8002f84:	414b      	adcs	r3, r1
 8002f86:	617b      	str	r3, [r7, #20]
 8002f88:	f04f 0200 	mov.w	r2, #0
 8002f8c:	f04f 0300 	mov.w	r3, #0
 8002f90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f94:	4659      	mov	r1, fp
 8002f96:	00cb      	lsls	r3, r1, #3
 8002f98:	4651      	mov	r1, sl
 8002f9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f9e:	4651      	mov	r1, sl
 8002fa0:	00ca      	lsls	r2, r1, #3
 8002fa2:	4610      	mov	r0, r2
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	4642      	mov	r2, r8
 8002faa:	189b      	adds	r3, r3, r2
 8002fac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002fb0:	464b      	mov	r3, r9
 8002fb2:	460a      	mov	r2, r1
 8002fb4:	eb42 0303 	adc.w	r3, r2, r3
 8002fb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fc6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002fc8:	f04f 0200 	mov.w	r2, #0
 8002fcc:	f04f 0300 	mov.w	r3, #0
 8002fd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002fd4:	4649      	mov	r1, r9
 8002fd6:	008b      	lsls	r3, r1, #2
 8002fd8:	4641      	mov	r1, r8
 8002fda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fde:	4641      	mov	r1, r8
 8002fe0:	008a      	lsls	r2, r1, #2
 8002fe2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002fe6:	f7fd f94b 	bl	8000280 <__aeabi_uldivmod>
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	4611      	mov	r1, r2
 8002ff0:	4b38      	ldr	r3, [pc, #224]	@ (80030d4 <UART_SetConfig+0x4e4>)
 8002ff2:	fba3 2301 	umull	r2, r3, r3, r1
 8002ff6:	095b      	lsrs	r3, r3, #5
 8002ff8:	2264      	movs	r2, #100	@ 0x64
 8002ffa:	fb02 f303 	mul.w	r3, r2, r3
 8002ffe:	1acb      	subs	r3, r1, r3
 8003000:	011b      	lsls	r3, r3, #4
 8003002:	3332      	adds	r3, #50	@ 0x32
 8003004:	4a33      	ldr	r2, [pc, #204]	@ (80030d4 <UART_SetConfig+0x4e4>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003010:	441c      	add	r4, r3
 8003012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003016:	2200      	movs	r2, #0
 8003018:	673b      	str	r3, [r7, #112]	@ 0x70
 800301a:	677a      	str	r2, [r7, #116]	@ 0x74
 800301c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003020:	4642      	mov	r2, r8
 8003022:	464b      	mov	r3, r9
 8003024:	1891      	adds	r1, r2, r2
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	415b      	adcs	r3, r3
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003030:	4641      	mov	r1, r8
 8003032:	1851      	adds	r1, r2, r1
 8003034:	6039      	str	r1, [r7, #0]
 8003036:	4649      	mov	r1, r9
 8003038:	414b      	adcs	r3, r1
 800303a:	607b      	str	r3, [r7, #4]
 800303c:	f04f 0200 	mov.w	r2, #0
 8003040:	f04f 0300 	mov.w	r3, #0
 8003044:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003048:	4659      	mov	r1, fp
 800304a:	00cb      	lsls	r3, r1, #3
 800304c:	4651      	mov	r1, sl
 800304e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003052:	4651      	mov	r1, sl
 8003054:	00ca      	lsls	r2, r1, #3
 8003056:	4610      	mov	r0, r2
 8003058:	4619      	mov	r1, r3
 800305a:	4603      	mov	r3, r0
 800305c:	4642      	mov	r2, r8
 800305e:	189b      	adds	r3, r3, r2
 8003060:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003062:	464b      	mov	r3, r9
 8003064:	460a      	mov	r2, r1
 8003066:	eb42 0303 	adc.w	r3, r2, r3
 800306a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800306c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	663b      	str	r3, [r7, #96]	@ 0x60
 8003076:	667a      	str	r2, [r7, #100]	@ 0x64
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003084:	4649      	mov	r1, r9
 8003086:	008b      	lsls	r3, r1, #2
 8003088:	4641      	mov	r1, r8
 800308a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800308e:	4641      	mov	r1, r8
 8003090:	008a      	lsls	r2, r1, #2
 8003092:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003096:	f7fd f8f3 	bl	8000280 <__aeabi_uldivmod>
 800309a:	4602      	mov	r2, r0
 800309c:	460b      	mov	r3, r1
 800309e:	4b0d      	ldr	r3, [pc, #52]	@ (80030d4 <UART_SetConfig+0x4e4>)
 80030a0:	fba3 1302 	umull	r1, r3, r3, r2
 80030a4:	095b      	lsrs	r3, r3, #5
 80030a6:	2164      	movs	r1, #100	@ 0x64
 80030a8:	fb01 f303 	mul.w	r3, r1, r3
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	3332      	adds	r3, #50	@ 0x32
 80030b2:	4a08      	ldr	r2, [pc, #32]	@ (80030d4 <UART_SetConfig+0x4e4>)
 80030b4:	fba2 2303 	umull	r2, r3, r2, r3
 80030b8:	095b      	lsrs	r3, r3, #5
 80030ba:	f003 020f 	and.w	r2, r3, #15
 80030be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4422      	add	r2, r4
 80030c6:	609a      	str	r2, [r3, #8]
}
 80030c8:	bf00      	nop
 80030ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80030ce:	46bd      	mov	sp, r7
 80030d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030d4:	51eb851f 	.word	0x51eb851f

080030d8 <siprintf>:
 80030d8:	b40e      	push	{r1, r2, r3}
 80030da:	b500      	push	{lr}
 80030dc:	b09c      	sub	sp, #112	@ 0x70
 80030de:	ab1d      	add	r3, sp, #116	@ 0x74
 80030e0:	9002      	str	r0, [sp, #8]
 80030e2:	9006      	str	r0, [sp, #24]
 80030e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80030e8:	4809      	ldr	r0, [pc, #36]	@ (8003110 <siprintf+0x38>)
 80030ea:	9107      	str	r1, [sp, #28]
 80030ec:	9104      	str	r1, [sp, #16]
 80030ee:	4909      	ldr	r1, [pc, #36]	@ (8003114 <siprintf+0x3c>)
 80030f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80030f4:	9105      	str	r1, [sp, #20]
 80030f6:	6800      	ldr	r0, [r0, #0]
 80030f8:	9301      	str	r3, [sp, #4]
 80030fa:	a902      	add	r1, sp, #8
 80030fc:	f000 f994 	bl	8003428 <_svfiprintf_r>
 8003100:	9b02      	ldr	r3, [sp, #8]
 8003102:	2200      	movs	r2, #0
 8003104:	701a      	strb	r2, [r3, #0]
 8003106:	b01c      	add	sp, #112	@ 0x70
 8003108:	f85d eb04 	ldr.w	lr, [sp], #4
 800310c:	b003      	add	sp, #12
 800310e:	4770      	bx	lr
 8003110:	2000000c 	.word	0x2000000c
 8003114:	ffff0208 	.word	0xffff0208

08003118 <memset>:
 8003118:	4402      	add	r2, r0
 800311a:	4603      	mov	r3, r0
 800311c:	4293      	cmp	r3, r2
 800311e:	d100      	bne.n	8003122 <memset+0xa>
 8003120:	4770      	bx	lr
 8003122:	f803 1b01 	strb.w	r1, [r3], #1
 8003126:	e7f9      	b.n	800311c <memset+0x4>

08003128 <__errno>:
 8003128:	4b01      	ldr	r3, [pc, #4]	@ (8003130 <__errno+0x8>)
 800312a:	6818      	ldr	r0, [r3, #0]
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	2000000c 	.word	0x2000000c

08003134 <__libc_init_array>:
 8003134:	b570      	push	{r4, r5, r6, lr}
 8003136:	4d0d      	ldr	r5, [pc, #52]	@ (800316c <__libc_init_array+0x38>)
 8003138:	4c0d      	ldr	r4, [pc, #52]	@ (8003170 <__libc_init_array+0x3c>)
 800313a:	1b64      	subs	r4, r4, r5
 800313c:	10a4      	asrs	r4, r4, #2
 800313e:	2600      	movs	r6, #0
 8003140:	42a6      	cmp	r6, r4
 8003142:	d109      	bne.n	8003158 <__libc_init_array+0x24>
 8003144:	4d0b      	ldr	r5, [pc, #44]	@ (8003174 <__libc_init_array+0x40>)
 8003146:	4c0c      	ldr	r4, [pc, #48]	@ (8003178 <__libc_init_array+0x44>)
 8003148:	f000 fc66 	bl	8003a18 <_init>
 800314c:	1b64      	subs	r4, r4, r5
 800314e:	10a4      	asrs	r4, r4, #2
 8003150:	2600      	movs	r6, #0
 8003152:	42a6      	cmp	r6, r4
 8003154:	d105      	bne.n	8003162 <__libc_init_array+0x2e>
 8003156:	bd70      	pop	{r4, r5, r6, pc}
 8003158:	f855 3b04 	ldr.w	r3, [r5], #4
 800315c:	4798      	blx	r3
 800315e:	3601      	adds	r6, #1
 8003160:	e7ee      	b.n	8003140 <__libc_init_array+0xc>
 8003162:	f855 3b04 	ldr.w	r3, [r5], #4
 8003166:	4798      	blx	r3
 8003168:	3601      	adds	r6, #1
 800316a:	e7f2      	b.n	8003152 <__libc_init_array+0x1e>
 800316c:	08003ab4 	.word	0x08003ab4
 8003170:	08003ab4 	.word	0x08003ab4
 8003174:	08003ab4 	.word	0x08003ab4
 8003178:	08003ab8 	.word	0x08003ab8

0800317c <__retarget_lock_acquire_recursive>:
 800317c:	4770      	bx	lr

0800317e <__retarget_lock_release_recursive>:
 800317e:	4770      	bx	lr

08003180 <_free_r>:
 8003180:	b538      	push	{r3, r4, r5, lr}
 8003182:	4605      	mov	r5, r0
 8003184:	2900      	cmp	r1, #0
 8003186:	d041      	beq.n	800320c <_free_r+0x8c>
 8003188:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800318c:	1f0c      	subs	r4, r1, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	bfb8      	it	lt
 8003192:	18e4      	addlt	r4, r4, r3
 8003194:	f000 f8e0 	bl	8003358 <__malloc_lock>
 8003198:	4a1d      	ldr	r2, [pc, #116]	@ (8003210 <_free_r+0x90>)
 800319a:	6813      	ldr	r3, [r2, #0]
 800319c:	b933      	cbnz	r3, 80031ac <_free_r+0x2c>
 800319e:	6063      	str	r3, [r4, #4]
 80031a0:	6014      	str	r4, [r2, #0]
 80031a2:	4628      	mov	r0, r5
 80031a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031a8:	f000 b8dc 	b.w	8003364 <__malloc_unlock>
 80031ac:	42a3      	cmp	r3, r4
 80031ae:	d908      	bls.n	80031c2 <_free_r+0x42>
 80031b0:	6820      	ldr	r0, [r4, #0]
 80031b2:	1821      	adds	r1, r4, r0
 80031b4:	428b      	cmp	r3, r1
 80031b6:	bf01      	itttt	eq
 80031b8:	6819      	ldreq	r1, [r3, #0]
 80031ba:	685b      	ldreq	r3, [r3, #4]
 80031bc:	1809      	addeq	r1, r1, r0
 80031be:	6021      	streq	r1, [r4, #0]
 80031c0:	e7ed      	b.n	800319e <_free_r+0x1e>
 80031c2:	461a      	mov	r2, r3
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	b10b      	cbz	r3, 80031cc <_free_r+0x4c>
 80031c8:	42a3      	cmp	r3, r4
 80031ca:	d9fa      	bls.n	80031c2 <_free_r+0x42>
 80031cc:	6811      	ldr	r1, [r2, #0]
 80031ce:	1850      	adds	r0, r2, r1
 80031d0:	42a0      	cmp	r0, r4
 80031d2:	d10b      	bne.n	80031ec <_free_r+0x6c>
 80031d4:	6820      	ldr	r0, [r4, #0]
 80031d6:	4401      	add	r1, r0
 80031d8:	1850      	adds	r0, r2, r1
 80031da:	4283      	cmp	r3, r0
 80031dc:	6011      	str	r1, [r2, #0]
 80031de:	d1e0      	bne.n	80031a2 <_free_r+0x22>
 80031e0:	6818      	ldr	r0, [r3, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	6053      	str	r3, [r2, #4]
 80031e6:	4408      	add	r0, r1
 80031e8:	6010      	str	r0, [r2, #0]
 80031ea:	e7da      	b.n	80031a2 <_free_r+0x22>
 80031ec:	d902      	bls.n	80031f4 <_free_r+0x74>
 80031ee:	230c      	movs	r3, #12
 80031f0:	602b      	str	r3, [r5, #0]
 80031f2:	e7d6      	b.n	80031a2 <_free_r+0x22>
 80031f4:	6820      	ldr	r0, [r4, #0]
 80031f6:	1821      	adds	r1, r4, r0
 80031f8:	428b      	cmp	r3, r1
 80031fa:	bf04      	itt	eq
 80031fc:	6819      	ldreq	r1, [r3, #0]
 80031fe:	685b      	ldreq	r3, [r3, #4]
 8003200:	6063      	str	r3, [r4, #4]
 8003202:	bf04      	itt	eq
 8003204:	1809      	addeq	r1, r1, r0
 8003206:	6021      	streq	r1, [r4, #0]
 8003208:	6054      	str	r4, [r2, #4]
 800320a:	e7ca      	b.n	80031a2 <_free_r+0x22>
 800320c:	bd38      	pop	{r3, r4, r5, pc}
 800320e:	bf00      	nop
 8003210:	20000264 	.word	0x20000264

08003214 <sbrk_aligned>:
 8003214:	b570      	push	{r4, r5, r6, lr}
 8003216:	4e0f      	ldr	r6, [pc, #60]	@ (8003254 <sbrk_aligned+0x40>)
 8003218:	460c      	mov	r4, r1
 800321a:	6831      	ldr	r1, [r6, #0]
 800321c:	4605      	mov	r5, r0
 800321e:	b911      	cbnz	r1, 8003226 <sbrk_aligned+0x12>
 8003220:	f000 fba6 	bl	8003970 <_sbrk_r>
 8003224:	6030      	str	r0, [r6, #0]
 8003226:	4621      	mov	r1, r4
 8003228:	4628      	mov	r0, r5
 800322a:	f000 fba1 	bl	8003970 <_sbrk_r>
 800322e:	1c43      	adds	r3, r0, #1
 8003230:	d103      	bne.n	800323a <sbrk_aligned+0x26>
 8003232:	f04f 34ff 	mov.w	r4, #4294967295
 8003236:	4620      	mov	r0, r4
 8003238:	bd70      	pop	{r4, r5, r6, pc}
 800323a:	1cc4      	adds	r4, r0, #3
 800323c:	f024 0403 	bic.w	r4, r4, #3
 8003240:	42a0      	cmp	r0, r4
 8003242:	d0f8      	beq.n	8003236 <sbrk_aligned+0x22>
 8003244:	1a21      	subs	r1, r4, r0
 8003246:	4628      	mov	r0, r5
 8003248:	f000 fb92 	bl	8003970 <_sbrk_r>
 800324c:	3001      	adds	r0, #1
 800324e:	d1f2      	bne.n	8003236 <sbrk_aligned+0x22>
 8003250:	e7ef      	b.n	8003232 <sbrk_aligned+0x1e>
 8003252:	bf00      	nop
 8003254:	20000260 	.word	0x20000260

08003258 <_malloc_r>:
 8003258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800325c:	1ccd      	adds	r5, r1, #3
 800325e:	f025 0503 	bic.w	r5, r5, #3
 8003262:	3508      	adds	r5, #8
 8003264:	2d0c      	cmp	r5, #12
 8003266:	bf38      	it	cc
 8003268:	250c      	movcc	r5, #12
 800326a:	2d00      	cmp	r5, #0
 800326c:	4606      	mov	r6, r0
 800326e:	db01      	blt.n	8003274 <_malloc_r+0x1c>
 8003270:	42a9      	cmp	r1, r5
 8003272:	d904      	bls.n	800327e <_malloc_r+0x26>
 8003274:	230c      	movs	r3, #12
 8003276:	6033      	str	r3, [r6, #0]
 8003278:	2000      	movs	r0, #0
 800327a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800327e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003354 <_malloc_r+0xfc>
 8003282:	f000 f869 	bl	8003358 <__malloc_lock>
 8003286:	f8d8 3000 	ldr.w	r3, [r8]
 800328a:	461c      	mov	r4, r3
 800328c:	bb44      	cbnz	r4, 80032e0 <_malloc_r+0x88>
 800328e:	4629      	mov	r1, r5
 8003290:	4630      	mov	r0, r6
 8003292:	f7ff ffbf 	bl	8003214 <sbrk_aligned>
 8003296:	1c43      	adds	r3, r0, #1
 8003298:	4604      	mov	r4, r0
 800329a:	d158      	bne.n	800334e <_malloc_r+0xf6>
 800329c:	f8d8 4000 	ldr.w	r4, [r8]
 80032a0:	4627      	mov	r7, r4
 80032a2:	2f00      	cmp	r7, #0
 80032a4:	d143      	bne.n	800332e <_malloc_r+0xd6>
 80032a6:	2c00      	cmp	r4, #0
 80032a8:	d04b      	beq.n	8003342 <_malloc_r+0xea>
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	4639      	mov	r1, r7
 80032ae:	4630      	mov	r0, r6
 80032b0:	eb04 0903 	add.w	r9, r4, r3
 80032b4:	f000 fb5c 	bl	8003970 <_sbrk_r>
 80032b8:	4581      	cmp	r9, r0
 80032ba:	d142      	bne.n	8003342 <_malloc_r+0xea>
 80032bc:	6821      	ldr	r1, [r4, #0]
 80032be:	1a6d      	subs	r5, r5, r1
 80032c0:	4629      	mov	r1, r5
 80032c2:	4630      	mov	r0, r6
 80032c4:	f7ff ffa6 	bl	8003214 <sbrk_aligned>
 80032c8:	3001      	adds	r0, #1
 80032ca:	d03a      	beq.n	8003342 <_malloc_r+0xea>
 80032cc:	6823      	ldr	r3, [r4, #0]
 80032ce:	442b      	add	r3, r5
 80032d0:	6023      	str	r3, [r4, #0]
 80032d2:	f8d8 3000 	ldr.w	r3, [r8]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	bb62      	cbnz	r2, 8003334 <_malloc_r+0xdc>
 80032da:	f8c8 7000 	str.w	r7, [r8]
 80032de:	e00f      	b.n	8003300 <_malloc_r+0xa8>
 80032e0:	6822      	ldr	r2, [r4, #0]
 80032e2:	1b52      	subs	r2, r2, r5
 80032e4:	d420      	bmi.n	8003328 <_malloc_r+0xd0>
 80032e6:	2a0b      	cmp	r2, #11
 80032e8:	d917      	bls.n	800331a <_malloc_r+0xc2>
 80032ea:	1961      	adds	r1, r4, r5
 80032ec:	42a3      	cmp	r3, r4
 80032ee:	6025      	str	r5, [r4, #0]
 80032f0:	bf18      	it	ne
 80032f2:	6059      	strne	r1, [r3, #4]
 80032f4:	6863      	ldr	r3, [r4, #4]
 80032f6:	bf08      	it	eq
 80032f8:	f8c8 1000 	streq.w	r1, [r8]
 80032fc:	5162      	str	r2, [r4, r5]
 80032fe:	604b      	str	r3, [r1, #4]
 8003300:	4630      	mov	r0, r6
 8003302:	f000 f82f 	bl	8003364 <__malloc_unlock>
 8003306:	f104 000b 	add.w	r0, r4, #11
 800330a:	1d23      	adds	r3, r4, #4
 800330c:	f020 0007 	bic.w	r0, r0, #7
 8003310:	1ac2      	subs	r2, r0, r3
 8003312:	bf1c      	itt	ne
 8003314:	1a1b      	subne	r3, r3, r0
 8003316:	50a3      	strne	r3, [r4, r2]
 8003318:	e7af      	b.n	800327a <_malloc_r+0x22>
 800331a:	6862      	ldr	r2, [r4, #4]
 800331c:	42a3      	cmp	r3, r4
 800331e:	bf0c      	ite	eq
 8003320:	f8c8 2000 	streq.w	r2, [r8]
 8003324:	605a      	strne	r2, [r3, #4]
 8003326:	e7eb      	b.n	8003300 <_malloc_r+0xa8>
 8003328:	4623      	mov	r3, r4
 800332a:	6864      	ldr	r4, [r4, #4]
 800332c:	e7ae      	b.n	800328c <_malloc_r+0x34>
 800332e:	463c      	mov	r4, r7
 8003330:	687f      	ldr	r7, [r7, #4]
 8003332:	e7b6      	b.n	80032a2 <_malloc_r+0x4a>
 8003334:	461a      	mov	r2, r3
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	42a3      	cmp	r3, r4
 800333a:	d1fb      	bne.n	8003334 <_malloc_r+0xdc>
 800333c:	2300      	movs	r3, #0
 800333e:	6053      	str	r3, [r2, #4]
 8003340:	e7de      	b.n	8003300 <_malloc_r+0xa8>
 8003342:	230c      	movs	r3, #12
 8003344:	6033      	str	r3, [r6, #0]
 8003346:	4630      	mov	r0, r6
 8003348:	f000 f80c 	bl	8003364 <__malloc_unlock>
 800334c:	e794      	b.n	8003278 <_malloc_r+0x20>
 800334e:	6005      	str	r5, [r0, #0]
 8003350:	e7d6      	b.n	8003300 <_malloc_r+0xa8>
 8003352:	bf00      	nop
 8003354:	20000264 	.word	0x20000264

08003358 <__malloc_lock>:
 8003358:	4801      	ldr	r0, [pc, #4]	@ (8003360 <__malloc_lock+0x8>)
 800335a:	f7ff bf0f 	b.w	800317c <__retarget_lock_acquire_recursive>
 800335e:	bf00      	nop
 8003360:	2000025c 	.word	0x2000025c

08003364 <__malloc_unlock>:
 8003364:	4801      	ldr	r0, [pc, #4]	@ (800336c <__malloc_unlock+0x8>)
 8003366:	f7ff bf0a 	b.w	800317e <__retarget_lock_release_recursive>
 800336a:	bf00      	nop
 800336c:	2000025c 	.word	0x2000025c

08003370 <__ssputs_r>:
 8003370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003374:	688e      	ldr	r6, [r1, #8]
 8003376:	461f      	mov	r7, r3
 8003378:	42be      	cmp	r6, r7
 800337a:	680b      	ldr	r3, [r1, #0]
 800337c:	4682      	mov	sl, r0
 800337e:	460c      	mov	r4, r1
 8003380:	4690      	mov	r8, r2
 8003382:	d82d      	bhi.n	80033e0 <__ssputs_r+0x70>
 8003384:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003388:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800338c:	d026      	beq.n	80033dc <__ssputs_r+0x6c>
 800338e:	6965      	ldr	r5, [r4, #20]
 8003390:	6909      	ldr	r1, [r1, #16]
 8003392:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003396:	eba3 0901 	sub.w	r9, r3, r1
 800339a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800339e:	1c7b      	adds	r3, r7, #1
 80033a0:	444b      	add	r3, r9
 80033a2:	106d      	asrs	r5, r5, #1
 80033a4:	429d      	cmp	r5, r3
 80033a6:	bf38      	it	cc
 80033a8:	461d      	movcc	r5, r3
 80033aa:	0553      	lsls	r3, r2, #21
 80033ac:	d527      	bpl.n	80033fe <__ssputs_r+0x8e>
 80033ae:	4629      	mov	r1, r5
 80033b0:	f7ff ff52 	bl	8003258 <_malloc_r>
 80033b4:	4606      	mov	r6, r0
 80033b6:	b360      	cbz	r0, 8003412 <__ssputs_r+0xa2>
 80033b8:	6921      	ldr	r1, [r4, #16]
 80033ba:	464a      	mov	r2, r9
 80033bc:	f000 fae8 	bl	8003990 <memcpy>
 80033c0:	89a3      	ldrh	r3, [r4, #12]
 80033c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80033c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033ca:	81a3      	strh	r3, [r4, #12]
 80033cc:	6126      	str	r6, [r4, #16]
 80033ce:	6165      	str	r5, [r4, #20]
 80033d0:	444e      	add	r6, r9
 80033d2:	eba5 0509 	sub.w	r5, r5, r9
 80033d6:	6026      	str	r6, [r4, #0]
 80033d8:	60a5      	str	r5, [r4, #8]
 80033da:	463e      	mov	r6, r7
 80033dc:	42be      	cmp	r6, r7
 80033de:	d900      	bls.n	80033e2 <__ssputs_r+0x72>
 80033e0:	463e      	mov	r6, r7
 80033e2:	6820      	ldr	r0, [r4, #0]
 80033e4:	4632      	mov	r2, r6
 80033e6:	4641      	mov	r1, r8
 80033e8:	f000 faa8 	bl	800393c <memmove>
 80033ec:	68a3      	ldr	r3, [r4, #8]
 80033ee:	1b9b      	subs	r3, r3, r6
 80033f0:	60a3      	str	r3, [r4, #8]
 80033f2:	6823      	ldr	r3, [r4, #0]
 80033f4:	4433      	add	r3, r6
 80033f6:	6023      	str	r3, [r4, #0]
 80033f8:	2000      	movs	r0, #0
 80033fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033fe:	462a      	mov	r2, r5
 8003400:	f000 fad4 	bl	80039ac <_realloc_r>
 8003404:	4606      	mov	r6, r0
 8003406:	2800      	cmp	r0, #0
 8003408:	d1e0      	bne.n	80033cc <__ssputs_r+0x5c>
 800340a:	6921      	ldr	r1, [r4, #16]
 800340c:	4650      	mov	r0, sl
 800340e:	f7ff feb7 	bl	8003180 <_free_r>
 8003412:	230c      	movs	r3, #12
 8003414:	f8ca 3000 	str.w	r3, [sl]
 8003418:	89a3      	ldrh	r3, [r4, #12]
 800341a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800341e:	81a3      	strh	r3, [r4, #12]
 8003420:	f04f 30ff 	mov.w	r0, #4294967295
 8003424:	e7e9      	b.n	80033fa <__ssputs_r+0x8a>
	...

08003428 <_svfiprintf_r>:
 8003428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800342c:	4698      	mov	r8, r3
 800342e:	898b      	ldrh	r3, [r1, #12]
 8003430:	061b      	lsls	r3, r3, #24
 8003432:	b09d      	sub	sp, #116	@ 0x74
 8003434:	4607      	mov	r7, r0
 8003436:	460d      	mov	r5, r1
 8003438:	4614      	mov	r4, r2
 800343a:	d510      	bpl.n	800345e <_svfiprintf_r+0x36>
 800343c:	690b      	ldr	r3, [r1, #16]
 800343e:	b973      	cbnz	r3, 800345e <_svfiprintf_r+0x36>
 8003440:	2140      	movs	r1, #64	@ 0x40
 8003442:	f7ff ff09 	bl	8003258 <_malloc_r>
 8003446:	6028      	str	r0, [r5, #0]
 8003448:	6128      	str	r0, [r5, #16]
 800344a:	b930      	cbnz	r0, 800345a <_svfiprintf_r+0x32>
 800344c:	230c      	movs	r3, #12
 800344e:	603b      	str	r3, [r7, #0]
 8003450:	f04f 30ff 	mov.w	r0, #4294967295
 8003454:	b01d      	add	sp, #116	@ 0x74
 8003456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800345a:	2340      	movs	r3, #64	@ 0x40
 800345c:	616b      	str	r3, [r5, #20]
 800345e:	2300      	movs	r3, #0
 8003460:	9309      	str	r3, [sp, #36]	@ 0x24
 8003462:	2320      	movs	r3, #32
 8003464:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003468:	f8cd 800c 	str.w	r8, [sp, #12]
 800346c:	2330      	movs	r3, #48	@ 0x30
 800346e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800360c <_svfiprintf_r+0x1e4>
 8003472:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003476:	f04f 0901 	mov.w	r9, #1
 800347a:	4623      	mov	r3, r4
 800347c:	469a      	mov	sl, r3
 800347e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003482:	b10a      	cbz	r2, 8003488 <_svfiprintf_r+0x60>
 8003484:	2a25      	cmp	r2, #37	@ 0x25
 8003486:	d1f9      	bne.n	800347c <_svfiprintf_r+0x54>
 8003488:	ebba 0b04 	subs.w	fp, sl, r4
 800348c:	d00b      	beq.n	80034a6 <_svfiprintf_r+0x7e>
 800348e:	465b      	mov	r3, fp
 8003490:	4622      	mov	r2, r4
 8003492:	4629      	mov	r1, r5
 8003494:	4638      	mov	r0, r7
 8003496:	f7ff ff6b 	bl	8003370 <__ssputs_r>
 800349a:	3001      	adds	r0, #1
 800349c:	f000 80a7 	beq.w	80035ee <_svfiprintf_r+0x1c6>
 80034a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80034a2:	445a      	add	r2, fp
 80034a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80034a6:	f89a 3000 	ldrb.w	r3, [sl]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f000 809f 	beq.w	80035ee <_svfiprintf_r+0x1c6>
 80034b0:	2300      	movs	r3, #0
 80034b2:	f04f 32ff 	mov.w	r2, #4294967295
 80034b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80034ba:	f10a 0a01 	add.w	sl, sl, #1
 80034be:	9304      	str	r3, [sp, #16]
 80034c0:	9307      	str	r3, [sp, #28]
 80034c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80034c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80034c8:	4654      	mov	r4, sl
 80034ca:	2205      	movs	r2, #5
 80034cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034d0:	484e      	ldr	r0, [pc, #312]	@ (800360c <_svfiprintf_r+0x1e4>)
 80034d2:	f7fc fe85 	bl	80001e0 <memchr>
 80034d6:	9a04      	ldr	r2, [sp, #16]
 80034d8:	b9d8      	cbnz	r0, 8003512 <_svfiprintf_r+0xea>
 80034da:	06d0      	lsls	r0, r2, #27
 80034dc:	bf44      	itt	mi
 80034de:	2320      	movmi	r3, #32
 80034e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034e4:	0711      	lsls	r1, r2, #28
 80034e6:	bf44      	itt	mi
 80034e8:	232b      	movmi	r3, #43	@ 0x2b
 80034ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034ee:	f89a 3000 	ldrb.w	r3, [sl]
 80034f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80034f4:	d015      	beq.n	8003522 <_svfiprintf_r+0xfa>
 80034f6:	9a07      	ldr	r2, [sp, #28]
 80034f8:	4654      	mov	r4, sl
 80034fa:	2000      	movs	r0, #0
 80034fc:	f04f 0c0a 	mov.w	ip, #10
 8003500:	4621      	mov	r1, r4
 8003502:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003506:	3b30      	subs	r3, #48	@ 0x30
 8003508:	2b09      	cmp	r3, #9
 800350a:	d94b      	bls.n	80035a4 <_svfiprintf_r+0x17c>
 800350c:	b1b0      	cbz	r0, 800353c <_svfiprintf_r+0x114>
 800350e:	9207      	str	r2, [sp, #28]
 8003510:	e014      	b.n	800353c <_svfiprintf_r+0x114>
 8003512:	eba0 0308 	sub.w	r3, r0, r8
 8003516:	fa09 f303 	lsl.w	r3, r9, r3
 800351a:	4313      	orrs	r3, r2
 800351c:	9304      	str	r3, [sp, #16]
 800351e:	46a2      	mov	sl, r4
 8003520:	e7d2      	b.n	80034c8 <_svfiprintf_r+0xa0>
 8003522:	9b03      	ldr	r3, [sp, #12]
 8003524:	1d19      	adds	r1, r3, #4
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	9103      	str	r1, [sp, #12]
 800352a:	2b00      	cmp	r3, #0
 800352c:	bfbb      	ittet	lt
 800352e:	425b      	neglt	r3, r3
 8003530:	f042 0202 	orrlt.w	r2, r2, #2
 8003534:	9307      	strge	r3, [sp, #28]
 8003536:	9307      	strlt	r3, [sp, #28]
 8003538:	bfb8      	it	lt
 800353a:	9204      	strlt	r2, [sp, #16]
 800353c:	7823      	ldrb	r3, [r4, #0]
 800353e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003540:	d10a      	bne.n	8003558 <_svfiprintf_r+0x130>
 8003542:	7863      	ldrb	r3, [r4, #1]
 8003544:	2b2a      	cmp	r3, #42	@ 0x2a
 8003546:	d132      	bne.n	80035ae <_svfiprintf_r+0x186>
 8003548:	9b03      	ldr	r3, [sp, #12]
 800354a:	1d1a      	adds	r2, r3, #4
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	9203      	str	r2, [sp, #12]
 8003550:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003554:	3402      	adds	r4, #2
 8003556:	9305      	str	r3, [sp, #20]
 8003558:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800361c <_svfiprintf_r+0x1f4>
 800355c:	7821      	ldrb	r1, [r4, #0]
 800355e:	2203      	movs	r2, #3
 8003560:	4650      	mov	r0, sl
 8003562:	f7fc fe3d 	bl	80001e0 <memchr>
 8003566:	b138      	cbz	r0, 8003578 <_svfiprintf_r+0x150>
 8003568:	9b04      	ldr	r3, [sp, #16]
 800356a:	eba0 000a 	sub.w	r0, r0, sl
 800356e:	2240      	movs	r2, #64	@ 0x40
 8003570:	4082      	lsls	r2, r0
 8003572:	4313      	orrs	r3, r2
 8003574:	3401      	adds	r4, #1
 8003576:	9304      	str	r3, [sp, #16]
 8003578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800357c:	4824      	ldr	r0, [pc, #144]	@ (8003610 <_svfiprintf_r+0x1e8>)
 800357e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003582:	2206      	movs	r2, #6
 8003584:	f7fc fe2c 	bl	80001e0 <memchr>
 8003588:	2800      	cmp	r0, #0
 800358a:	d036      	beq.n	80035fa <_svfiprintf_r+0x1d2>
 800358c:	4b21      	ldr	r3, [pc, #132]	@ (8003614 <_svfiprintf_r+0x1ec>)
 800358e:	bb1b      	cbnz	r3, 80035d8 <_svfiprintf_r+0x1b0>
 8003590:	9b03      	ldr	r3, [sp, #12]
 8003592:	3307      	adds	r3, #7
 8003594:	f023 0307 	bic.w	r3, r3, #7
 8003598:	3308      	adds	r3, #8
 800359a:	9303      	str	r3, [sp, #12]
 800359c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800359e:	4433      	add	r3, r6
 80035a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80035a2:	e76a      	b.n	800347a <_svfiprintf_r+0x52>
 80035a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80035a8:	460c      	mov	r4, r1
 80035aa:	2001      	movs	r0, #1
 80035ac:	e7a8      	b.n	8003500 <_svfiprintf_r+0xd8>
 80035ae:	2300      	movs	r3, #0
 80035b0:	3401      	adds	r4, #1
 80035b2:	9305      	str	r3, [sp, #20]
 80035b4:	4619      	mov	r1, r3
 80035b6:	f04f 0c0a 	mov.w	ip, #10
 80035ba:	4620      	mov	r0, r4
 80035bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80035c0:	3a30      	subs	r2, #48	@ 0x30
 80035c2:	2a09      	cmp	r2, #9
 80035c4:	d903      	bls.n	80035ce <_svfiprintf_r+0x1a6>
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0c6      	beq.n	8003558 <_svfiprintf_r+0x130>
 80035ca:	9105      	str	r1, [sp, #20]
 80035cc:	e7c4      	b.n	8003558 <_svfiprintf_r+0x130>
 80035ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80035d2:	4604      	mov	r4, r0
 80035d4:	2301      	movs	r3, #1
 80035d6:	e7f0      	b.n	80035ba <_svfiprintf_r+0x192>
 80035d8:	ab03      	add	r3, sp, #12
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	462a      	mov	r2, r5
 80035de:	4b0e      	ldr	r3, [pc, #56]	@ (8003618 <_svfiprintf_r+0x1f0>)
 80035e0:	a904      	add	r1, sp, #16
 80035e2:	4638      	mov	r0, r7
 80035e4:	f3af 8000 	nop.w
 80035e8:	1c42      	adds	r2, r0, #1
 80035ea:	4606      	mov	r6, r0
 80035ec:	d1d6      	bne.n	800359c <_svfiprintf_r+0x174>
 80035ee:	89ab      	ldrh	r3, [r5, #12]
 80035f0:	065b      	lsls	r3, r3, #25
 80035f2:	f53f af2d 	bmi.w	8003450 <_svfiprintf_r+0x28>
 80035f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80035f8:	e72c      	b.n	8003454 <_svfiprintf_r+0x2c>
 80035fa:	ab03      	add	r3, sp, #12
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	462a      	mov	r2, r5
 8003600:	4b05      	ldr	r3, [pc, #20]	@ (8003618 <_svfiprintf_r+0x1f0>)
 8003602:	a904      	add	r1, sp, #16
 8003604:	4638      	mov	r0, r7
 8003606:	f000 f879 	bl	80036fc <_printf_i>
 800360a:	e7ed      	b.n	80035e8 <_svfiprintf_r+0x1c0>
 800360c:	08003a78 	.word	0x08003a78
 8003610:	08003a82 	.word	0x08003a82
 8003614:	00000000 	.word	0x00000000
 8003618:	08003371 	.word	0x08003371
 800361c:	08003a7e 	.word	0x08003a7e

08003620 <_printf_common>:
 8003620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003624:	4616      	mov	r6, r2
 8003626:	4698      	mov	r8, r3
 8003628:	688a      	ldr	r2, [r1, #8]
 800362a:	690b      	ldr	r3, [r1, #16]
 800362c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003630:	4293      	cmp	r3, r2
 8003632:	bfb8      	it	lt
 8003634:	4613      	movlt	r3, r2
 8003636:	6033      	str	r3, [r6, #0]
 8003638:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800363c:	4607      	mov	r7, r0
 800363e:	460c      	mov	r4, r1
 8003640:	b10a      	cbz	r2, 8003646 <_printf_common+0x26>
 8003642:	3301      	adds	r3, #1
 8003644:	6033      	str	r3, [r6, #0]
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	0699      	lsls	r1, r3, #26
 800364a:	bf42      	ittt	mi
 800364c:	6833      	ldrmi	r3, [r6, #0]
 800364e:	3302      	addmi	r3, #2
 8003650:	6033      	strmi	r3, [r6, #0]
 8003652:	6825      	ldr	r5, [r4, #0]
 8003654:	f015 0506 	ands.w	r5, r5, #6
 8003658:	d106      	bne.n	8003668 <_printf_common+0x48>
 800365a:	f104 0a19 	add.w	sl, r4, #25
 800365e:	68e3      	ldr	r3, [r4, #12]
 8003660:	6832      	ldr	r2, [r6, #0]
 8003662:	1a9b      	subs	r3, r3, r2
 8003664:	42ab      	cmp	r3, r5
 8003666:	dc26      	bgt.n	80036b6 <_printf_common+0x96>
 8003668:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800366c:	6822      	ldr	r2, [r4, #0]
 800366e:	3b00      	subs	r3, #0
 8003670:	bf18      	it	ne
 8003672:	2301      	movne	r3, #1
 8003674:	0692      	lsls	r2, r2, #26
 8003676:	d42b      	bmi.n	80036d0 <_printf_common+0xb0>
 8003678:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800367c:	4641      	mov	r1, r8
 800367e:	4638      	mov	r0, r7
 8003680:	47c8      	blx	r9
 8003682:	3001      	adds	r0, #1
 8003684:	d01e      	beq.n	80036c4 <_printf_common+0xa4>
 8003686:	6823      	ldr	r3, [r4, #0]
 8003688:	6922      	ldr	r2, [r4, #16]
 800368a:	f003 0306 	and.w	r3, r3, #6
 800368e:	2b04      	cmp	r3, #4
 8003690:	bf02      	ittt	eq
 8003692:	68e5      	ldreq	r5, [r4, #12]
 8003694:	6833      	ldreq	r3, [r6, #0]
 8003696:	1aed      	subeq	r5, r5, r3
 8003698:	68a3      	ldr	r3, [r4, #8]
 800369a:	bf0c      	ite	eq
 800369c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036a0:	2500      	movne	r5, #0
 80036a2:	4293      	cmp	r3, r2
 80036a4:	bfc4      	itt	gt
 80036a6:	1a9b      	subgt	r3, r3, r2
 80036a8:	18ed      	addgt	r5, r5, r3
 80036aa:	2600      	movs	r6, #0
 80036ac:	341a      	adds	r4, #26
 80036ae:	42b5      	cmp	r5, r6
 80036b0:	d11a      	bne.n	80036e8 <_printf_common+0xc8>
 80036b2:	2000      	movs	r0, #0
 80036b4:	e008      	b.n	80036c8 <_printf_common+0xa8>
 80036b6:	2301      	movs	r3, #1
 80036b8:	4652      	mov	r2, sl
 80036ba:	4641      	mov	r1, r8
 80036bc:	4638      	mov	r0, r7
 80036be:	47c8      	blx	r9
 80036c0:	3001      	adds	r0, #1
 80036c2:	d103      	bne.n	80036cc <_printf_common+0xac>
 80036c4:	f04f 30ff 	mov.w	r0, #4294967295
 80036c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036cc:	3501      	adds	r5, #1
 80036ce:	e7c6      	b.n	800365e <_printf_common+0x3e>
 80036d0:	18e1      	adds	r1, r4, r3
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	2030      	movs	r0, #48	@ 0x30
 80036d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80036da:	4422      	add	r2, r4
 80036dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80036e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80036e4:	3302      	adds	r3, #2
 80036e6:	e7c7      	b.n	8003678 <_printf_common+0x58>
 80036e8:	2301      	movs	r3, #1
 80036ea:	4622      	mov	r2, r4
 80036ec:	4641      	mov	r1, r8
 80036ee:	4638      	mov	r0, r7
 80036f0:	47c8      	blx	r9
 80036f2:	3001      	adds	r0, #1
 80036f4:	d0e6      	beq.n	80036c4 <_printf_common+0xa4>
 80036f6:	3601      	adds	r6, #1
 80036f8:	e7d9      	b.n	80036ae <_printf_common+0x8e>
	...

080036fc <_printf_i>:
 80036fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003700:	7e0f      	ldrb	r7, [r1, #24]
 8003702:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003704:	2f78      	cmp	r7, #120	@ 0x78
 8003706:	4691      	mov	r9, r2
 8003708:	4680      	mov	r8, r0
 800370a:	460c      	mov	r4, r1
 800370c:	469a      	mov	sl, r3
 800370e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003712:	d807      	bhi.n	8003724 <_printf_i+0x28>
 8003714:	2f62      	cmp	r7, #98	@ 0x62
 8003716:	d80a      	bhi.n	800372e <_printf_i+0x32>
 8003718:	2f00      	cmp	r7, #0
 800371a:	f000 80d2 	beq.w	80038c2 <_printf_i+0x1c6>
 800371e:	2f58      	cmp	r7, #88	@ 0x58
 8003720:	f000 80b9 	beq.w	8003896 <_printf_i+0x19a>
 8003724:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003728:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800372c:	e03a      	b.n	80037a4 <_printf_i+0xa8>
 800372e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003732:	2b15      	cmp	r3, #21
 8003734:	d8f6      	bhi.n	8003724 <_printf_i+0x28>
 8003736:	a101      	add	r1, pc, #4	@ (adr r1, 800373c <_printf_i+0x40>)
 8003738:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800373c:	08003795 	.word	0x08003795
 8003740:	080037a9 	.word	0x080037a9
 8003744:	08003725 	.word	0x08003725
 8003748:	08003725 	.word	0x08003725
 800374c:	08003725 	.word	0x08003725
 8003750:	08003725 	.word	0x08003725
 8003754:	080037a9 	.word	0x080037a9
 8003758:	08003725 	.word	0x08003725
 800375c:	08003725 	.word	0x08003725
 8003760:	08003725 	.word	0x08003725
 8003764:	08003725 	.word	0x08003725
 8003768:	080038a9 	.word	0x080038a9
 800376c:	080037d3 	.word	0x080037d3
 8003770:	08003863 	.word	0x08003863
 8003774:	08003725 	.word	0x08003725
 8003778:	08003725 	.word	0x08003725
 800377c:	080038cb 	.word	0x080038cb
 8003780:	08003725 	.word	0x08003725
 8003784:	080037d3 	.word	0x080037d3
 8003788:	08003725 	.word	0x08003725
 800378c:	08003725 	.word	0x08003725
 8003790:	0800386b 	.word	0x0800386b
 8003794:	6833      	ldr	r3, [r6, #0]
 8003796:	1d1a      	adds	r2, r3, #4
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6032      	str	r2, [r6, #0]
 800379c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80037a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80037a4:	2301      	movs	r3, #1
 80037a6:	e09d      	b.n	80038e4 <_printf_i+0x1e8>
 80037a8:	6833      	ldr	r3, [r6, #0]
 80037aa:	6820      	ldr	r0, [r4, #0]
 80037ac:	1d19      	adds	r1, r3, #4
 80037ae:	6031      	str	r1, [r6, #0]
 80037b0:	0606      	lsls	r6, r0, #24
 80037b2:	d501      	bpl.n	80037b8 <_printf_i+0xbc>
 80037b4:	681d      	ldr	r5, [r3, #0]
 80037b6:	e003      	b.n	80037c0 <_printf_i+0xc4>
 80037b8:	0645      	lsls	r5, r0, #25
 80037ba:	d5fb      	bpl.n	80037b4 <_printf_i+0xb8>
 80037bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80037c0:	2d00      	cmp	r5, #0
 80037c2:	da03      	bge.n	80037cc <_printf_i+0xd0>
 80037c4:	232d      	movs	r3, #45	@ 0x2d
 80037c6:	426d      	negs	r5, r5
 80037c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037cc:	4859      	ldr	r0, [pc, #356]	@ (8003934 <_printf_i+0x238>)
 80037ce:	230a      	movs	r3, #10
 80037d0:	e011      	b.n	80037f6 <_printf_i+0xfa>
 80037d2:	6821      	ldr	r1, [r4, #0]
 80037d4:	6833      	ldr	r3, [r6, #0]
 80037d6:	0608      	lsls	r0, r1, #24
 80037d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80037dc:	d402      	bmi.n	80037e4 <_printf_i+0xe8>
 80037de:	0649      	lsls	r1, r1, #25
 80037e0:	bf48      	it	mi
 80037e2:	b2ad      	uxthmi	r5, r5
 80037e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80037e6:	4853      	ldr	r0, [pc, #332]	@ (8003934 <_printf_i+0x238>)
 80037e8:	6033      	str	r3, [r6, #0]
 80037ea:	bf14      	ite	ne
 80037ec:	230a      	movne	r3, #10
 80037ee:	2308      	moveq	r3, #8
 80037f0:	2100      	movs	r1, #0
 80037f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80037f6:	6866      	ldr	r6, [r4, #4]
 80037f8:	60a6      	str	r6, [r4, #8]
 80037fa:	2e00      	cmp	r6, #0
 80037fc:	bfa2      	ittt	ge
 80037fe:	6821      	ldrge	r1, [r4, #0]
 8003800:	f021 0104 	bicge.w	r1, r1, #4
 8003804:	6021      	strge	r1, [r4, #0]
 8003806:	b90d      	cbnz	r5, 800380c <_printf_i+0x110>
 8003808:	2e00      	cmp	r6, #0
 800380a:	d04b      	beq.n	80038a4 <_printf_i+0x1a8>
 800380c:	4616      	mov	r6, r2
 800380e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003812:	fb03 5711 	mls	r7, r3, r1, r5
 8003816:	5dc7      	ldrb	r7, [r0, r7]
 8003818:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800381c:	462f      	mov	r7, r5
 800381e:	42bb      	cmp	r3, r7
 8003820:	460d      	mov	r5, r1
 8003822:	d9f4      	bls.n	800380e <_printf_i+0x112>
 8003824:	2b08      	cmp	r3, #8
 8003826:	d10b      	bne.n	8003840 <_printf_i+0x144>
 8003828:	6823      	ldr	r3, [r4, #0]
 800382a:	07df      	lsls	r7, r3, #31
 800382c:	d508      	bpl.n	8003840 <_printf_i+0x144>
 800382e:	6923      	ldr	r3, [r4, #16]
 8003830:	6861      	ldr	r1, [r4, #4]
 8003832:	4299      	cmp	r1, r3
 8003834:	bfde      	ittt	le
 8003836:	2330      	movle	r3, #48	@ 0x30
 8003838:	f806 3c01 	strble.w	r3, [r6, #-1]
 800383c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003840:	1b92      	subs	r2, r2, r6
 8003842:	6122      	str	r2, [r4, #16]
 8003844:	f8cd a000 	str.w	sl, [sp]
 8003848:	464b      	mov	r3, r9
 800384a:	aa03      	add	r2, sp, #12
 800384c:	4621      	mov	r1, r4
 800384e:	4640      	mov	r0, r8
 8003850:	f7ff fee6 	bl	8003620 <_printf_common>
 8003854:	3001      	adds	r0, #1
 8003856:	d14a      	bne.n	80038ee <_printf_i+0x1f2>
 8003858:	f04f 30ff 	mov.w	r0, #4294967295
 800385c:	b004      	add	sp, #16
 800385e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003862:	6823      	ldr	r3, [r4, #0]
 8003864:	f043 0320 	orr.w	r3, r3, #32
 8003868:	6023      	str	r3, [r4, #0]
 800386a:	4833      	ldr	r0, [pc, #204]	@ (8003938 <_printf_i+0x23c>)
 800386c:	2778      	movs	r7, #120	@ 0x78
 800386e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	6831      	ldr	r1, [r6, #0]
 8003876:	061f      	lsls	r7, r3, #24
 8003878:	f851 5b04 	ldr.w	r5, [r1], #4
 800387c:	d402      	bmi.n	8003884 <_printf_i+0x188>
 800387e:	065f      	lsls	r7, r3, #25
 8003880:	bf48      	it	mi
 8003882:	b2ad      	uxthmi	r5, r5
 8003884:	6031      	str	r1, [r6, #0]
 8003886:	07d9      	lsls	r1, r3, #31
 8003888:	bf44      	itt	mi
 800388a:	f043 0320 	orrmi.w	r3, r3, #32
 800388e:	6023      	strmi	r3, [r4, #0]
 8003890:	b11d      	cbz	r5, 800389a <_printf_i+0x19e>
 8003892:	2310      	movs	r3, #16
 8003894:	e7ac      	b.n	80037f0 <_printf_i+0xf4>
 8003896:	4827      	ldr	r0, [pc, #156]	@ (8003934 <_printf_i+0x238>)
 8003898:	e7e9      	b.n	800386e <_printf_i+0x172>
 800389a:	6823      	ldr	r3, [r4, #0]
 800389c:	f023 0320 	bic.w	r3, r3, #32
 80038a0:	6023      	str	r3, [r4, #0]
 80038a2:	e7f6      	b.n	8003892 <_printf_i+0x196>
 80038a4:	4616      	mov	r6, r2
 80038a6:	e7bd      	b.n	8003824 <_printf_i+0x128>
 80038a8:	6833      	ldr	r3, [r6, #0]
 80038aa:	6825      	ldr	r5, [r4, #0]
 80038ac:	6961      	ldr	r1, [r4, #20]
 80038ae:	1d18      	adds	r0, r3, #4
 80038b0:	6030      	str	r0, [r6, #0]
 80038b2:	062e      	lsls	r6, r5, #24
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	d501      	bpl.n	80038bc <_printf_i+0x1c0>
 80038b8:	6019      	str	r1, [r3, #0]
 80038ba:	e002      	b.n	80038c2 <_printf_i+0x1c6>
 80038bc:	0668      	lsls	r0, r5, #25
 80038be:	d5fb      	bpl.n	80038b8 <_printf_i+0x1bc>
 80038c0:	8019      	strh	r1, [r3, #0]
 80038c2:	2300      	movs	r3, #0
 80038c4:	6123      	str	r3, [r4, #16]
 80038c6:	4616      	mov	r6, r2
 80038c8:	e7bc      	b.n	8003844 <_printf_i+0x148>
 80038ca:	6833      	ldr	r3, [r6, #0]
 80038cc:	1d1a      	adds	r2, r3, #4
 80038ce:	6032      	str	r2, [r6, #0]
 80038d0:	681e      	ldr	r6, [r3, #0]
 80038d2:	6862      	ldr	r2, [r4, #4]
 80038d4:	2100      	movs	r1, #0
 80038d6:	4630      	mov	r0, r6
 80038d8:	f7fc fc82 	bl	80001e0 <memchr>
 80038dc:	b108      	cbz	r0, 80038e2 <_printf_i+0x1e6>
 80038de:	1b80      	subs	r0, r0, r6
 80038e0:	6060      	str	r0, [r4, #4]
 80038e2:	6863      	ldr	r3, [r4, #4]
 80038e4:	6123      	str	r3, [r4, #16]
 80038e6:	2300      	movs	r3, #0
 80038e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038ec:	e7aa      	b.n	8003844 <_printf_i+0x148>
 80038ee:	6923      	ldr	r3, [r4, #16]
 80038f0:	4632      	mov	r2, r6
 80038f2:	4649      	mov	r1, r9
 80038f4:	4640      	mov	r0, r8
 80038f6:	47d0      	blx	sl
 80038f8:	3001      	adds	r0, #1
 80038fa:	d0ad      	beq.n	8003858 <_printf_i+0x15c>
 80038fc:	6823      	ldr	r3, [r4, #0]
 80038fe:	079b      	lsls	r3, r3, #30
 8003900:	d413      	bmi.n	800392a <_printf_i+0x22e>
 8003902:	68e0      	ldr	r0, [r4, #12]
 8003904:	9b03      	ldr	r3, [sp, #12]
 8003906:	4298      	cmp	r0, r3
 8003908:	bfb8      	it	lt
 800390a:	4618      	movlt	r0, r3
 800390c:	e7a6      	b.n	800385c <_printf_i+0x160>
 800390e:	2301      	movs	r3, #1
 8003910:	4632      	mov	r2, r6
 8003912:	4649      	mov	r1, r9
 8003914:	4640      	mov	r0, r8
 8003916:	47d0      	blx	sl
 8003918:	3001      	adds	r0, #1
 800391a:	d09d      	beq.n	8003858 <_printf_i+0x15c>
 800391c:	3501      	adds	r5, #1
 800391e:	68e3      	ldr	r3, [r4, #12]
 8003920:	9903      	ldr	r1, [sp, #12]
 8003922:	1a5b      	subs	r3, r3, r1
 8003924:	42ab      	cmp	r3, r5
 8003926:	dcf2      	bgt.n	800390e <_printf_i+0x212>
 8003928:	e7eb      	b.n	8003902 <_printf_i+0x206>
 800392a:	2500      	movs	r5, #0
 800392c:	f104 0619 	add.w	r6, r4, #25
 8003930:	e7f5      	b.n	800391e <_printf_i+0x222>
 8003932:	bf00      	nop
 8003934:	08003a89 	.word	0x08003a89
 8003938:	08003a9a 	.word	0x08003a9a

0800393c <memmove>:
 800393c:	4288      	cmp	r0, r1
 800393e:	b510      	push	{r4, lr}
 8003940:	eb01 0402 	add.w	r4, r1, r2
 8003944:	d902      	bls.n	800394c <memmove+0x10>
 8003946:	4284      	cmp	r4, r0
 8003948:	4623      	mov	r3, r4
 800394a:	d807      	bhi.n	800395c <memmove+0x20>
 800394c:	1e43      	subs	r3, r0, #1
 800394e:	42a1      	cmp	r1, r4
 8003950:	d008      	beq.n	8003964 <memmove+0x28>
 8003952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800395a:	e7f8      	b.n	800394e <memmove+0x12>
 800395c:	4402      	add	r2, r0
 800395e:	4601      	mov	r1, r0
 8003960:	428a      	cmp	r2, r1
 8003962:	d100      	bne.n	8003966 <memmove+0x2a>
 8003964:	bd10      	pop	{r4, pc}
 8003966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800396a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800396e:	e7f7      	b.n	8003960 <memmove+0x24>

08003970 <_sbrk_r>:
 8003970:	b538      	push	{r3, r4, r5, lr}
 8003972:	4d06      	ldr	r5, [pc, #24]	@ (800398c <_sbrk_r+0x1c>)
 8003974:	2300      	movs	r3, #0
 8003976:	4604      	mov	r4, r0
 8003978:	4608      	mov	r0, r1
 800397a:	602b      	str	r3, [r5, #0]
 800397c:	f7fd f9ca 	bl	8000d14 <_sbrk>
 8003980:	1c43      	adds	r3, r0, #1
 8003982:	d102      	bne.n	800398a <_sbrk_r+0x1a>
 8003984:	682b      	ldr	r3, [r5, #0]
 8003986:	b103      	cbz	r3, 800398a <_sbrk_r+0x1a>
 8003988:	6023      	str	r3, [r4, #0]
 800398a:	bd38      	pop	{r3, r4, r5, pc}
 800398c:	20000258 	.word	0x20000258

08003990 <memcpy>:
 8003990:	440a      	add	r2, r1
 8003992:	4291      	cmp	r1, r2
 8003994:	f100 33ff 	add.w	r3, r0, #4294967295
 8003998:	d100      	bne.n	800399c <memcpy+0xc>
 800399a:	4770      	bx	lr
 800399c:	b510      	push	{r4, lr}
 800399e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039a6:	4291      	cmp	r1, r2
 80039a8:	d1f9      	bne.n	800399e <memcpy+0xe>
 80039aa:	bd10      	pop	{r4, pc}

080039ac <_realloc_r>:
 80039ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039b0:	4680      	mov	r8, r0
 80039b2:	4615      	mov	r5, r2
 80039b4:	460c      	mov	r4, r1
 80039b6:	b921      	cbnz	r1, 80039c2 <_realloc_r+0x16>
 80039b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039bc:	4611      	mov	r1, r2
 80039be:	f7ff bc4b 	b.w	8003258 <_malloc_r>
 80039c2:	b92a      	cbnz	r2, 80039d0 <_realloc_r+0x24>
 80039c4:	f7ff fbdc 	bl	8003180 <_free_r>
 80039c8:	2400      	movs	r4, #0
 80039ca:	4620      	mov	r0, r4
 80039cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039d0:	f000 f81a 	bl	8003a08 <_malloc_usable_size_r>
 80039d4:	4285      	cmp	r5, r0
 80039d6:	4606      	mov	r6, r0
 80039d8:	d802      	bhi.n	80039e0 <_realloc_r+0x34>
 80039da:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80039de:	d8f4      	bhi.n	80039ca <_realloc_r+0x1e>
 80039e0:	4629      	mov	r1, r5
 80039e2:	4640      	mov	r0, r8
 80039e4:	f7ff fc38 	bl	8003258 <_malloc_r>
 80039e8:	4607      	mov	r7, r0
 80039ea:	2800      	cmp	r0, #0
 80039ec:	d0ec      	beq.n	80039c8 <_realloc_r+0x1c>
 80039ee:	42b5      	cmp	r5, r6
 80039f0:	462a      	mov	r2, r5
 80039f2:	4621      	mov	r1, r4
 80039f4:	bf28      	it	cs
 80039f6:	4632      	movcs	r2, r6
 80039f8:	f7ff ffca 	bl	8003990 <memcpy>
 80039fc:	4621      	mov	r1, r4
 80039fe:	4640      	mov	r0, r8
 8003a00:	f7ff fbbe 	bl	8003180 <_free_r>
 8003a04:	463c      	mov	r4, r7
 8003a06:	e7e0      	b.n	80039ca <_realloc_r+0x1e>

08003a08 <_malloc_usable_size_r>:
 8003a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a0c:	1f18      	subs	r0, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	bfbc      	itt	lt
 8003a12:	580b      	ldrlt	r3, [r1, r0]
 8003a14:	18c0      	addlt	r0, r0, r3
 8003a16:	4770      	bx	lr

08003a18 <_init>:
 8003a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a1a:	bf00      	nop
 8003a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a1e:	bc08      	pop	{r3}
 8003a20:	469e      	mov	lr, r3
 8003a22:	4770      	bx	lr

08003a24 <_fini>:
 8003a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a26:	bf00      	nop
 8003a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a2a:	bc08      	pop	{r3}
 8003a2c:	469e      	mov	lr, r3
 8003a2e:	4770      	bx	lr
