vendor_name = ModelSim
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/UsbPort.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/full_adder.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/ISEL/2223/LEIC/s2/LIC/Testes/db/Test.cbx.xml
design_name = hard_block
design_name = SLCDC
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, SLCDC, 1
instance = comp, \Wrl~output\, Wrl~output, SLCDC, 1
instance = comp, \Dout[0]~output\, Dout[0]~output, SLCDC, 1
instance = comp, \Dout[1]~output\, Dout[1]~output, SLCDC, 1
instance = comp, \Dout[2]~output\, Dout[2]~output, SLCDC, 1
instance = comp, \Dout[3]~output\, Dout[3]~output, SLCDC, 1
instance = comp, \Dout[4]~output\, Dout[4]~output, SLCDC, 1
instance = comp, \CLK~input\, CLK~input, SLCDC, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, SLCDC, 1
instance = comp, \SS~input\, SS~input, SLCDC, 1
instance = comp, \sr|f|Q~0\, sr|f|Q~0, SLCDC, 1
instance = comp, \sr|f|Q\, sr|f|Q, SLCDC, 1
instance = comp, \lcdd|cup|reg|ff0|Q~0\, lcdd|cup|reg|ff0|Q~0, SLCDC, 1
instance = comp, \lcdd|cup|reg|ff0|Q\, lcdd|cup|reg|ff0|Q, SLCDC, 1
instance = comp, \lcdd|cup|reg|ff1|Q~0\, lcdd|cup|reg|ff1|Q~0, SLCDC, 1
instance = comp, \lcdd|cup|reg|ff1|Q\, lcdd|cup|reg|ff1|Q, SLCDC, 1
instance = comp, \lcdd|cup|reg|ff2|Q~0\, lcdd|cup|reg|ff2|Q~0, SLCDC, 1
instance = comp, \lcdd|cup|reg|ff2|Q\, lcdd|cup|reg|ff2|Q, SLCDC, 1
instance = comp, \lcdd|cup|ad|fa3|Co~0\, lcdd|cup|ad|fa3|Co~0, SLCDC, 1
instance = comp, \lcdd|cup|reg|ff3|Q~0\, lcdd|cup|reg|ff3|Q~0, SLCDC, 1
instance = comp, \lcdd|cup|reg|ff3|Q\, lcdd|cup|reg|ff3|Q, SLCDC, 1
instance = comp, \lcdd|Selector2~0\, lcdd|Selector2~0, SLCDC, 1
instance = comp, \lcdd|Selector2~1\, lcdd|Selector2~1, SLCDC, 1
instance = comp, \Reset~input\, Reset~input, SLCDC, 1
instance = comp, \lcdd|CurrentState.THIRD\, lcdd|CurrentState.THIRD, SLCDC, 1
instance = comp, \sr|sc|Selector0~0\, sr|sc|Selector0~0, SLCDC, 1
instance = comp, \SCLK~input\, SCLK~input, SLCDC, 1
instance = comp, \sr|fsc|Q~0\, sr|fsc|Q~0, SLCDC, 1
instance = comp, \sr|fsc|Q~feeder\, sr|fsc|Q~feeder, SLCDC, 1
instance = comp, \sr|fsc|Q\, sr|fsc|Q, SLCDC, 1
instance = comp, \sr|fsc|Q~clkctrl\, sr|fsc|Q~clkctrl, SLCDC, 1
instance = comp, \sr|c|reg|ff0|Q~0\, sr|c|reg|ff0|Q~0, SLCDC, 1
instance = comp, \sr|c|reg|ff0|Q\, sr|c|reg|ff0|Q, SLCDC, 1
instance = comp, \sr|c|reg|ff1|Q~0\, sr|c|reg|ff1|Q~0, SLCDC, 1
instance = comp, \sr|c|reg|ff1|Q\, sr|c|reg|ff1|Q, SLCDC, 1
instance = comp, \sr|c|reg|ff2|Q~0\, sr|c|reg|ff2|Q~0, SLCDC, 1
instance = comp, \sr|c|reg|ff2|Q\, sr|c|reg|ff2|Q, SLCDC, 1
instance = comp, \sr|sc|Selector2~1\, sr|sc|Selector2~1, SLCDC, 1
instance = comp, \sr|sc|Selector0~1\, sr|sc|Selector0~1, SLCDC, 1
instance = comp, \sr|sc|CurrentState.FIRST\, sr|sc|CurrentState.FIRST, SLCDC, 1
instance = comp, \sr|sc|NextState.FORTH~0\, sr|sc|NextState.FORTH~0, SLCDC, 1
instance = comp, \sr|sc|CurrentState.FORTH\, sr|sc|CurrentState.FORTH, SLCDC, 1
instance = comp, \sr|sc|Selector1~0\, sr|sc|Selector1~0, SLCDC, 1
instance = comp, \sr|sc|CurrentState.SECOND\, sr|sc|CurrentState.SECOND, SLCDC, 1
instance = comp, \sr|sc|Selector2~0\, sr|sc|Selector2~0, SLCDC, 1
instance = comp, \sr|sc|Selector2~2\, sr|sc|Selector2~2, SLCDC, 1
instance = comp, \sr|sc|CurrentState.THIRD\, sr|sc|CurrentState.THIRD, SLCDC, 1
instance = comp, \lcdd|Selector0~0\, lcdd|Selector0~0, SLCDC, 1
instance = comp, \lcdd|CurrentState.FIRST\, lcdd|CurrentState.FIRST, SLCDC, 1
instance = comp, \lcdd|Selector1~0\, lcdd|Selector1~0, SLCDC, 1
instance = comp, \lcdd|CurrentState.SECOND\, lcdd|CurrentState.SECOND, SLCDC, 1
instance = comp, \SDX~input\, SDX~input, SLCDC, 1
instance = comp, \sr|sr|ffd4|Q~0\, sr|sr|ffd4|Q~0, SLCDC, 1
instance = comp, \sr|sr|ffd4|Q~feeder\, sr|sr|ffd4|Q~feeder, SLCDC, 1
instance = comp, \sr|sr|ffd4|Q\, sr|sr|ffd4|Q, SLCDC, 1
instance = comp, \sr|sr|ffd3|Q~feeder\, sr|sr|ffd3|Q~feeder, SLCDC, 1
instance = comp, \sr|sr|ffd3|Q\, sr|sr|ffd3|Q, SLCDC, 1
instance = comp, \sr|sr|ffd2|Q~feeder\, sr|sr|ffd2|Q~feeder, SLCDC, 1
instance = comp, \sr|sr|ffd2|Q\, sr|sr|ffd2|Q, SLCDC, 1
instance = comp, \sr|sr|ffd1|Q~feeder\, sr|sr|ffd1|Q~feeder, SLCDC, 1
instance = comp, \sr|sr|ffd1|Q\, sr|sr|ffd1|Q, SLCDC, 1
instance = comp, \sr|sr|ffd0|Q~feeder\, sr|sr|ffd0|Q~feeder, SLCDC, 1
instance = comp, \sr|sr|ffd0|Q\, sr|sr|ffd0|Q, SLCDC, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, SLCDC, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, SLCDC, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, SLCDC, 1
