;Offset and register are temporarily set to default and will be modified during the patching phase
auipc ra, 0
jr 0(ra)
