vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/src/softmax_divider_32bit.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/src/softmax_adder_32bit.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/src/softmax_multiply_32bit.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/src/softmax_adder_wrapper.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/src/exponential_function.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/src/softmax_controller.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/src/softmax_divider_wrapper.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/hdl/Softmax_Layer_32bit_v1_0_S00_AXI.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/hdl/Softmax_Layer_32bit_v1_0_M00_AXI.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/src/softmax_unit.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/4e0e/hdl/Softmax_Layer_32bit_v1_0.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ip/sim_smax_test_Softmax_Layer_32bit_0_0/sim/sim_smax_test_Softmax_Layer_32bit_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/1012/hdl/Softmax_Tester_v1_0_M00_AXI.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/1012/hdl/Softmax_Tester_v1_0.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ip/sim_smax_test_Softmax_Tester_0_0/sim/sim_smax_test_Softmax_Tester_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/c744/hdl/Virtual_Memory_v1_0_S00_AXI.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ipshared/c744/hdl/Virtual_Memory_v1_0.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ip/sim_smax_test_Virtual_Memory_0_0/sim/sim_smax_test_Virtual_Memory_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/ip/sim_smax_test_rst_clk_wiz_100M_0/sim/sim_smax_test_rst_clk_wiz_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/sim_smax_test/hdl/sim_smax_test.vhd" 

nosort
