{
  "module_name": "rtl871x_mp_phy_regdef.h",
  "hash_id": "7c032788228ff8cacf364f3048b0cf889598a59469b8ca55950db2f15b2aab51",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8712/rtl871x_mp_phy_regdef.h",
  "human_readable_source": " \n \n#ifndef __RTL871X_MP_PHY_REGDEF_H\n#define __RTL871X_MP_PHY_REGDEF_H\n\n \n\n \n#define\trPMAC_Reset\t\t\t0x100\n#define\trPMAC_TxStart\t\t\t0x104\n#define\trPMAC_TxLegacySIG\t\t0x108\n#define\trPMAC_TxHTSIG1\t\t\t0x10c\n#define\trPMAC_TxHTSIG2\t\t\t0x110\n#define\trPMAC_PHYDebug\t\t\t0x114\n#define\trPMAC_TxPacketNum\t\t0x118\n#define\trPMAC_TxIdle\t\t\t0x11c\n#define\trPMAC_TxMACHeader0\t\t0x120\n#define\trPMAC_TxMACHeader1\t\t0x124\n#define\trPMAC_TxMACHeader2\t\t0x128\n#define\trPMAC_TxMACHeader3\t\t0x12c\n#define\trPMAC_TxMACHeader4\t\t0x130\n#define\trPMAC_TxMACHeader5\t\t0x134\n#define\trPMAC_TxDataType\t\t0x138\n#define\trPMAC_TxRandomSeed\t\t0x13c\n#define\trPMAC_CCKPLCPPreamble\t\t0x140\n#define\trPMAC_CCKPLCPHeader\t\t0x144\n#define\trPMAC_CCKCRC16\t\t\t0x148\n#define\trPMAC_OFDMRxCRC32OK\t\t0x170\n#define\trPMAC_OFDMRxCRC32Er\t\t0x174\n#define\trPMAC_OFDMRxParityEr\t\t0x178\n#define\trPMAC_OFDMRxCRC8Er\t\t0x17c\n#define\trPMAC_CCKCRxRC16Er\t\t0x180\n#define\trPMAC_CCKCRxRC32Er\t\t0x184\n#define\trPMAC_CCKCRxRC32OK\t\t0x188\n#define\trPMAC_TxStatus\t\t\t0x18c\n\n \n#define\trFPGA0_RFMOD\t\t\t0x800\t \n#define\trFPGA0_TxInfo\t\t\t0x804\t \n#define\trFPGA0_PSDFunction\t\t0x808\n#define\trFPGA0_TxGainStage\t\t0x80c\t \n#define\trFPGA0_RFTiming1\t\t0x810\t \n#define\trFPGA0_RFTiming2\t\t0x814\n#define\trFPGA0_XA_HSSIParameter1\t0x820\t \n#define\trFPGA0_XA_HSSIParameter2\t0x824\n#define\trFPGA0_XB_HSSIParameter1\t0x828\n#define\trFPGA0_XB_HSSIParameter2\t0x82c\n#define\trFPGA0_XC_HSSIParameter1\t0x830\n#define\trFPGA0_XC_HSSIParameter2\t0x834\n#define\trFPGA0_XD_HSSIParameter1\t0x838\n#define\trFPGA0_XD_HSSIParameter2\t0x83c\n#define\trFPGA0_XA_LSSIParameter\t\t0x840\n#define\trFPGA0_XB_LSSIParameter\t\t0x844\n#define\trFPGA0_XC_LSSIParameter\t\t0x848\n#define\trFPGA0_XD_LSSIParameter\t\t0x84c\n\n#define\trFPGA0_RFWakeUpParameter\t0x850\t \n#define\trFPGA0_RFSleepUpParameter\t0x854\n\n#define\trFPGA0_XAB_SwitchControl\t0x858\t \n#define\trFPGA0_XCD_SwitchControl\t0x85c\n\n#define\trFPGA0_XA_RFInterfaceOE\t\t0x860\t \n#define\trFPGA0_XB_RFInterfaceOE\t\t0x864\n#define\trFPGA0_XC_RFInterfaceOE\t\t0x868\n#define\trFPGA0_XD_RFInterfaceOE\t\t0x86c\n#define\trFPGA0_XAB_RFInterfaceSW\t0x870\t \n#define\trFPGA0_XCD_RFInterfaceSW\t0x874\n\n#define\trFPGA0_XAB_RFParameter\t\t0x878\t \n#define\trFPGA0_XCD_RFParameter\t\t0x87c\n\n#define\trFPGA0_AnalogParameter1\t\t0x880\t \n#define\trFPGA0_AnalogParameter2\t\t0x884\n#define\trFPGA0_AnalogParameter3\t\t0x888\t \n#define\trFPGA0_AnalogParameter4\t\t0x88c\n\n#define\trFPGA0_XA_LSSIReadBack\t\t0x8a0\t \n#define\trFPGA0_XB_LSSIReadBack\t\t0x8a4\n#define\trFPGA0_XC_LSSIReadBack\t\t0x8a8\n#define\trFPGA0_XD_LSSIReadBack\t\t0x8ac\n\n#define\trFPGA0_PSDReport\t\t0x8b4\t \n#define\trFPGA0_XAB_RFInterfaceRB\t0x8e0\t \n#define\trFPGA0_XCD_RFInterfaceRB\t0x8e4\t \n\n \n#define\trFPGA1_RFMOD\t\t\t0x900\t \n\n#define\trFPGA1_TxBlock\t\t\t0x904\t \n#define\trFPGA1_DebugSelect\t\t0x908\t \n#define\trFPGA1_TxInfo\t\t\t0x90c\t \n\n \n#define\trCCK0_System\t\t\t0xa00\n\n#define\trCCK0_AFESetting\t\t0xa04\t \n#define\trCCK0_CCA\t\t\t0xa08\t \n\n#define\trCCK0_RxAGC1\t\t\t0xa0c\n \n#define\trCCK0_RxAGC2\t\t\t0xa10\t \n\n#define\trCCK0_RxHP\t\t\t0xa14\n\n#define\trCCK0_DSPParameter1\t\t0xa18\t \n#define\trCCK0_DSPParameter2\t\t0xa1c\t \n\n#define\trCCK0_TxFilter1\t\t\t0xa20\n#define\trCCK0_TxFilter2\t\t\t0xa24\n#define\trCCK0_DebugPort\t\t\t0xa28\t \n#define\trCCK0_FalseAlarmReport\t\t0xa2c\t \n#define\trCCK0_TRSSIReport\t\t0xa50\n#define\trCCK0_RxReport\t\t\t0xa54    \n#define\trCCK0_FACounterLower\t\t0xa5c    \n#define\trCCK0_FACounterUpper\t\t0xa58    \n\n \n#define\trOFDM0_LSTF\t\t\t0xc00\n#define\trOFDM0_TRxPathEnable\t\t0xc04\n#define\trOFDM0_TRMuxPar\t\t\t0xc08\n#define\trOFDM0_TRSWIsolation\t\t0xc0c\n\n \n#define\trOFDM0_XARxAFE\t\t\t0xc10\n#define\trOFDM0_XARxIQImbalance\t\t0xc14   \n#define\trOFDM0_XBRxAFE\t\t\t0xc18\n#define\trOFDM0_XBRxIQImbalance\t\t0xc1c\n#define\trOFDM0_XCRxAFE\t\t\t0xc20\n#define\trOFDM0_XCRxIQImbalance\t\t0xc24\n#define\trOFDM0_XDRxAFE\t\t\t0xc28\n#define\trOFDM0_XDRxIQImbalance\t\t0xc2c\n\n#define\trOFDM0_RxDetector1\t\t0xc30   \n#define\trOFDM0_RxDetector2\t\t0xc34   \n#define\trOFDM0_RxDetector3\t\t0xc38   \n#define\trOFDM0_RxDetector4\t\t0xc3c   \n\n#define\trOFDM0_RxDSP\t\t\t0xc40   \n#define\trOFDM0_CFOandDAGC\t\t0xc44   \n#define\trOFDM0_CCADropThreshold\t\t0xc48  \n#define\trOFDM0_ECCAThreshold\t\t0xc4c  \n\n#define\trOFDM0_XAAGCCore1\t\t0xc50\t \n#define\trOFDM0_XAAGCCore2\t\t0xc54\n#define\trOFDM0_XBAGCCore1\t\t0xc58\n#define\trOFDM0_XBAGCCore2\t\t0xc5c\n#define\trOFDM0_XCAGCCore1\t\t0xc60\n#define\trOFDM0_XCAGCCore2\t\t0xc64\n#define\trOFDM0_XDAGCCore1\t\t0xc68\n#define\trOFDM0_XDAGCCore2\t\t0xc6c\n#define\trOFDM0_AGCParameter1\t\t0xc70\n#define\trOFDM0_AGCParameter2\t\t0xc74\n#define\trOFDM0_AGCRSSITable\t\t0xc78\n#define\trOFDM0_HTSTFAGC\t\t\t0xc7c\n\n#define\trOFDM0_XATxIQImbalance\t\t0xc80\t \n#define\trOFDM0_XATxAFE\t\t\t0xc84\n#define\trOFDM0_XBTxIQImbalance\t\t0xc88\n#define\trOFDM0_XBTxAFE\t\t\t0xc8c\n#define\trOFDM0_XCTxIQImbalance\t\t0xc90\n#define\trOFDM0_XCTxAFE\t\t\t0xc94\n#define\trOFDM0_XDTxIQImbalance\t\t0xc98\n#define\trOFDM0_XDTxAFE\t\t\t0xc9c\n\n#define\trOFDM0_RxHPParameter\t\t0xce0\n#define\trOFDM0_TxPseudoNoiseWgt\t\t0xce4\n#define\trOFDM0_FrameSync\t\t0xcf0\n#define\trOFDM0_DFSReport\t\t0xcf4\n#define\trOFDM0_TxCoeff1\t\t\t0xca4\n#define\trOFDM0_TxCoeff2\t\t\t0xca8\n#define\trOFDM0_TxCoeff3\t\t\t0xcac\n#define\trOFDM0_TxCoeff4\t\t\t0xcb0\n#define\trOFDM0_TxCoeff5\t\t\t0xcb4\n#define\trOFDM0_TxCoeff6\t\t\t0xcb8\n\n \n#define\trOFDM1_LSTF\t\t\t0xd00\n#define\trOFDM1_TRxPathEnable\t\t0xd04\n\n#define\trOFDM1_CFO\t\t\t0xd08\t \n#define\trOFDM1_CSI1\t\t\t0xd10\n#define\trOFDM1_SBD\t\t\t0xd14\n#define\trOFDM1_CSI2\t\t\t0xd18\n#define\trOFDM1_CFOTracking\t\t0xd2c\n#define\trOFDM1_TRxMesaure1\t\t0xd34\n#define\trOFDM1_IntfDet\t\t\t0xd3c\n#define\trOFDM1_PseudoNoiseStateAB\t0xd50\n#define\trOFDM1_PseudoNoiseStateCD\t0xd54\n#define\trOFDM1_RxPseudoNoiseWgt\t\t0xd58\n\n#define\trOFDM_PHYCounter1\t\t0xda0   \n#define\trOFDM_PHYCounter2\t\t0xda4   \n#define\trOFDM_PHYCounter3\t\t0xda8   \n#define\trOFDM_ShortCFOAB\t\t0xdac   \n#define\trOFDM_ShortCFOCD\t\t0xdb0\n#define\trOFDM_LongCFOAB\t\t\t0xdb4\n#define\trOFDM_LongCFOCD\t\t\t0xdb8\n#define\trOFDM_TailCFOAB\t\t\t0xdbc\n#define\trOFDM_TailCFOCD\t\t\t0xdc0\n#define\trOFDM_PWMeasure1\t\t0xdc4\n#define\trOFDM_PWMeasure2\t\t0xdc8\n#define\trOFDM_BWReport\t\t\t0xdcc\n#define\trOFDM_AGCReport\t\t\t0xdd0\n#define\trOFDM_RxSNR\t\t\t0xdd4\n#define\trOFDM_RxEVMCSI\t\t\t0xdd8\n#define\trOFDM_SIGReport\t\t\t0xddc\n\n \n#define\trTxAGC_Rate18_06\t\t0xe00\n#define\trTxAGC_Rate54_24\t\t0xe04\n#define\trTxAGC_CCK_Mcs32\t\t0xe08\n#define\trTxAGC_Mcs03_Mcs00\t\t0xe10\n#define\trTxAGC_Mcs07_Mcs04\t\t0xe14\n#define\trTxAGC_Mcs11_Mcs08\t\t0xe18\n#define\trTxAGC_Mcs15_Mcs12\t\t0xe1c\n\n \n#define\t\trRx_Wait_CCCA\t\t0xe70\n#define\trAnapar_Ctrl_BB\t\t\t0xee0\n\n \n#define\trZebra1_HSSIEnable\t\t0x0\t \n#define\trZebra1_TRxEnable1\t\t0x1\n#define\trZebra1_TRxEnable2\t\t0x2\n#define\trZebra1_AGC\t\t\t0x4\n#define\trZebra1_ChargePump\t\t0x5\n#define\trZebra1_Channel\t\t\t0x7\t \n#define\trZebra1_TxGain\t\t\t0x8\t \n#define\trZebra1_TxLPF\t\t\t0x9\n#define\trZebra1_RxLPF\t\t\t0xb\n#define\trZebra1_RxHPFCorner\t\t0xc\n\n \n#define\trGlobalCtrl\t\t\t0\t \n#define\trRTL8256_TxLPF\t\t\t19\n#define\trRTL8256_RxLPF\t\t\t11\n\n \n#define\trRTL8258_TxLPF\t\t\t0x11\t \n#define\trRTL8258_RxLPF\t\t\t0x13\n#define\trRTL8258_RSSILPF\t\t0xa\n\n \n#define\tRF_AC\t\t\t\t0x00\n#define\tRF_IQADJ_G1\t\t\t0x01\n#define\tRF_IQADJ_G2\t\t\t0x02\n#define\tRF_POW_TRSW\t\t\t0x05\n\n#define\tRF_GAIN_RX\t\t\t0x06\n#define\tRF_GAIN_TX\t\t\t0x07\n\n#define\tRF_TXM_IDAC\t\t\t0x08\n#define\tRF_BS_IQGEN\t\t\t0x0F\n\n#define\tRF_MODE1\t\t\t0x10\n#define\tRF_MODE2\t\t\t0x11\n\n#define\tRF_RX_AGC_HP\t\t\t0x12\n#define\tRF_TX_AGC\t\t\t0x13\n#define\tRF_BIAS\t\t\t\t0x14\n#define\tRF_IPA\t\t\t\t0x15\n#define\tRF_POW_ABILITY\t\t\t0x17\n#define\tRF_MODE_AG\t\t\t0x18\n#define\trRfChannel\t\t\t0x18\t \n#define\tRF_CHNLBW\t\t\t0x18\t \n#define\tRF_TOP\t\t\t\t0x19\n#define\tRF_RX_G1\t\t\t0x1A\n#define\tRF_RX_G2\t\t\t0x1B\n#define\tRF_RX_BB2\t\t\t0x1C\n#define\tRF_RX_BB1\t\t\t0x1D\n\n#define\tRF_RCK1\t\t\t\t0x1E\n#define\tRF_RCK2\t\t\t\t0x1F\n\n#define\tRF_TX_G1\t\t\t0x20\n#define\tRF_TX_G2\t\t\t0x21\n#define\tRF_TX_G3\t\t\t0x22\n\n#define\tRF_TX_BB1\t\t\t0x23\n#define\tRF_T_METER\t\t\t0x24\n\n#define\tRF_SYN_G1\t\t\t0x25\t \n#define\tRF_SYN_G2\t\t\t0x26\t \n#define\tRF_SYN_G3\t\t\t0x27\t \n#define\tRF_SYN_G4\t\t\t0x28\t \n#define\tRF_SYN_G5\t\t\t0x29\t \n#define\tRF_SYN_G6\t\t\t0x2A\t \n#define\tRF_SYN_G7\t\t\t0x2B\t \n#define\tRF_SYN_G8\t\t\t0x2C\t \n\n#define\tRF_RCK_OS\t\t\t0x30\t \n\n#define\tRF_TXPA_G1\t\t\t0x31\t \n#define\tRF_TXPA_G2\t\t\t0x32\t \n#define\tRF_TXPA_G3\t\t\t0x33\t \n\n \n#define\tbBBResetB\t\t\t0x100\t \n#define\tbGlobalResetB\t\t\t0x200\n#define\tbOFDMTxStart\t\t\t0x4\n#define\tbCCKTxStart\t\t\t0x8\n#define\tbCRC32Debug\t\t\t0x100\n#define\tbPMACLoopback\t\t\t0x10\n#define\tbTxLSIG\t\t\t\t0xffffff\n#define\tbOFDMTxRate\t\t\t0xf\n#define\tbOFDMTxReserved\t\t\t0x10\n#define\tbOFDMTxLength\t\t\t0x1ffe0\n#define\tbOFDMTxParity\t\t\t0x20000\n#define\tbTxHTSIG1\t\t\t0xffffff\n#define\tbTxHTMCSRate\t\t\t0x7f\n#define\tbTxHTBW\t\t\t\t0x80\n#define\tbTxHTLength\t\t\t0xffff00\n#define\tbTxHTSIG2\t\t\t0xffffff\n#define\tbTxHTSmoothing\t\t\t0x1\n#define\tbTxHTSounding\t\t\t0x2\n#define\tbTxHTReserved\t\t\t0x4\n#define\tbTxHTAggreation\t\t\t0x8\n#define\tbTxHTSTBC\t\t\t0x30\n#define\tbTxHTAdvanceCoding\t\t0x40\n#define\tbTxHTShortGI\t\t\t0x80\n#define\tbTxHTNumberHT_LTF\t\t0x300\n#define\tbTxHTCRC8\t\t\t0x3fc00\n#define\tbCounterReset\t\t\t0x10000\n#define\tbNumOfOFDMTx\t\t\t0xffff\n#define\tbNumOfCCKTx\t\t\t0xffff0000\n#define\tbTxIdleInterval\t\t\t0xffff\n#define\tbOFDMService\t\t\t0xffff0000\n#define\tbTxMACHeader\t\t\t0xffffffff\n#define\tbTxDataInit\t\t\t0xff\n#define\tbTxHTMode\t\t\t0x100\n#define\tbTxDataType\t\t\t0x30000\n#define\tbTxRandomSeed\t\t\t0xffffffff\n#define\tbCCKTxPreamble\t\t\t0x1\n#define\tbCCKTxSFD\t\t\t0xffff0000\n#define\tbCCKTxSIG\t\t\t0xff\n#define\tbCCKTxService\t\t\t0xff00\n#define\tbCCKLengthExt\t\t\t0x8000\n#define\tbCCKTxLength\t\t\t0xffff0000\n#define\tbCCKTxCRC16\t\t\t0xffff\n#define\tbCCKTxStatus\t\t\t0x1\n#define\tbOFDMTxStatus\t\t\t0x2\n#define IS_BB_REG_OFFSET_92S(_Offset)\t((_Offset >= 0x800) && \\\n\t\t\t\t\t(_Offset <= 0xfff))\n\n \n#define\tbRFMOD\t\t\t0x1\t \n#define\tbJapanMode\t\t0x2\n#define\tbCCKTxSC\t\t0x30\n#define\tbCCKEn\t\t\t0x1000000\n#define\tbOFDMEn\t\t\t0x2000000\n\n#define\tbOFDMRxADCPhase         0x10000\t \n#define\tbOFDMTxDACPhase         0x40000\n#define\tbXATxAGC                0x3f\n#define\tbXBTxAGC                0xf00\t \n#define\tbXCTxAGC                0xf000\n#define\tbXDTxAGC                0xf0000\n\n#define\tbPAStart\t\t0xf0000000\t \n#define\tbTRStart\t\t0x00f00000\n#define\tbRFStart\t\t0x0000f000\n#define\tbBBStart\t\t0x000000f0\n#define\tbBBCCKStart\t\t0x0000000f\n#define\tbPAEnd\t\t\t0xf           \n#define\tbTREnd\t\t\t0x0f000000\n#define\tbRFEnd\t\t\t0x000f0000\n#define\tbCCAMask\t\t0x000000f0    \n#define\tbR2RCCAMask\t\t0x00000f00\n#define\tbHSSI_R2TDelay\t\t0xf8000000\n#define\tbHSSI_T2RDelay\t\t0xf80000\n#define\tbContTxHSSI\t\t0x400      \n#define\tbIGFromCCK\t\t0x200\n#define\tbAGCAddress\t\t0x3f\n#define\tbRxHPTx\t\t\t0x7000\n#define\tbRxHPT2R\t\t0x38000\n#define\tbRxHPCCKIni\t\t0xc0000\n#define\tbAGCTxCode\t\t0xc00000\n#define\tbAGCRxCode\t\t0x300000\n#define\tb3WireDataLength\t0x800\t \n#define\tb3WireAddressLength\t0x400\n#define\tb3WireRFPowerDown\t0x1\t \n#define\tb5GPAPEPolarity\t\t0x40000000\n#define\tb2GPAPEPolarity\t\t0x80000000\n#define\tbRFSW_TxDefaultAnt\t0x3\n#define\tbRFSW_TxOptionAnt\t0x30\n#define\tbRFSW_RxDefaultAnt\t0x300\n#define\tbRFSW_RxOptionAnt\t0x3000\n#define\tbRFSI_3WireData\t\t0x1\n#define\tbRFSI_3WireClock\t0x2\n#define\tbRFSI_3WireLoad\t\t0x4\n#define\tbRFSI_3WireRW\t\t0x8\n#define\tbRFSI_3Wire\t\t0xf\n#define\tbRFSI_RFENV\t\t0x10\t \n#define\tbRFSI_TRSW\t\t0x20\t \n#define\tbRFSI_TRSWB\t\t0x40\n#define\tbRFSI_ANTSW\t\t0x100\n#define\tbRFSI_ANTSWB\t\t0x200\n#define\tbRFSI_PAPE\t\t0x400\n#define\tbRFSI_PAPE5G\t\t0x800\n#define\tbBandSelect\t\t0x1\n#define\tbHTSIG2_GI\t\t0x80\n#define\tbHTSIG2_Smoothing\t0x01\n#define\tbHTSIG2_Sounding\t0x02\n#define\tbHTSIG2_Aggreaton\t0x08\n#define\tbHTSIG2_STBC\t\t0x30\n#define\tbHTSIG2_AdvCoding\t0x40\n#define\tbHTSIG2_NumOfHTLTF\t0x300\n#define\tbHTSIG2_CRC8\t\t0x3fc\n#define\tbHTSIG1_MCS\t\t0x7f\n#define\tbHTSIG1_BandWidth\t0x80\n#define\tbHTSIG1_HTLength\t0xffff\n#define\tbLSIG_Rate\t\t0xf\n#define\tbLSIG_Reserved\t\t0x10\n#define\tbLSIG_Length\t\t0x1fffe\n#define\tbLSIG_Parity\t\t0x20\n#define\tbCCKRxPhase\t\t0x4\n#define\tbLSSIReadAddress\t0x7f800000    \n#define\tbLSSIReadEdge\t\t0x80000000    \n#define\tbLSSIReadBackData\t0xfffff\t\t \n#define\tbLSSIReadOKFlag\t\t0x1000\t \n#define\tbCCKSampleRate\t\t0x8        \n#define\tbRegulator0Standby\t0x1\n#define\tbRegulatorPLLStandby\t0x2\n#define\tbRegulator1Standby\t0x4\n#define\tbPLLPowerUp\t\t0x8\n#define\tbDPLLPowerUp\t\t0x10\n#define\tbDA10PowerUp\t\t0x20\n#define\tbAD7PowerUp\t\t0x200\n#define\tbDA6PowerUp\t\t0x2000\n#define\tbXtalPowerUp\t\t0x4000\n#define\tb40MDClkPowerUP\t\t0x8000\n#define\tbDA6DebugMode\t\t0x20000\n#define\tbDA6Swing\t\t0x380000\n\n \n#define\tbADClkPhase\t\t0x4000000\n\n#define\tb80MClkDelay\t\t0x18000000\t \n#define\tbAFEWatchDogEnable\t0x20000000\n\n \n#define\tbXtalCap01\t\t0xc0000000\n#define\tbXtalCap23\t\t0x3\n#define\tbXtalCap92x\t\t0x0f000000\n#define bXtalCap\t\t0x0f000000\n#define\tbIntDifClkEnable\t0x400\t \n#define\tbExtSigClkEnable\t0x800\n#define\tbBandgapMbiasPowerUp\t0x10000\n#define\tbAD11SHGain\t\t0xc0000\n#define\tbAD11InputRange\t\t0x700000\n#define\tbAD11OPCurrent\t\t0x3800000\n#define\tbIPathLoopback\t\t0x4000000\n#define\tbQPathLoopback\t\t0x8000000\n#define\tbAFELoopback\t\t0x10000000\n#define\tbDA10Swing\t\t0x7e0\n#define\tbDA10Reverse\t\t0x800\n#define\tbDAClkSource\t\t0x1000\n#define\tbAD7InputRange\t\t0x6000\n#define\tbAD7Gain\t\t0x38000\n#define\tbAD7OutputCMMode\t0x40000\n#define\tbAD7InputCMMode\t\t0x380000\n#define\tbAD7Current\t\t0xc00000\n#define\tbRegulatorAdjust\t0x7000000\n#define\tbAD11PowerUpAtTx\t0x1\n#define\tbDA10PSAtTx\t\t0x10\n#define\tbAD11PowerUpAtRx\t0x100\n#define\tbDA10PSAtRx\t\t0x1000\n#define\tbCCKRxAGCFormat\t\t0x200\n#define\tbPSDFFTSamplepPoint\t0xc000\n#define\tbPSDAverageNum\t\t0x3000\n#define\tbIQPathControl\t\t0xc00\n#define\tbPSDFreq\t\t0x3ff\n#define\tbPSDAntennaPath\t\t0x30\n#define\tbPSDIQSwitch\t\t0x40\n#define\tbPSDRxTrigger\t\t0x400000\n#define\tbPSDTxTrigger\t\t0x80000000\n#define\tbPSDSineToneScale\t0x7f000000\n#define\tbPSDReport\t\t0xffff\n\n \n#define\tbOFDMTxSC\t\t0x30000000\t \n#define\tbCCKTxOn\t\t0x1\n#define\tbOFDMTxOn\t\t0x2\n#define\tbDebugPage\t\t0xfff   \n#define\tbDebugItem\t\t0xff    \n#define\tbAntL\t\t\t0x10\n#define\tbAntNonHT\t\t0x100\n#define\tbAntHT1\t\t\t0x1000\n#define\tbAntHT2\t\t\t0x10000\n#define\tbAntHT1S1\t\t0x100000\n#define\tbAntNonHTS1\t\t0x1000000\n\n \n#define\tbCCKBBMode\t\t0x3\t \n#define\tbCCKTxPowerSaving\t0x80\n#define\tbCCKRxPowerSaving\t0x40\n\n#define\tbCCKSideBand\t\t0x10\t \n#define\tbCCKScramble\t\t0x8\t \n#define\tbCCKAntDiversity\t0x8000\n#define\tbCCKCarrierRecovery\t0x4000\n#define\tbCCKTxRate\t\t0x3000\n#define\tbCCKDCCancel\t\t0x0800\n#define\tbCCKISICancel\t\t0x0400\n#define\tbCCKMatchFilter\t\t0x0200\n#define\tbCCKEqualizer\t\t0x0100\n#define\tbCCKPreambleDetect\t0x800000\n#define\tbCCKFastFalseCCA\t0x400000\n#define\tbCCKChEstStart\t\t0x300000\n#define\tbCCKCCACount\t\t0x080000\n#define\tbCCKcs_lim\t\t0x070000\n#define\tbCCKBistMode\t\t0x80000000\n#define\tbCCKCCAMask\t\t0x40000000\n#define\tbCCKTxDACPhase\t\t0x4\n#define\tbCCKRxADCPhase\t\t0x20000000    \n#define\tbCCKr_cp_mode0\t\t0x0100\n#define\tbCCKTxDCOffset\t\t0xf0\n#define\tbCCKRxDCOffset\t\t0xf\n#define\tbCCKCCAMode\t\t0xc000\n#define\tbCCKFalseCS_lim\t\t0x3f00\n#define\tbCCKCS_ratio\t\t0xc00000\n#define\tbCCKCorgBit_sel\t\t0x300000\n#define\tbCCKPD_lim\t\t0x0f0000\n#define\tbCCKNewCCA\t\t0x80000000\n#define\tbCCKRxHPofIG\t\t0x8000\n#define\tbCCKRxIG\t\t0x7f00\n#define\tbCCKLNAPolarity\t\t0x800000\n#define\tbCCKRx1stGain\t\t0x7f0000\n#define\tbCCKRFExtend\t\t0x20000000  \n#define\tbCCKRxAGCSatLevel\t0x1f000000\n#define\tbCCKRxAGCSatCount       0xe0\n#define\tbCCKRxRFSettle          0x1f        \n#define\tbCCKFixedRxAGC          0x8000\n#define\tbCCKAntennaPolarity     0x2000\n#define\tbCCKTxFilterType        0x0c00\n#define\tbCCKRxAGCReportType\t0x0300\n#define\tbCCKRxDAGCEn            0x80000000\n#define\tbCCKRxDAGCPeriod        0x20000000\n#define\tbCCKRxDAGCSatLevel\t0x1f000000\n#define\tbCCKTimingRecovery      0x800000\n#define\tbCCKTxC0                0x3f0000\n#define\tbCCKTxC1                0x3f000000\n#define\tbCCKTxC2                0x3f\n#define\tbCCKTxC3                0x3f00\n#define\tbCCKTxC4                0x3f0000\n#define\tbCCKTxC5\t\t0x3f000000\n#define\tbCCKTxC6\t\t0x3f\n#define\tbCCKTxC7\t\t0x3f00\n#define\tbCCKDebugPort\t\t0xff0000\n#define\tbCCKDACDebug\t\t0x0f000000\n#define\tbCCKFalseAlarmEnable\t0x8000\n#define\tbCCKFalseAlarmRead\t0x4000\n#define\tbCCKTRSSI\t\t0x7f\n#define\tbCCKRxAGCReport\t\t0xfe\n#define\tbCCKRxReport_AntSel\t0x80000000\n#define\tbCCKRxReport_MFOff\t0x40000000\n#define\tbCCKRxRxReport_SQLoss\t0x20000000\n#define\tbCCKRxReport_Pktloss\t0x10000000\n#define\tbCCKRxReport_Lockedbit\t0x08000000\n#define\tbCCKRxReport_RateError\t0x04000000\n#define\tbCCKRxReport_RxRate\t0x03000000\n#define\tbCCKRxFACounterLower\t0xff\n#define\tbCCKRxFACounterUpper\t0xff000000\n#define\tbCCKRxHPAGCStart\t0xe000\n#define\tbCCKRxHPAGCFinal\t0x1c00\n#define\tbCCKRxFalseAlarmEnable\t0x8000\n#define\tbCCKFACounterFreeze\t0x4000\n#define\tbCCKTxPathSel\t\t0x10000000\n#define\tbCCKDefaultRxPath\t0xc000000\n#define\tbCCKOptionRxPath\t0x3000000\n\n \n#define\tbNumOfSTF\t\t0x3\t \n#define\tbShift_L                0xc0\n#define\tbGI_TH\t\t\t0xc\n#define\tbRxPathA\t\t0x1\n#define\tbRxPathB\t\t0x2\n#define\tbRxPathC\t\t0x4\n#define\tbRxPathD\t\t0x8\n#define\tbTxPathA\t\t0x1\n#define\tbTxPathB\t\t0x2\n#define\tbTxPathC\t\t0x4\n#define\tbTxPathD\t\t0x8\n#define\tbTRSSIFreq\t\t0x200\n#define\tbADCBackoff\t\t0x3000\n#define\tbDFIRBackoff\t\t0xc000\n#define\tbTRSSILatchPhase\t0x10000\n#define\tbRxIDCOffset\t\t0xff\n#define\tbRxQDCOffset\t\t0xff00\n#define\tbRxDFIRMode\t\t0x1800000\n#define\tbRxDCNFType\t\t0xe000000\n#define\tbRXIQImb_A\t\t0x3ff\n#define\tbRXIQImb_B\t\t0xfc00\n#define\tbRXIQImb_C\t\t0x3f0000\n#define\tbRXIQImb_D\t\t0xffc00000\n#define\tbDC_dc_Notch\t\t0x60000\n#define\tbRxNBINotch\t\t0x1f000000\n#define\tbPD_TH\t\t\t0xf\n#define\tbPD_TH_Opt2\t\t0xc000\n#define\tbPWED_TH\t\t0x700\n#define\tbIfMF_Win_L\t\t0x800\n#define\tbPD_Option\t\t0x1000\n#define\tbMF_Win_L\t\t0xe000\n#define\tbBW_Search_L\t\t0x30000\n#define\tbwin_enh_L\t\t0xc0000\n#define\tbBW_TH\t\t\t0x700000\n#define\tbED_TH2\t\t\t0x3800000\n#define\tbBW_option\t\t0x4000000\n#define\tbRatio_TH\t\t0x18000000\n#define\tbWindow_L\t\t0xe0000000\n#define\tbSBD_Option\t\t0x1\n#define\tbFrame_TH\t\t0x1c\n#define\tbFS_Option\t\t0x60\n#define\tbDC_Slope_check\t\t0x80\n#define\tbFGuard_Counter_DC_L\t0xe00\n#define\tbFrame_Weight_Short\t0x7000\n#define\tbSub_Tune\t\t0xe00000\n#define\tbFrame_DC_Length\t0xe000000\n#define\tbSBD_start_offset\t0x30000000\n#define\tbFrame_TH_2\t\t0x7\n#define\tbFrame_GI2_TH\t\t0x38\n#define\tbGI2_Sync_en\t\t0x40\n#define\tbSarch_Short_Early\t0x300\n#define\tbSarch_Short_Late\t0xc00\n#define\tbSarch_GI2_Late\t\t0x70000\n#define\tbCFOAntSum\t\t0x1\n#define\tbCFOAcc\t\t\t0x2\n#define\tbCFOStartOffset\t\t0xc\n#define\tbCFOLookBack\t\t0x70\n#define\tbCFOSumWeight\t\t0x80\n#define\tbDAGCEnable\t\t0x10000\n#define\tbTXIQImb_A\t\t0x3ff\n#define\tbTXIQImb_B\t\t0xfc00\n#define\tbTXIQImb_C\t\t0x3f0000\n#define\tbTXIQImb_D\t\t0xffc00000\n#define\tbTxIDCOffset\t\t0xff\n#define\tbTxQDCOffset\t\t0xff00\n#define\tbTxDFIRMode\t\t0x10000\n#define\tbTxPesudoNoiseOn\t0x4000000\n#define\tbTxPesudoNoise_A\t0xff\n#define\tbTxPesudoNoise_B\t0xff00\n#define\tbTxPesudoNoise_C\t0xff0000\n#define\tbTxPesudoNoise_D\t0xff000000\n#define\tbCCADropOption\t\t0x20000\n#define\tbCCADropThres\t\t0xfff00000\n#define\tbEDCCA_H\t\t0xf\n#define\tbEDCCA_L\t\t0xf0\n#define\tbLambda_ED              0x300\n#define\tbRxInitialGain          0x7f\n#define\tbRxAntDivEn             0x80\n#define\tbRxAGCAddressForLNA     0x7f00\n#define\tbRxHighPowerFlow        0x8000\n#define\tbRxAGCFreezeThres       0xc0000\n#define\tbRxFreezeStep_AGC1      0x300000\n#define\tbRxFreezeStep_AGC2      0xc00000\n#define\tbRxFreezeStep_AGC3      0x3000000\n#define\tbRxFreezeStep_AGC0      0xc000000\n#define\tbRxRssi_Cmp_En          0x10000000\n#define\tbRxQuickAGCEn           0x20000000\n#define\tbRxAGCFreezeThresMode   0x40000000\n#define\tbRxOverFlowCheckType    0x80000000\n#define\tbRxAGCShift             0x7f\n#define\tbTRSW_Tri_Only          0x80\n#define\tbPowerThres             0x300\n#define\tbRxAGCEn                0x1\n#define\tbRxAGCTogetherEn        0x2\n#define\tbRxAGCMin               0x4\n#define\tbRxHP_Ini               0x7\n#define\tbRxHP_TRLNA             0x70\n#define\tbRxHP_RSSI              0x700\n#define\tbRxHP_BBP1              0x7000\n#define\tbRxHP_BBP2              0x70000\n#define\tbRxHP_BBP3              0x700000\n#define\tbRSSI_H                 0x7f0000      \n#define\tbRSSI_Gen               0x7f000000    \n#define\tbRxSettle_TRSW          0x7\n#define\tbRxSettle_LNA           0x38\n#define\tbRxSettle_RSSI          0x1c0\n#define\tbRxSettle_BBP           0xe00\n#define\tbRxSettle_RxHP          0x7000\n#define\tbRxSettle_AntSW_RSSI    0x38000\n#define\tbRxSettle_AntSW         0xc0000\n#define\tbRxProcessTime_DAGC     0x300000\n#define\tbRxSettle_HSSI          0x400000\n#define\tbRxProcessTime_BBPPW    0x800000\n#define\tbRxAntennaPowerShift    0x3000000\n#define\tbRSSITableSelect        0xc000000\n#define\tbRxHP_Final             0x7000000\n#define\tbRxHTSettle_BBP         0x7\n#define\tbRxHTSettle_HSSI        0x8\n#define\tbRxHTSettle_RxHP        0x70\n#define\tbRxHTSettle_BBPPW       0x80\n#define\tbRxHTSettle_Idle        0x300\n#define\tbRxHTSettle_Reserved    0x1c00\n#define\tbRxHTRxHPEn             0x8000\n#define\tbRxHTAGCFreezeThres     0x30000\n#define\tbRxHTAGCTogetherEn      0x40000\n#define\tbRxHTAGCMin             0x80000\n#define\tbRxHTAGCEn              0x100000\n#define\tbRxHTDAGCEn             0x200000\n#define\tbRxHTRxHP_BBP           0x1c00000\n#define\tbRxHTRxHP_Final         0xe0000000\n#define\tbRxPWRatioTH            0x3\n#define\tbRxPWRatioEn            0x4\n#define\tbRxMFHold               0x3800\n#define\tbRxPD_Delay_TH1         0x38\n#define\tbRxPD_Delay_TH2         0x1c0\n#define\tbRxPD_DC_COUNT_MAX      0x600\n#define\tbRxPD_Delay_TH          0x8000\n#define\tbRxProcess_Delay        0xf0000\n#define\tbRxSearchrange_GI2_Early 0x700000\n#define\tbRxFrame_Guard_Counter_L 0x3800000\n#define\tbRxSGI_Guard_L          0xc000000\n#define\tbRxSGI_Search_L         0x30000000\n#define\tbRxSGI_TH               0xc0000000\n#define\tbDFSCnt0                0xff\n#define\tbDFSCnt1                0xff00\n#define\tbDFSFlag                0xf0000\n#define\tbMFWeightSum            0x300000\n#define\tbMinIdxTH               0x7f000000\n#define\tbDAFormat               0x40000\n#define\tbTxChEmuEnable          0x01000000\n#define\tbTRSWIsolation_A        0x7f\n#define\tbTRSWIsolation_B        0x7f00\n#define\tbTRSWIsolation_C        0x7f0000\n#define\tbTRSWIsolation_D        0x7f000000\n#define\tbExtLNAGain             0x7c00\n\n \n#define\tbSTBCEn                 0x4\t \n#define\tbAntennaMapping         0x10\n#define\tbNss                    0x20\n#define\tbCFOAntSumD             0x200\n#define\tbPHYCounterReset        0x8000000\n#define\tbCFOReportGet           0x4000000\n#define\tbOFDMContinueTx         0x10000000\n#define\tbOFDMSingleCarrier      0x20000000\n#define\tbOFDMSingleTone         0x40000000\n#define\tbHTDetect               0x100\n#define\tbCFOEn                  0x10000\n#define\tbCFOValue               0xfff00000\n#define\tbSigTone_Re             0x3f\n#define\tbSigTone_Im             0x7f00\n#define\tbCounter_CCA            0xffff\n#define\tbCounter_ParityFail     0xffff0000\n#define\tbCounter_RateIllegal    0xffff\n#define\tbCounter_CRC8Fail       0xffff0000\n#define\tbCounter_MCSNoSupport   0xffff\n#define\tbCounter_FastSync       0xffff\n#define\tbShortCFO               0xfff\n#define\tbShortCFOTLength        12    \n#define\tbShortCFOFLength        11    \n#define\tbLongCFO                0x7ff\n#define\tbLongCFOTLength         11\n#define\tbLongCFOFLength         11\n#define\tbTailCFO                0x1fff\n#define\tbTailCFOTLength         13\n#define\tbTailCFOFLength         12\n#define\tbmax_en_pwdB            0xffff\n#define\tbCC_power_dB            0xffff0000\n#define\tbnoise_pwdB             0xffff\n#define\tbPowerMeasTLength       10\n#define\tbPowerMeasFLength       3\n#define\tbRx_HT_BW               0x1\n#define\tbRxSC                   0x6\n#define\tbRx_HT                  0x8\n#define\tbNB_intf_det_on         0x1\n#define\tbIntf_win_len_cfg       0x30\n#define\tbNB_Intf_TH_cfg         0x1c0\n#define\tbRFGain                 0x3f\n#define\tbTableSel               0x40\n#define\tbTRSW                   0x80\n#define\tbRxSNR_A                0xff\n#define\tbRxSNR_B                0xff00\n#define\tbRxSNR_C                0xff0000\n#define\tbRxSNR_D                0xff000000\n#define\tbSNREVMTLength          8\n#define\tbSNREVMFLength          1\n#define\tbCSI1st                 0xff\n#define\tbCSI2nd                 0xff00\n#define\tbRxEVM1st               0xff0000\n#define\tbRxEVM2nd               0xff000000\n#define\tbSIGEVM                 0xff\n#define\tbPWDB                   0xff00\n#define\tbSGIEN                  0x10000\n\n#define\tbSFactorQAM1            0xf\t \n#define\tbSFactorQAM2            0xf0\n#define\tbSFactorQAM3            0xf00\n#define\tbSFactorQAM4            0xf000\n#define\tbSFactorQAM5            0xf0000\n#define\tbSFactorQAM6            0xf0000\n#define\tbSFactorQAM7            0xf00000\n#define\tbSFactorQAM8            0xf000000\n#define\tbSFactorQAM9            0xf0000000\n#define\tbCSIScheme              0x100000\n\n#define\tbNoiseLvlTopSet         0x3\t \n#define\tbChSmooth               0x4\n#define\tbChSmoothCfg1           0x38\n#define\tbChSmoothCfg2           0x1c0\n#define\tbChSmoothCfg3           0xe00\n#define\tbChSmoothCfg4           0x7000\n#define\tbMRCMode                0x800000\n#define\tbTHEVMCfg               0x7000000\n\n#define\tbLoopFitType            0x1\t \n#define\tbUpdCFO                 0x40\n#define\tbUpdCFOOffData          0x80\n#define\tbAdvUpdCFO              0x100\n#define\tbAdvTimeCtrl            0x800\n#define\tbUpdClko                0x1000\n#define\tbFC                     0x6000\n#define\tbTrackingMode           0x8000\n#define\tbPhCmpEnable            0x10000\n#define\tbUpdClkoLTF             0x20000\n#define\tbComChCFO               0x40000\n#define\tbCSIEstiMode            0x80000\n#define\tbAdvUpdEqz              0x100000\n#define\tbUChCfg                 0x7000000\n#define\tbUpdEqz\t\t\t0x8000000\n\n#define\tbTxAGCRate18_06\t\t0x7f7f7f7f\t \n#define\tbTxAGCRate54_24\t\t0x7f7f7f7f\n#define\tbTxAGCRateMCS32\t\t0x7f\n#define\tbTxAGCRateCCK\t\t0x7f00\n#define\tbTxAGCRateMCS3_MCS0\t0x7f7f7f7f\n#define\tbTxAGCRateMCS7_MCS4\t0x7f7f7f7f\n#define\tbTxAGCRateMCS11_MCS8\t0x7f7f7f7f\n#define\tbTxAGCRateMCS15_MCS12\t0x7f7f7f7f\n\n \n#define\tbRxPesudoNoiseOn         0x20000000\t \n#define\tbRxPesudoNoise_A         0xff\n#define\tbRxPesudoNoise_B         0xff00\n#define\tbRxPesudoNoise_C         0xff0000\n#define\tbRxPesudoNoise_D         0xff000000\n#define\tbPesudoNoiseState_A      0xffff\n#define\tbPesudoNoiseState_B      0xffff0000\n#define\tbPesudoNoiseState_C      0xffff\n#define\tbPesudoNoiseState_D      0xffff0000\n\n \n#define\tbZebra1_HSSIEnable        0x8\t\t \n#define\tbZebra1_TRxControl        0xc00\n#define\tbZebra1_TRxGainSetting    0x07f\n#define\tbZebra1_RxCorner          0xc00\n#define\tbZebra1_TxChargePump      0x38\n#define\tbZebra1_RxChargePump      0x7\n#define\tbZebra1_ChannelNum        0xf80\n#define\tbZebra1_TxLPFBW           0x400\n#define\tbZebra1_RxLPFBW           0x600\n\n \n#define\tbRTL8256RegModeCtrl1      0x100\t \n#define\tbRTL8256RegModeCtrl0      0x40\n#define\tbRTL8256_TxLPFBW          0x18\n#define\tbRTL8256_RxLPFBW          0x600\n\n \n#define\tbRTL8258_TxLPFBW          0xc\t \n#define\tbRTL8258_RxLPFBW          0xc00\n#define\tbRTL8258_RSSILPFBW        0xc0\n\n \n\n \n#define\tbByte0                    0x1\t \n#define\tbByte1                    0x2\n#define\tbByte2                    0x4\n#define\tbByte3                    0x8\n#define\tbWord0                    0x3\n#define\tbWord1                    0xc\n#define\tbDWord                    0xf\n\n \n#define\tbMaskByte0                0xff\t \n#define\tbMaskByte1                0xff00\n#define\tbMaskByte2                0xff0000\n#define\tbMaskByte3                0xff000000\n#define\tbMaskHWord                0xffff0000\n#define\tbMaskLWord                0x0000ffff\n#define\tbMaskDWord                0xffffffff\n\n \n#define\tbRFRegOffsetMask\t0xfffff\n#define\tbEnable                   0x1\t \n#define\tbDisable                  0x0\n\n#define\tLeftAntenna               0x0\t \n#define\tRightAntenna              0x1\n\n#define\ttCheckTxStatus            500    \n#define\ttUpdateRxCounter          100    \n\n#define\trateCCK     0\t \n#define\trateOFDM    1\n#define\trateHT      2\n\n \n#define\tbPMAC_End       0x1ff\t \n#define\tbFPGAPHY0_End   0x8ff\n#define\tbFPGAPHY1_End   0x9ff\n#define\tbCCKPHY0_End    0xaff\n#define\tbOFDMPHY0_End   0xcff\n#define\tbOFDMPHY1_End   0xdff\n\n#define\tbPMACControl\t0x0\t \n#define\tbWMACControl\t0x1\n#define\tbWNICControl\t0x2\n\n#define\tANTENNA_A\t0x1\t \n#define\tANTENNA_B\t0x2\n#define\tANTENNA_AB\t0x3\t \n\n#define\tANTENNA_C\t0x4\n#define\tANTENNA_D\t0x8\n\n \n#define RCR_AAP\t\tBIT(0)\n#define RCR_APM\t\tBIT(1)\t\t \n#define RCR_AM\t\tBIT(2)\t\t \n#define RCR_AB\t\tBIT(3)\t\t \n#define RCR_ACRC32\tBIT(5)\t\t \n#define RCR_9356SEL\tBIT(6)\n#define RCR_AICV\tBIT(12)\t\t \n#define RCR_RXFTH0\t(BIT(13)|BIT(14)|BIT(15))\t \n#define RCR_ADF\t\tBIT(18)\t\t \n#define RCR_ACF\t\tBIT(19)\t\t \n#define RCR_AMF\t\tBIT(20)\t\t \n#define RCR_ADD3\tBIT(21)\n#define RCR_APWRMGT\tBIT(22)\t\t \n#define RCR_CBSSID\tBIT(23)\t\t \n#define RCR_ENMARP\tBIT(28)\t\t \n#define RCR_EnCS1\tBIT(29)\t\t \n#define RCR_EnCS2\tBIT(30)\t\t \n \n#define RCR_OnlyErlPkt\tBIT(31)\n\n \n\n#endif\t \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}