<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RCC Defines<div class="ingroups"><a class="el" href="group__STM32G0xx__defines.html">STM32G0xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32G0xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines.png" border="0" usemap="#agroup____rcc____defines" alt=""/></div>
<map name="agroup____rcc____defines" id="agroup____rcc____defines">
<area shape="rect" href="group__STM32G0xx__defines.html" title="Defined Constants and Types for the STM32G0xx series." alt="" coords="5,544,159,569"/>
<area shape="rect" title="Defined Constants and Types for the STM32G0xx Reset and Clock Control" alt="" coords="207,544,309,569"/>
<area shape="rect" href="group__rcc__ahbenr__en.html" title=" " alt="" coords="365,5,572,31"/>
<area shape="rect" href="group__rcc__ahbrstr__rst.html" title=" " alt="" coords="367,55,570,80"/>
<area shape="rect" href="group__rcc__apb1enr__en.html" title=" " alt="" coords="386,105,551,145"/>
<area shape="rect" href="group__rcc__apb1rstr__rst.html" title=" " alt="" coords="388,169,549,209"/>
<area shape="rect" href="group__rcc__apbsmenr2__en.html" title=" " alt="" coords="370,233,567,273"/>
<area shape="rect" href="group__rcc__apbsmenr__en.html" title=" " alt="" coords="370,297,567,337"/>
<area shape="rect" href="group__rcc__aphbsmenr__en.html" title=" " alt="" coords="379,361,558,416"/>
<area shape="rect" href="group__rcc__bdcr.html" title=" " alt="" coords="386,441,551,481"/>
<area shape="rect" href="group__rcc__ccipr.html" title=" " alt="" coords="357,505,580,545"/>
<area shape="rect" href="group__rcc__cfgr.html" title=" " alt="" coords="394,569,543,609"/>
<area shape="rect" href="group__rcc__cicr.html" title=" " alt="" coords="392,633,545,673"/>
<area shape="rect" href="group__rcc__cier.html" title=" " alt="" coords="393,697,545,737"/>
<area shape="rect" href="group__rcc__cifr.html" title=" " alt="" coords="393,761,545,801"/>
<area shape="rect" href="group__rcc__cr.html" title=" " alt="" coords="375,825,562,851"/>
<area shape="rect" href="group__rcc__csr.html" title=" " alt="" coords="383,875,555,915"/>
<area shape="rect" href="group__rcc__icscr.html" title=" " alt="" coords="367,939,570,979"/>
<area shape="rect" href="group__rcc__pllcfgr.html" title=" " alt="" coords="370,1003,567,1043"/>
<area shape="rect" href="group__rcc__registers.html" title=" " alt="" coords="379,1067,558,1107"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__registers"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html">Reset and Clock Control Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cr.html">CR Clock control Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__icscr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__icscr.html">ICSCR Internal Clock Source Calibration Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr.html">CFGR Configuration Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr.html">PLLCFGR PLL Configuration Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cier"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cier.html">CIER Clock Interrupt Enable Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cifr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cifr.html">CIFR Clock Interrupt Flag Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cicr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cicr.html">CICR Clock Interrupt Clear Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APBRSTRx reset values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APBENRx enable values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__aphbsmenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__aphbsmenr__en.html">RCC_AHBSMENR enable in sleep/stop mode values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apbsmenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apbsmenr__en.html">RCC_APBSMENR1 enable in sleep/stop mode values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apbsmenr2__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apbsmenr2__en.html">RCC_APBSMENR2 enable in sleep/stop mode values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr.html">CCIPR Peripherals Independent Clock Config Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__bdcr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__bdcr.html">BDCR Backup Domain Control Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__csr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__csr.html">CSR Control and Status Register</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac305858312af29247bf73aa48e59fcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac305858312af29247bf73aa48e59fcb6">rcc_apb2_frequency</a>&#160;&#160;&#160;<a class="el" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="separator:gac305858312af29247bf73aa48e59fcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ace0692a17320b9db01d669da358352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(offset,  bit)&#160;&#160;&#160;(((offset) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga9ace0692a17320b9db01d669da358352"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = _REG_BIT(RCC_IOPENR_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a> = _REG_BIT(RCC_IOPENR_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = _REG_BIT(RCC_IOPENR_OFFSET, 3)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = _REG_BIT(RCC_IOPENR_OFFSET, 2)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = _REG_BIT(RCC_IOPENR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = _REG_BIT(RCC_IOPENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">RCC_RNG</a> = _REG_BIT(RCC_AHBENR_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">RCC_AES</a> = _REG_BIT(RCC_AHBENR_OFFSET, 16)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = _REG_BIT(RCC_AHBENR_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">RCC_FLASH</a> = _REG_BIT(RCC_AHBENR_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468">RCC_DMA2</a> = _REG_BIT(RCC_AHBENR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a> = _REG_BIT(RCC_AHBENR_OFFSET, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">RCC_DMA</a> = _REG_BIT(RCC_AHBENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">RCC_LPTIM1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 31)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8">RCC_LPTIM2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 30)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">RCC_DAC1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 29)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = _REG_BIT(RCC_APBENR1_OFFSET, 28)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e">RCC_DBG</a> = _REG_BIT(RCC_APBENR1_OFFSET, 27)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f">RCC_UCPD2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 26)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028">RCC_UCPD1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 25)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a> = _REG_BIT(RCC_APBENR1_OFFSET, 24)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7">RCC_I2C3</a> = _REG_BIT(RCC_APBENR1_OFFSET, 23)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 22)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">RCC_LPUART1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2">RCC_USART4</a> = _REG_BIT(RCC_APBENR1_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a> = _REG_BIT(RCC_APBENR1_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6">RCC_CRS</a> = _REG_BIT(RCC_APBENR1_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a> = _REG_BIT(RCC_APBENR1_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793">RCC_USB</a> = _REG_BIT(RCC_APBENR1_OFFSET, 13)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4c525ec06867e37c8df4f0b09288e662">RCC_FDCAN</a> = _REG_BIT(RCC_APBENR1_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">RCC_WWDG</a> = _REG_BIT(RCC_APBENR1_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6a36ec90310c8a20a1178e57941bc8a9">RCC_RTCAPB</a> = _REG_BIT(RCC_APBENR1_OFFSET, 10)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516">RCC_USART6</a> = _REG_BIT(RCC_APBENR1_OFFSET, 9)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2e427c2db203e6cca8886671b5969018">RCC_USART5</a> = _REG_BIT(RCC_APBENR1_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a125f45fd4215043a934db8c4c587c753">RCC_LPUART2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 7)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a> = _REG_BIT(RCC_APBENR1_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = _REG_BIT(RCC_APBENR1_OFFSET, 4)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66">RCC_TIM4</a> = _REG_BIT(RCC_APBENR1_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = _REG_BIT(RCC_APBENR1_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a> = _REG_BIT(RCC_APBENR2_OFFSET, 20)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a> = _REG_BIT(RCC_APBENR2_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a> = _REG_BIT(RCC_APBENR2_OFFSET, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a> = _REG_BIT(RCC_APBENR2_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a> = _REG_BIT(RCC_APBENR2_OFFSET, 15)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = _REG_BIT(RCC_APBENR2_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = _REG_BIT(RCC_APBENR2_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = _REG_BIT(RCC_APBENR2_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">RCC_SYSCFG</a> = _REG_BIT(RCC_APBENR2_OFFSET, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">SCC_GPIOF</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">SCC_GPIOE</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">SCC_GPIOD</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 3)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">SCC_GPIOC</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 2)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">SCC_GPIOB</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">SCC_GPIOA</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">SCC_RNG</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">SCC_AES</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 16)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">SCC_CRC</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9c8f34c18f96cfe3084093241b152a16">SCC_SRAM</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">SCC_FLASH</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790">SCC_DMA2</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">SCC_DMA1</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8">SCC_DMA</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">SCC_LPTIM1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 31)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad">SCC_LPTIM2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 30)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">SCC_DAC1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 29)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">SCC_PWR</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 28)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5">SCC_DBG</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 27)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af">SCC_UCPD2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 26)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a">SCC_UCPD1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578">SCC_CEC</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 24)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765">SCC_I2C3</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 23)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">SCC_I2C2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 22)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">SCC_I2C1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">SCC_LPUART1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b">SCC_USART4</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">SCC_USART3</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 18)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">SCC_USART2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a34d9d59e65efab57e20c2380fa18a27f">SCC_CRS</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd">SCC_SPI3</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">SCC_SPI2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 14)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e443743309c92a548eeff038da8a773">SCC_USB</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 13)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3b387a88aad71bd13a3a8d1d7c16fce6">SCC_FDCAN</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378">SCC_WWDG</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a586e83bf1cf25dcbe4dbe16e0bde7066">SCC_RTCAPB</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 10)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4ee4da60c1d3d276dca4b7cba60af293">SCC_USART6</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9c31c648f86f29648b1f9c6331ad9908">SCC_USART5</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad8ab79111771f4044604409fbc4fedae">SCC_LPUART2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 7)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">SCC_TIM7</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 5)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">SCC_TIM6</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">SCC_TIM3</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">SCC_TIM2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d">SCC_ADC</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 20)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">SCC_TIM17</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">SCC_TIM16</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">SCC_TIM15</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32">SCC_TIM14</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 15)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">SCC_USART1</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">SCC_SPI1</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">SCC_TIM1</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">SCC_SYSCFG</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 0)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 3)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 2)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">RST_RNG</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">RST_AES</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 16)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">RST_CRC</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">RST_FLASH</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099">RST_DMA2</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">RST_DMA1</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c">RST_DMA</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">RST_LPTIM1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 31)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8">RST_LPTIM2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 30)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">RST_DAC1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 29)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 28)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c">RST_DBG</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 27)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92">RST_UCPD2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 26)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6">RST_UCPD1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 25)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 24)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f">RST_I2C3</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 23)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">RST_LPUART1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0">RST_USART4</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 19)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b">RST_CRS</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c">RST_USB</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 13)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3e56f41a6505ec646a173264c379c137">RST_FDCAN</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 12)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a366bea17b6ae5010739cf90bb8981d44">RST_USART6</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 9)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a1dd5d4a34a19286f72087a532beb0454">RST_USART5</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab43593d9cd8628ee8061af3a99c61a7f">RST_LPUART2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 7)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 5)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361">RST_TIM4</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 2)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 20)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 16)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 15)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 12)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 11)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 0)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110888bbf867801a32e47160f98acd06"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga110888bbf867801a32e47160f98acd06">rcc_clock</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a">RCC_CLOCK_CONFIG_LSI_32KHZ</a>
, <a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350">RCC_CLOCK_CONFIG_HSI_4MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c">RCC_CLOCK_CONFIG_HSI_16MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5">RCC_CLOCK_CONFIG_HSI_PLL_32MHZ</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd">RCC_CLOCK_CONFIG_HSI_PLL_64MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e">RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a>
<br />
 }</td></tr>
<tr class="separator:ga110888bbf867801a32e47160f98acd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd82204202c577cffe2a434c730bf375"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafd82204202c577cffe2a434c730bf375">rcc_set_sysclk_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:gafd82204202c577cffe2a434c730bf375"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Source for the System Clock.  <a href="group__rcc__defines.html#gafd82204202c577cffe2a434c730bf375">More...</a><br /></td></tr>
<tr class="separator:gafd82204202c577cffe2a434c730bf375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait until system clock switched to given oscillator.  <a href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">More...</a><br /></td></tr>
<tr class="separator:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229c85444fc847f9102dedab40c9165f"><td class="memItemLeft" align="right" valign="top">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga229c85444fc847f9102dedab40c9165f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the clock source which is used as system clock.  <a href="group__rcc__defines.html#ga229c85444fc847f9102dedab40c9165f">More...</a><br /></td></tr>
<tr class="separator:ga229c85444fc847f9102dedab40c9165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure pll source.  <a href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">More...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ecbc8607f58a3d8b3647724261a738"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a> (uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr)</td></tr>
<tr class="memdesc:ga20ecbc8607f58a3d8b3647724261a738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure pll source and output frequencies.  <a href="group__rcc__defines.html#ga20ecbc8607f58a3d8b3647724261a738">More...</a><br /></td></tr>
<tr class="separator:ga20ecbc8607f58a3d8b3647724261a738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18eb2578316f07c4c152b24928498b6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga18eb2578316f07c4c152b24928498b6d">rcc_enable_pllp</a> (bool enable)</td></tr>
<tr class="memdesc:ga18eb2578316f07c4c152b24928498b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL P clock output.  <a href="group__rcc__defines.html#ga18eb2578316f07c4c152b24928498b6d">More...</a><br /></td></tr>
<tr class="separator:ga18eb2578316f07c4c152b24928498b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66006b568fa03cf5fb081ffa90a36d8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga66006b568fa03cf5fb081ffa90a36d8f">rcc_enable_pllq</a> (bool enable)</td></tr>
<tr class="memdesc:ga66006b568fa03cf5fb081ffa90a36d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL Q clock output.  <a href="group__rcc__defines.html#ga66006b568fa03cf5fb081ffa90a36d8f">More...</a><br /></td></tr>
<tr class="separator:ga66006b568fa03cf5fb081ffa90a36d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa258ac09581312545b0138b694fdbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0aa258ac09581312545b0138b694fdbb">rcc_enable_pllr</a> (bool enable)</td></tr>
<tr class="memdesc:ga0aa258ac09581312545b0138b694fdbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL R clock output.  <a href="group__rcc__defines.html#ga0aa258ac09581312545b0138b694fdbb">More...</a><br /></td></tr>
<tr class="separator:ga0aa258ac09581312545b0138b694fdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a> (uint32_t ppre)</td></tr>
<tr class="memdesc:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure APB peripheral clock prescaler.  <a href="group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee">More...</a><br /></td></tr>
<tr class="separator:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure AHB peripheral clock prescaler.  <a href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">More...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410efa93b0d73a995d5a09c0d4a7e8a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">rcc_set_hsisys_div</a> (uint32_t hsidiv)</td></tr>
<tr class="memdesc:ga410efa93b0d73a995d5a09c0d4a7e8a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure HSI16 clock division factor to feed SYSCLK.  <a href="group__rcc__defines.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">More...</a><br /></td></tr>
<tr class="separator:ga410efa93b0d73a995d5a09c0d4a7e8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49393bf435c0fe9ba573917154d03b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf49393bf435c0fe9ba573917154d03b4">rcc_set_mcopre</a> (uint32_t mcopre)</td></tr>
<tr class="memdesc:gaf49393bf435c0fe9ba573917154d03b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure mco prescaler.  <a href="group__rcc__defines.html#gaf49393bf435c0fe9ba573917154d03b4">More...</a><br /></td></tr>
<tr class="separator:gaf49393bf435c0fe9ba573917154d03b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a14bcd681acbfdd75141e0bd65f7c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga97a14bcd681acbfdd75141e0bd65f7c7">rcc_clock_setup</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga97a14bcd681acbfdd75141e0bd65f7c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI).  <a href="group__rcc__defines.html#ga97a14bcd681acbfdd75141e0bd65f7c7">More...</a><br /></td></tr>
<tr class="separator:ga97a14bcd681acbfdd75141e0bd65f7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab596f876b0d6d5ecda0e81cf177eae3b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab596f876b0d6d5ecda0e81cf177eae3b">rcc_set_rng_clk_div</a> (uint32_t rng_div)</td></tr>
<tr class="memdesc:gab596f876b0d6d5ecda0e81cf177eae3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup RNG Peripheral Clock Divider.  <a href="group__rcc__defines.html#gab596f876b0d6d5ecda0e81cf177eae3b">More...</a><br /></td></tr>
<tr class="separator:gab596f876b0d6d5ecda0e81cf177eae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df8e8d17e0d4ddfaf0f91f08f154df7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7df8e8d17e0d4ddfaf0f91f08f154df7">rcc_set_peripheral_clk_sel</a> (uint32_t periph, uint32_t sel)</td></tr>
<tr class="memdesc:ga7df8e8d17e0d4ddfaf0f91f08f154df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the peripheral clock source.  <a href="group__rcc__defines.html#ga7df8e8d17e0d4ddfaf0f91f08f154df7">More...</a><br /></td></tr>
<tr class="separator:ga7df8e8d17e0d4ddfaf0f91f08f154df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the USART at base specified.  <a href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2">More...</a><br /></td></tr>
<tr class="separator:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a> (uint32_t timer)</td></tr>
<tr class="memdesc:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the Timer at base specified.  <a href="group__rcc__defines.html#ga31e9d235ff78a3228bbf5e8b6a2de212">More...</a><br /></td></tr>
<tr class="separator:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fb456350d70bbc116063113995b2eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a> (uint32_t i2c)</td></tr>
<tr class="memdesc:ga92fb456350d70bbc116063113995b2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the I2C device at base specified.  <a href="group__rcc__defines.html#ga92fb456350d70bbc116063113995b2eb">More...</a><br /></td></tr>
<tr class="separator:ga92fb456350d70bbc116063113995b2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c23129221ec9e76e0d873215b1c7b57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c23129221ec9e76e0d873215b1c7b57">rcc_get_spi_clk_freq</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga2c23129221ec9e76e0d873215b1c7b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the SPI device at base specified.  <a href="group__rcc__defines.html#ga2c23129221ec9e76e0d873215b1c7b57">More...</a><br /></td></tr>
<tr class="separator:ga2c23129221ec9e76e0d873215b1c7b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2706213ae449214826f797ac93c51d52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga2706213ae449214826f797ac93c51d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the given oscillator ready?  <a href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">More...</a><br /></td></tr>
<tr class="separator:ga2706213ae449214826f797ac93c51d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Oscillator Ready.  <a href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">rcc_get_div_from_hpre</a> (uint8_t div_val)</td></tr>
<tr class="memdesc:gafbb1afb9546f939744d71f4bd6f537bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers.  <a href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">More...</a><br /></td></tr>
<tr class="separator:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e91ee34c2bccf6919637aae7d965e1"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga98e91ee34c2bccf6919637aae7d965e1">rcc_clock_config</a> [<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a>]</td></tr>
<tr class="separator:ga98e91ee34c2bccf6919637aae7d965e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>Defined Constants and Types for the STM32G0xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span class="obfuscator">.nosp@m.</span>n@se<span class="obfuscator">.nosp@m.</span>znam.<span class="obfuscator">.nosp@m.</span>cz</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga9ace0692a17320b9db01d669da358352" name="ga9ace0692a17320b9db01d669da358352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ace0692a17320b9db01d669da358352">&#9670;&nbsp;</a></span>_REG_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REG_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((offset) &lt;&lt; 5) + (bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00641">641</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gac305858312af29247bf73aa48e59fcb6" name="gac305858312af29247bf73aa48e59fcb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac305858312af29247bf73aa48e59fcb6">&#9670;&nbsp;</a></span>rcc_apb2_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define rcc_apb2_frequency&#160;&#160;&#160;<a class="el" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00637">637</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga110888bbf867801a32e47160f98acd06" name="ga110888bbf867801a32e47160f98acd06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110888bbf867801a32e47160f98acd06">&#9670;&nbsp;</a></span>rcc_clock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga110888bbf867801a32e47160f98acd06">rcc_clock</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a" name="gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a"></a>RCC_CLOCK_CONFIG_LSI_32KHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350" name="gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350"></a>RCC_CLOCK_CONFIG_HSI_4MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c" name="gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c"></a>RCC_CLOCK_CONFIG_HSI_16MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5" name="gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5"></a>RCC_CLOCK_CONFIG_HSI_PLL_32MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd" name="gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd"></a>RCC_CLOCK_CONFIG_HSI_PLL_64MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e" name="gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e"></a>RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492" name="gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492"></a>RCC_CLOCK_CONFIG_END&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00843">843</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga68c2b48bd51903ccf423c86458194354" name="ga68c2b48bd51903ccf423c86458194354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c2b48bd51903ccf423c86458194354">&#9670;&nbsp;</a></span>rcc_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc" name="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"></a>RCC_HSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4" name="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"></a>RCC_HSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013" name="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"></a>RCC_PLL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4" name="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"></a>RCC_LSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782" name="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"></a>RCC_LSI&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00643">643</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga54c7db24941f636ee238833c481ada48" name="ga54c7db24941f636ee238833c481ada48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c7db24941f636ee238833c481ada48">&#9670;&nbsp;</a></span>rcc_periph_clken</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4" name="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"></a>RCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779" name="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779"></a>RCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e" name="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"></a>RCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea" name="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"></a>RCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c" name="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"></a>RCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680" name="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"></a>RCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d" name="gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d"></a>RCC_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812" name="gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812"></a>RCC_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346" name="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"></a>RCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b" name="gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b"></a>RCC_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468" name="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468"></a>RCC_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546" name="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546"></a>RCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3" name="gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3"></a>RCC_DMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26" name="gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26"></a>RCC_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8" name="gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8"></a>RCC_LPTIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f" name="gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f"></a>RCC_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b" name="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"></a>RCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e" name="gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e"></a>RCC_DBG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f" name="gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f"></a>RCC_UCPD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028" name="gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028"></a>RCC_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7" name="gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7"></a>RCC_CEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7" name="gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7"></a>RCC_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a" name="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"></a>RCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0" name="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"></a>RCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4" name="gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4"></a>RCC_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2" name="gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2"></a>RCC_USART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155" name="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155"></a>RCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b" name="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"></a>RCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6" name="gga54c7db24941f636ee238833c481ada48a08e8013727a9c6cfb199671a045952e6"></a>RCC_CRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952" name="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952"></a>RCC_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c" name="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"></a>RCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793" name="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793"></a>RCC_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4c525ec06867e37c8df4f0b09288e662" name="gga54c7db24941f636ee238833c481ada48a4c525ec06867e37c8df4f0b09288e662"></a>RCC_FDCAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514" name="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514"></a>RCC_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6a36ec90310c8a20a1178e57941bc8a9" name="gga54c7db24941f636ee238833c481ada48a6a36ec90310c8a20a1178e57941bc8a9"></a>RCC_RTCAPB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516" name="gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516"></a>RCC_USART6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a2e427c2db203e6cca8886671b5969018" name="gga54c7db24941f636ee238833c481ada48a2e427c2db203e6cca8886671b5969018"></a>RCC_USART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a125f45fd4215043a934db8c4c587c753" name="gga54c7db24941f636ee238833c481ada48a125f45fd4215043a934db8c4c587c753"></a>RCC_LPUART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb" name="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb"></a>RCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69" name="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"></a>RCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66" name="gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66"></a>RCC_TIM4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf" name="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"></a>RCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6" name="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"></a>RCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385" name="gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385"></a>RCC_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3" name="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"></a>RCC_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e" name="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"></a>RCC_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5" name="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"></a>RCC_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709" name="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709"></a>RCC_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8" name="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"></a>RCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953" name="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"></a>RCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e" name="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"></a>RCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35" name="gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35"></a>RCC_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97" name="gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97"></a>SCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98" name="gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98"></a>SCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53" name="gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53"></a>SCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7" name="gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7"></a>SCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc" name="gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc"></a>SCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af" name="gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af"></a>SCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035" name="gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035"></a>SCC_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707" name="gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707"></a>SCC_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac" name="gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac"></a>SCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a9c8f34c18f96cfe3084093241b152a16" name="gga54c7db24941f636ee238833c481ada48a9c8f34c18f96cfe3084093241b152a16"></a>SCC_SRAM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d" name="gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d"></a>SCC_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790" name="gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790"></a>SCC_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300" name="gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300"></a>SCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8" name="gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8"></a>SCC_DMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56" name="gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56"></a>SCC_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad" name="gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad"></a>SCC_LPTIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7" name="gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7"></a>SCC_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633" name="gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633"></a>SCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5" name="gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5"></a>SCC_DBG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af" name="gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af"></a>SCC_UCPD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a" name="gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a"></a>SCC_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578" name="gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578"></a>SCC_CEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765" name="gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765"></a>SCC_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214" name="gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214"></a>SCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5" name="gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5"></a>SCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903" name="gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903"></a>SCC_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b" name="gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b"></a>SCC_USART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb" name="gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb"></a>SCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc" name="gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc"></a>SCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a34d9d59e65efab57e20c2380fa18a27f" name="gga54c7db24941f636ee238833c481ada48a34d9d59e65efab57e20c2380fa18a27f"></a>SCC_CRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd" name="gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd"></a>SCC_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3" name="gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3"></a>SCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6e443743309c92a548eeff038da8a773" name="gga54c7db24941f636ee238833c481ada48a6e443743309c92a548eeff038da8a773"></a>SCC_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3b387a88aad71bd13a3a8d1d7c16fce6" name="gga54c7db24941f636ee238833c481ada48a3b387a88aad71bd13a3a8d1d7c16fce6"></a>SCC_FDCAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378" name="gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378"></a>SCC_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a586e83bf1cf25dcbe4dbe16e0bde7066" name="gga54c7db24941f636ee238833c481ada48a586e83bf1cf25dcbe4dbe16e0bde7066"></a>SCC_RTCAPB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4ee4da60c1d3d276dca4b7cba60af293" name="gga54c7db24941f636ee238833c481ada48a4ee4da60c1d3d276dca4b7cba60af293"></a>SCC_USART6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a9c31c648f86f29648b1f9c6331ad9908" name="gga54c7db24941f636ee238833c481ada48a9c31c648f86f29648b1f9c6331ad9908"></a>SCC_USART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad8ab79111771f4044604409fbc4fedae" name="gga54c7db24941f636ee238833c481ada48ad8ab79111771f4044604409fbc4fedae"></a>SCC_LPUART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838" name="gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838"></a>SCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5" name="gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5"></a>SCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8" name="gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8"></a>SCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3" name="gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3"></a>SCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d" name="gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d"></a>SCC_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f" name="gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f"></a>SCC_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07" name="gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07"></a>SCC_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f" name="gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f"></a>SCC_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32" name="gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32"></a>SCC_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1" name="gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1"></a>SCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7" name="gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7"></a>SCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773" name="gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773"></a>SCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d" name="gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d"></a>SCC_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00651">651</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4bd6185a4613aaa3ee5447c3d86ba718" name="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd6185a4613aaa3ee5447c3d86ba718">&#9670;&nbsp;</a></span>rcc_periph_rst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb" name="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"></a>RST_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"></a>RST_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"></a>RST_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208" name="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"></a>RST_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"></a>RST_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"></a>RST_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4" name="gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4"></a>RST_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5"></a>RST_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61"></a>RST_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e"></a>RST_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099" name="gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099"></a>RST_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2" name="gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2"></a>RST_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c"></a>RST_DMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a"></a>RST_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8" name="gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8"></a>RST_LPTIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764"></a>RST_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044" name="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"></a>RST_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c" name="gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c"></a>RST_DBG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92"></a>RST_UCPD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6"></a>RST_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a"></a>RST_CEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f" name="gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f"></a>RST_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8" name="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"></a>RST_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"></a>RST_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775"></a>RST_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0" name="gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0"></a>RST_USART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da" name="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da"></a>RST_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24" name="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"></a>RST_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b" name="gga4bd6185a4613aaa3ee5447c3d86ba718a184a181c6705b431f233ea6645ea668b"></a>RST_CRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8"></a>RST_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"></a>RST_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c"></a>RST_USB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a3e56f41a6505ec646a173264c379c137" name="gga4bd6185a4613aaa3ee5447c3d86ba718a3e56f41a6505ec646a173264c379c137"></a>RST_FDCAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a366bea17b6ae5010739cf90bb8981d44" name="gga4bd6185a4613aaa3ee5447c3d86ba718a366bea17b6ae5010739cf90bb8981d44"></a>RST_USART6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a1dd5d4a34a19286f72087a532beb0454" name="gga4bd6185a4613aaa3ee5447c3d86ba718a1dd5d4a34a19286f72087a532beb0454"></a>RST_USART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab43593d9cd8628ee8061af3a99c61a7f" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab43593d9cd8628ee8061af3a99c61a7f"></a>RST_LPUART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa" name="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa"></a>RST_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"></a>RST_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361"></a>RST_TIM4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3" name="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"></a>RST_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"></a>RST_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5"></a>RST_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"></a>RST_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"></a>RST_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"></a>RST_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247" name="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247"></a>RST_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1" name="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"></a>RST_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc" name="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"></a>RST_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf" name="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"></a>RST_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2" name="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"></a>RST_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00765">765</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga97a14bcd681acbfdd75141e0bd65f7c7" name="ga97a14bcd681acbfdd75141e0bd65f7c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a14bcd681acbfdd75141e0bd65f7c7">&#9670;&nbsp;</a></span>rcc_clock_setup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). </p>
<p >taking care of flash/pwr and src configuration </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clock</td><td><a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> with desired parameters </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00439">439</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00839">rcc_clock_scale::ahb_frequency</a>, <a class="el" href="g0_2rcc_8h_source.html#l00840">rcc_clock_scale::apb_frequency</a>, <a class="el" href="g0_2flash_8h_source.html#l00072">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00031">flash_prefetch_disable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00026">flash_prefetch_enable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="g0_2rcc_8h_source.html#l00837">rcc_clock_scale::flash_waitstates</a>, <a class="el" href="g0_2rcc_8h_source.html#l00835">rcc_clock_scale::hpre</a>, <a class="el" href="g0_2rcc_8h_source.html#l00833">rcc_clock_scale::hsisys_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00826">rcc_clock_scale::pll_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00827">rcc_clock_scale::pll_mul</a>, <a class="el" href="g0_2rcc_8h_source.html#l00825">rcc_clock_scale::pll_source</a>, <a class="el" href="g0_2rcc_8h_source.html#l00828">rcc_clock_scale::pllp_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00829">rcc_clock_scale::pllq_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00830">rcc_clock_scale::pllr_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00836">rcc_clock_scale::ppre</a>, <a class="el" href="pwr_8c_source.html#l00037">pwr_set_vos_scale()</a>, <a class="el" href="rcc_8c_source.html#l00042">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00043">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00374">rcc_enable_pllr()</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00644">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>, <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00127">rcc_periph_clock_enable()</a>, <a class="el" href="g0_2rcc_8h_source.html#l00646">RCC_PLL</a>, <a class="el" href="g0_2rcc_8h_source.html#l00267">RCC_PLLCFGR_PLLSRC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00670">RCC_PWR</a>, <a class="el" href="rcc_8c_source.html#l00400">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00413">rcc_set_hsisys_div()</a>, <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>, <a class="el" href="rcc_8c_source.html#l00387">rcc_set_ppre()</a>, <a class="el" href="rcc_8c_source.html#l00225">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00196">rcc_wait_for_osc_ready()</a>, <a class="el" href="rcc_8c_source.html#l00283">rcc_wait_for_sysclk_status()</a>, <a class="el" href="g0_2rcc_8h_source.html#l00822">rcc_clock_scale::sysclock_source</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00838">rcc_clock_scale::voltage_scale</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga97a14bcd681acbfdd75141e0bd65f7c7_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga97a14bcd681acbfdd75141e0bd65f7c7_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga97a14bcd681acbfdd75141e0bd65f7c7_cgraph" id="agroup__rcc__defines_ga97a14bcd681acbfdd75141e0bd65f7c7_cgraph">
<area shape="rect" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,385,131,412"/>
<area shape="rect" href="group__flash__file.html#ga1b35f387b1aa45b20bccc40456cb33fc" title="Note carefully the clock restrictions under which the prefetch buffer may be set to disabled." alt="" coords="185,5,353,32"/>
<area shape="rect" href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7" title="This buffer is used for instruction fetches and may or may not be enabled by default,..." alt="" coords="187,56,352,83"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="217,107,322,133"/>
<area shape="rect" href="group__pwr__file.html#ga5c20c3e54554d82e05cf53cc02fba118" title="Setup voltage scaling range." alt="" coords="197,157,341,184"/>
<area shape="rect" href="group__rcc__file.html#ga0aa258ac09581312545b0138b694fdbb" title="Enable PLL R clock output." alt="" coords="209,208,329,235"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="408,487,540,513"/>
<area shape="rect" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20" title=" " alt="" coords="222,309,317,336"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title=" " alt="" coords="223,360,316,387"/>
<area shape="rect" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode." alt="" coords="179,411,360,437"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="Configure AHB peripheral clock prescaler." alt="" coords="217,461,321,488"/>
<area shape="rect" href="group__rcc__file.html#ga410efa93b0d73a995d5a09c0d4a7e8a7" title="Configure HSI16 clock division factor to feed SYSCLK." alt="" coords="198,512,341,539"/>
<area shape="rect" href="group__rcc__file.html#ga20ecbc8607f58a3d8b3647724261a738" title="Configure pll source and output frequencies." alt="" coords="204,563,335,589"/>
<area shape="rect" href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee" title="Configure APB peripheral clock prescaler." alt="" coords="217,613,321,640"/>
<area shape="rect" href="group__rcc__file.html#gafd82204202c577cffe2a434c730bf375" title="Set the Source for the System Clock." alt="" coords="186,664,353,691"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="182,715,357,741"/>
<area shape="rect" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7" title="Wait until system clock switched to given oscillator." alt="" coords="195,766,344,807"/>
</map>
</div>

</div>
</div>
<a id="ga2297cce07d5113023bf8eff03fc62c66" name="ga2297cce07d5113023bf8eff03fc62c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297cce07d5113023bf8eff03fc62c66">&#9670;&nbsp;</a></span>rcc_css_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00206">206</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>.</p>

</div>
</div>
<a id="gaddb943f9f25dc2df52890c90d468f373" name="gaddb943f9f25dc2df52890c90d468f373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb943f9f25dc2df52890c90d468f373">&#9670;&nbsp;</a></span>rcc_css_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00201">201</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00078">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gab1b45443e00d0774628de632257ba9f4" name="gab1b45443e00d0774628de632257ba9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b45443e00d0774628de632257ba9f4">&#9670;&nbsp;</a></span>rcc_css_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00211">211</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00044">RCC_CICR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00294">RCC_CICR_CSSC</a>.</p>

</div>
</div>
<a id="ga0d3d34d807e0934127960914833a1b4d" name="ga0d3d34d807e0934127960914833a1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3d34d807e0934127960914833a1b4d">&#9670;&nbsp;</a></span>rcc_css_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00216">216</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00043">RCC_CIFR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00283">RCC_CIFR_CSSF</a>.</p>

</div>
</div>
<a id="ga18eb2578316f07c4c152b24928498b6d" name="ga18eb2578316f07c4c152b24928498b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18eb2578316f07c4c152b24928498b6d">&#9670;&nbsp;</a></span>rcc_enable_pllp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_pllp </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL P clock output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>or disable P clock output </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00348">348</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00241">RCC_PLLCFGR_PLLPEN</a>.</p>

</div>
</div>
<a id="ga66006b568fa03cf5fb081ffa90a36d8f" name="ga66006b568fa03cf5fb081ffa90a36d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66006b568fa03cf5fb081ffa90a36d8f">&#9670;&nbsp;</a></span>rcc_enable_pllq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_pllq </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL Q clock output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>or disable Q clock output </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00361">361</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00230">RCC_PLLCFGR_PLLQEN</a>.</p>

</div>
</div>
<a id="ga0aa258ac09581312545b0138b694fdbb" name="ga0aa258ac09581312545b0138b694fdbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa258ac09581312545b0138b694fdbb">&#9670;&nbsp;</a></span>rcc_enable_pllr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_pllr </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL R clock output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>or disable R clock output </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00374">374</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00219">RCC_PLLCFGR_PLLREN</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga0aa258ac09581312545b0138b694fdbb_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga0aa258ac09581312545b0138b694fdbb_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga0aa258ac09581312545b0138b694fdbb_icgraph" id="agroup__rcc__defines_ga0aa258ac09581312545b0138b694fdbb_icgraph">
<area shape="rect" title="Enable PLL R clock output." alt="" coords="179,5,299,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="gafbb1afb9546f939744d71f4bd6f537bf" name="gafbb1afb9546f939744d71f4bd6f537bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1afb9546f939744d71f4bd6f537bf">&#9670;&nbsp;</a></span>rcc_get_div_from_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rcc_get_div_from_hpre </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div_val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div_val</td><td>Masked and shifted divider value from register (e.g. RCC_CFGR) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00260">260</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00550">rcc_get_clksel_freq()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph.png" border="0" usemap="#agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph" id="agroup__rcc__defines_gafbb1afb9546f939744d71f4bd6f537bf_icgraph">
<area shape="rect" title="This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4&#45;bit value,..." alt="" coords="611,31,781,57"/>
<area shape="rect" href="group__rcc__file.html#gaccd80812aee2800d2f34f6ccbffef941" title=" " alt="" coords="416,31,563,57"/>
<area shape="rect" href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb" title="Get the peripheral clock speed for the I2C device at base specified." alt="" coords="207,5,361,32"/>
<area shape="rect" href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="200,56,368,83"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,56,152,83"/>
</map>
</div>

</div>
</div>
<a id="ga92fb456350d70bbc116063113995b2eb" name="ga92fb456350d70bbc116063113995b2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fb456350d70bbc116063113995b2eb">&#9670;&nbsp;</a></span>rcc_get_i2c_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_i2c_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>i2c</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the I2C device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c</td><td>Base address of I2C to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00601">601</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00046">I2C1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00047">I2C2_BASE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00541">RCC_CCIPR_I2C1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00542">RCC_CCIPR_I2C2SEL_SHIFT</a>, and <a class="el" href="rcc_8c_source.html#l00550">rcc_get_clksel_freq()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga92fb456350d70bbc116063113995b2eb_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga92fb456350d70bbc116063113995b2eb_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga92fb456350d70bbc116063113995b2eb_cgraph" id="agroup__rcc__defines_ga92fb456350d70bbc116063113995b2eb_cgraph">
<area shape="rect" title="Get the peripheral clock speed for the I2C device at base specified." alt="" coords="5,5,160,32"/>
<area shape="rect" href="group__rcc__file.html#gaccd80812aee2800d2f34f6ccbffef941" title=" " alt="" coords="208,5,355,32"/>
<area shape="rect" href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf" title="This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4&#45;bit value,..." alt="" coords="403,5,573,32"/>
</map>
</div>

</div>
</div>
<a id="ga2c23129221ec9e76e0d873215b1c7b57" name="ga2c23129221ec9e76e0d873215b1c7b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c23129221ec9e76e0d873215b1c7b57">&#9670;&nbsp;</a></span>rcc_get_spi_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_spi_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the SPI device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spi</td><td>Base address of SPI device to get clock frequency for (e.g. SPI1_BASE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00615">615</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00043">rcc_apb1_frequency</a>.</p>

</div>
</div>
<a id="ga31e9d235ff78a3228bbf5e8b6a2de212" name="ga31e9d235ff78a3228bbf5e8b6a2de212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e9d235ff78a3228bbf5e8b6a2de212">&#9670;&nbsp;</a></span>rcc_get_timer_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_timer_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the Timer at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">timer</td><td>Base address of TIM to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00590">590</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00836">rcc_clock_scale::ppre</a>, <a class="el" href="rcc_8c_source.html#l00043">rcc_apb1_frequency</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00148">RCC_CFGR_PPRE_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00155">RCC_CFGR_PPRE_NODIV</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00149">RCC_CFGR_PPRE_SHIFT</a>.</p>

</div>
</div>
<a id="ga3cfb3913707f5712833346ea2e6d4ba2" name="ga3cfb3913707f5712833346ea2e6d4ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfb3913707f5712833346ea2e6d4ba2">&#9670;&nbsp;</a></span>rcc_get_usart_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_usart_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the USART at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">usart</td><td>Base address of USART to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00570">570</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00056">LPUART1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00057">LPUART2_BASE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00551">RCC_CCIPR_LPUART1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00552">RCC_CCIPR_LPUART2SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00572">RCC_CCIPR_USART1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00571">RCC_CCIPR_USART2SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00570">RCC_CCIPR_USART3SEL_SHIFT</a>, <a class="el" href="rcc_8c_source.html#l00550">rcc_get_clksel_freq()</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00073">USART1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00042">USART2_BASE</a>, and <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00043">USART3_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart__common__all_8c_source.html#l00053">usart_set_baudrate()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph" id="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_cgraph">
<area shape="rect" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="5,5,173,32"/>
<area shape="rect" href="group__rcc__file.html#gaccd80812aee2800d2f34f6ccbffef941" title=" " alt="" coords="221,5,368,32"/>
<area shape="rect" href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf" title="This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4&#45;bit value,..." alt="" coords="416,5,587,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" id="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph">
<area shape="rect" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="200,5,368,32"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,5,152,32"/>
</map>
</div>

</div>
</div>
<a id="ga2706213ae449214826f797ac93c51d52" name="ga2706213ae449214826f797ac93c51d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2706213ae449214826f797ac93c51d52">&#9670;&nbsp;</a></span>rcc_is_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool rcc_is_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the given oscillator ready? </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the hardware indicates the oscillator is ready. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00176">176</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00611">RCC_BDCR_LSERDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00080">RCC_CR_HSERDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00099">RCC_CR_HSIRDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00076">RCC_CR_PLLRDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00625">RCC_CSR_LSIRDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00644">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00647">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00648">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00646">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>, and <a class="el" href="rcc_8c_source.html#l00196">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" id="agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph">
<area shape="rect" title="Is the given oscillator ready?" alt="" coords="401,5,533,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="179,31,353,57"/>
</map>
</div>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e" name="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p >Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see rcc_backupdomain_reset). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00238">238</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00647">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270" name="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p >Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00208">208</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00610">RCC_BDCR_LSEBYP</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00079">RCC_CR_HSEBYP</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00647">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga89d079556639549018fbd8d66cf5fc20" name="ga89d079556639549018fbd8d66cf5fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d079556639549018fbd8d66cf5fc20">&#9670;&nbsp;</a></span>rcc_osc_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00152">152</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00644">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00647">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00648">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00646">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph" id="agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph">
<area shape="rect" title=" " alt="" coords="179,5,273,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="ga81b16ade2e5d6e024f36e3d568a9fd97" name="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">&#9670;&nbsp;</a></span>rcc_osc_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00128">128</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00612">RCC_BDCR_LSEON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00081">RCC_CR_HSEON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00101">RCC_CR_HSION</a>, <a class="el" href="g0_2rcc_8h_source.html#l00077">RCC_CR_PLLON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00626">RCC_CSR_LSION</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00644">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00647">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00648">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00646">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" title=" " alt="" coords="179,5,272,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721" name="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p >Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00139">139</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c" name="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p >Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00127">127</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" id="agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph">
<area shape="rect" title="Enable Peripheral Clock in running mode." alt="" coords="179,5,360,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef" name="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p >Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00166">166</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58" name="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p >Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00152">152</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573" name="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p >Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00179">179</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566" name="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p >Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573" title="Reset Peripheral, release.">rcc_periph_reset_release</a> for a less error prone version, if you only need to unreset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APBRSTRx reset values (full set)</a> </li>
<li>If register is RCC_APB2RSTR, from rcc_apb2rstr_rst </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00111">111</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b" name="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p >Disable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721" title="Disable Peripheral Clock in running mode.">rcc_periph_clock_disable</a> for a less error prone version, if you only need to disable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APBENRx enable values (full set)</a> </li>
<li>If register is RCC_APB2ENR, from rcc_apb2enr_en </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00066">66</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8" name="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p >Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode.">rcc_periph_clock_enable</a> for a less error prone version, if you only need to enable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APBENRx enable values (full set)</a> </li>
<li>If register is RCC_APB2ENR, from rcc_apb2enr_en </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205" name="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p >Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef" title="Reset Peripheral, hold.">rcc_periph_reset_hold</a> for a less error prone version, if you only need to reset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APBRSTRx reset values (full set)</a> </li>
<li>If register is RCC_APB2RSTR, from rcc_apb2rstr_rst </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00088">88</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gae192b2cd0f37124db5ed76d599a5671b" name="gae192b2cd0f37124db5ed76d599a5671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192b2cd0f37124db5ed76d599a5671b">&#9670;&nbsp;</a></span>rcc_set_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure AHB peripheral clock prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>AHB clock prescaler value <a class="el" href="group__rcc__cfgr__hpre.html">HPRE</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00400">400</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00835">rcc_clock_scale::hpre</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00162">RCC_CFGR_HPRE_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00163">RCC_CFGR_HPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" title="Configure AHB peripheral clock prescaler." alt="" coords="179,5,283,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="ga410efa93b0d73a995d5a09c0d4a7e8a7" name="ga410efa93b0d73a995d5a09c0d4a7e8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410efa93b0d73a995d5a09c0d4a7e8a7">&#9670;&nbsp;</a></span>rcc_set_hsisys_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hsisys_div </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hsidiv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure HSI16 clock division factor to feed SYSCLK. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hsidiv</td><td>HSYSSIS clock division factor <a class="el" href="group__rcc__cr__hsidiv.html">HSI Div</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00413">413</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00084">RCC_CR_HSIDIV_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00083">RCC_CR_HSIDIV_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga410efa93b0d73a995d5a09c0d4a7e8a7_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga410efa93b0d73a995d5a09c0d4a7e8a7_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga410efa93b0d73a995d5a09c0d4a7e8a7_icgraph" id="agroup__rcc__defines_ga410efa93b0d73a995d5a09c0d4a7e8a7_icgraph">
<area shape="rect" title="Configure HSI16 clock division factor to feed SYSCLK." alt="" coords="179,5,321,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="ga20ecbc8607f58a3d8b3647724261a738" name="ga20ecbc8607f58a3d8b3647724261a738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ecbc8607f58a3d8b3647724261a738">&#9670;&nbsp;</a></span>rcc_set_main_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_main_pll </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>plln</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure pll source and output frequencies. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">source</td><td>pll clock source <a class="el" href="group__rcc__pllcfgr__pllsrc.html">PLLSRC</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pllm</td><td>pll vco division factor <a class="el" href="group__rcc__pllcfgr__pllm.html">PLLM</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">plln</td><td>pll vco multiplation factor <a class="el" href="group__rcc__pllcfgr__plln.html">PLLN</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pllp</td><td>pll P clock output division factor <a class="el" href="group__rcc__pllcfgr__pllp.html">PLLP</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pllq</td><td>pll Q clock output division factor <a class="el" href="group__rcc__pllcfgr__pllq.html">PLLQ</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pllr</td><td>pll R clock output (sysclock pll) division factor <a class="el" href="group__rcc__pllcfgr__pllr.html">PLLR</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00333">333</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00251">RCC_PLLCFGR_PLLM_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00243">RCC_PLLCFGR_PLLN_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00232">RCC_PLLCFGR_PLLP_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00221">RCC_PLLCFGR_PLLQ_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00210">RCC_PLLCFGR_PLLR_SHIFT</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00259">RCC_PLLCFGR_PLLSRC_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga20ecbc8607f58a3d8b3647724261a738_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga20ecbc8607f58a3d8b3647724261a738_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga20ecbc8607f58a3d8b3647724261a738_icgraph" id="agroup__rcc__defines_ga20ecbc8607f58a3d8b3647724261a738_icgraph">
<area shape="rect" title="Configure pll source and output frequencies." alt="" coords="179,5,309,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53" name="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p >Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00191">191</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00133">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00132">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="gaf49393bf435c0fe9ba573917154d03b4" name="gaf49393bf435c0fe9ba573917154d03b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf49393bf435c0fe9ba573917154d03b4">&#9670;&nbsp;</a></span>rcc_set_mcopre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mcopre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcopre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure mco prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcopre</td><td>prescaler value <a class="el" href="group__rcc__cfgr__mcopre.html">MCO Pre</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00426">426</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00117">RCC_CFGR_MCOPRE_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00116">RCC_CFGR_MCOPRE_SHIFT</a>.</p>

</div>
</div>
<a id="ga7df8e8d17e0d4ddfaf0f91f08f154df7" name="ga7df8e8d17e0d4ddfaf0f91f08f154df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7df8e8d17e0d4ddfaf0f91f08f154df7">&#9670;&nbsp;</a></span>rcc_set_peripheral_clk_sel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_peripheral_clk_sel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the peripheral clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">periph</td><td>peripheral of choice, eg XXX_BASE </td></tr>
    <tr><td class="paramname">sel</td><td>periphral clock source </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00503">503</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00070">ADC1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00054">CEC_BASE</a>, <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00055">LPTIM1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00059">LPTIM2_BASE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00069">RCC_CCIPR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00465">RCC_CCIPR_ADCSEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00466">RCC_CCIPR_ADCSEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00561">RCC_CCIPR_CECSEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00562">RCC_CCIPR_CECSEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00520">RCC_CCIPR_LPTIM1SEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00521">RCC_CCIPR_LPTIM1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00510">RCC_CCIPR_LPTIM2SEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00511">RCC_CCIPR_LPTIM2SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00484">RCC_CCIPR_RNGSEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00485">RCC_CCIPR_RNGSEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00502">RCC_CCIPR_TIM1SEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00503">RCC_CCIPR_TIM1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00572">RCC_CCIPR_USART1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00571">RCC_CCIPR_USART2SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00569">RCC_CCIPR_USARTxSEL_MASK</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00088">RNG_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00071">TIM1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00073">USART1_BASE</a>, and <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00042">USART2_BASE</a>.</p>

</div>
</div>
<a id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf" name="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">&#9670;&nbsp;</a></span>rcc_set_pll_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure pll source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>pll clock source <a class="el" href="group__rcc__pllcfgr__pllsrc.html">PLLSRC</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00315">315</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00260">RCC_PLLCFGR_PLLSRC_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00259">RCC_PLLCFGR_PLLSRC_SHIFT</a>.</p>

</div>
</div>
<a id="ga05a5e2fab5bb6e8de484b83588a29bee" name="ga05a5e2fab5bb6e8de484b83588a29bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a5e2fab5bb6e8de484b83588a29bee">&#9670;&nbsp;</a></span>rcc_set_ppre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure APB peripheral clock prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre</td><td>APB clock prescaler value <a class="el" href="group__rcc__cfgr__ppre.html">PPRE</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00387">387</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00836">rcc_clock_scale::ppre</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00148">RCC_CFGR_PPRE_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00149">RCC_CFGR_PPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph" id="agroup__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph">
<area shape="rect" title="Configure APB peripheral clock prescaler." alt="" coords="179,5,283,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="gab596f876b0d6d5ecda0e81cf177eae3b" name="gab596f876b0d6d5ecda0e81cf177eae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab596f876b0d6d5ecda0e81cf177eae3b">&#9670;&nbsp;</a></span>rcc_set_rng_clk_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rng_clk_div </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rng_div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup RNG Peripheral Clock Divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rng_div</td><td>clock divider <a class="el" href="group__rcc__ccipr__rngdiv.html">RNGDIV</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00492">492</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00069">RCC_CCIPR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00474">RCC_CCIPR_RNGDIV_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00475">RCC_CCIPR_RNGDIV_SHIFT</a>.</p>

</div>
</div>
<a id="gafd82204202c577cffe2a434c730bf375" name="gafd82204202c577cffe2a434c730bf375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd82204202c577cffe2a434c730bf375">&#9670;&nbsp;</a></span>rcc_set_sysclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator to use. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00225">225</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00199">RCC_CFGR_SW_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00198">RCC_CFGR_SW_HSISYS</a>, <a class="el" href="g0_2rcc_8h_source.html#l00202">RCC_CFGR_SW_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00201">RCC_CFGR_SW_LSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00192">RCC_CFGR_SW_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00200">RCC_CFGR_SW_PLLRCLK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00193">RCC_CFGR_SW_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00644">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00647">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00648">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00646">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gafd82204202c577cffe2a434c730bf375_icgraph.png" border="0" usemap="#agroup__rcc__defines_gafd82204202c577cffe2a434c730bf375_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gafd82204202c577cffe2a434c730bf375_icgraph" id="agroup__rcc__defines_gafd82204202c577cffe2a434c730bf375_icgraph">
<area shape="rect" title="Set the Source for the System Clock." alt="" coords="179,5,345,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="ga229c85444fc847f9102dedab40c9165f" name="ga229c85444fc847f9102dedab40c9165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga229c85444fc847f9102dedab40c9165f">&#9670;&nbsp;</a></span>rcc_system_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the clock source which is used as system clock. </p>
<dl class="section return"><dt>Returns</dt><dd>rcc_osc system clock source </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00260">260</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00199">RCC_CFGR_SW_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00198">RCC_CFGR_SW_HSISYS</a>, <a class="el" href="g0_2rcc_8h_source.html#l00202">RCC_CFGR_SW_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00201">RCC_CFGR_SW_LSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00179">RCC_CFGR_SWS_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00187">RCC_CFGR_SWS_PLLRCLK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00180">RCC_CFGR_SWS_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00644">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00647">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00648">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00646">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga1dfd0e0ba16285ce16e782e07af2cafa" name="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">&#9670;&nbsp;</a></span>rcc_wait_for_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for Oscillator Ready. </p>
<p >Block until the hardware indicates that the Oscillator is ready. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00196">196</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="5,5,180,32"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="228,5,360,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="179,5,353,32"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="gaa768e6d3787b02f6dc93c8392b879ef7" name="gaa768e6d3787b02f6dc93c8392b879ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa768e6d3787b02f6dc93c8392b879ef7">&#9670;&nbsp;</a></span>rcc_wait_for_sysclk_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_sysclk_status </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait until system clock switched to given oscillator. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00283">283</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00186">RCC_CFGR_SWS_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00185">RCC_CFGR_SWS_HSISYS</a>, <a class="el" href="g0_2rcc_8h_source.html#l00189">RCC_CFGR_SWS_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00188">RCC_CFGR_SWS_LSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00179">RCC_CFGR_SWS_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00187">RCC_CFGR_SWS_PLLRCLK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00180">RCC_CFGR_SWS_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00645">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00644">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00647">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00648">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00646">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph.png" border="0" usemap="#agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph" id="agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph">
<area shape="rect" title="Wait until system clock switched to given oscillator." alt="" coords="179,5,328,47"/>
<area shape="rect" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI)." alt="" coords="5,13,131,39"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga86f90a27c26bc25e22999419f7d08622" name="ga86f90a27c26bc25e22999419f7d08622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f90a27c26bc25e22999419f7d08622">&#9670;&nbsp;</a></span>rcc_ahb_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00042">42</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>, and <a class="el" href="rcc_8c_source.html#l00550">rcc_get_clksel_freq()</a>.</p>

</div>
</div>
<a id="gaa1594220dae1eb3f9aa3dc30db60d8d1" name="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">&#9670;&nbsp;</a></span>rcc_apb1_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00043">43</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>, <a class="el" href="rcc_8c_source.html#l00550">rcc_get_clksel_freq()</a>, <a class="el" href="rcc_8c_source.html#l00615">rcc_get_spi_clk_freq()</a>, and <a class="el" href="rcc_8c_source.html#l00590">rcc_get_timer_clk_freq()</a>.</p>

</div>
</div>
<a id="ga98e91ee34c2bccf6919637aae7d965e1" name="ga98e91ee34c2bccf6919637aae7d965e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e91ee34c2bccf6919637aae7d965e1">&#9670;&nbsp;</a></span>rcc_clock_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_clock_config[<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00045">45</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:17 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
