[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5704       tick       3695841       1632925       1578238       3695841 
      2   5704       tick       5428092       2500814       2476345       5428092 
      3   5704       tick       5441758       2505900       2486160       5441758 
      4   5704       tick       5432830       2501788       2483084       5432830 
      5   5704       tick       5433032       2501535       2484593       5433032 
      6   5704       tick       5441182       2506498       2490569       5441182 
      7   5704       tick       5432681       2499971       2480535       5432681 
      8   5704       tick       5442631       2506049       2487963       5442631 
      9   5704       tick       5430410       2501319       2485477       5430410 
     10   5704       tick       5442786       2506101       2488721       5442786 
     11   5704       tick       5429744       2498975       2475689       5429744 
     12   5704       tick       5439879       2504685       2486241       5439879 
     13   5704       tick       5415658       2493980       2470417       5415658 
     14   5704       tick       5434151       2502751       2473810       5434151 
     15   5704       tick       5414862       2496050       2467339       5414862 
     16   5704       tick       5428728       2498487       2464665       5428728 
     17   5704       tick       5427003       2498708       2455353       5427003 
     18   5704       tick       5433989       2502410       2476053       5433989 
     19   5704       exit       2011805        926379        919003       2011805 
