<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › alchemy › common › dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * BRIEF MODULE DESCRIPTION</span>
<span class="cm"> *      A DMA channel allocator for Au1x00. API is modeled loosely off of</span>
<span class="cm"> *      linux/kernel/dma.c.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2000, 2008 MontaVista Software Inc.</span>
<span class="cm"> * Author: MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> * Copyright (C) 2005 Ralf Baechle (ralf@linux-mips.org)</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cp">#include &lt;asm/mach-au1x00/au1000.h&gt;</span>
<span class="cp">#include &lt;asm/mach-au1x00/au1000_dma.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * A note on resource allocation:</span>
<span class="cm"> *</span>
<span class="cm"> * All drivers needing DMA channels, should allocate and release them</span>
<span class="cm"> * through the public routines `request_dma()&#39; and `free_dma()&#39;.</span>
<span class="cm"> *</span>
<span class="cm"> * In order to avoid problems, all processes should allocate resources in</span>
<span class="cm"> * the same sequence and release them in the reverse order.</span>
<span class="cm"> *</span>
<span class="cm"> * So, when allocating DMAs and IRQs, first allocate the DMA, then the IRQ.</span>
<span class="cm"> * When releasing them, first release the IRQ, then release the DMA. The</span>
<span class="cm"> * main reason for this order is that, if you are requesting the DMA buffer</span>
<span class="cm"> * done interrupt, you won&#39;t know the irq number until the DMA channel is</span>
<span class="cm"> * returned from request_dma.</span>
<span class="cm"> */</span>

<span class="cm">/* DMA Channel register block spacing */</span>
<span class="cp">#define DMA_CHANNEL_LEN		0x00000100</span>

<span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">au1000_dma_spin_lock</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">dma_chan</span> <span class="n">au1000_dma_table</span><span class="p">[</span><span class="n">NUM_AU1000_DMA_CHANNELS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
      <span class="p">{.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,},</span>
      <span class="p">{.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,},</span>
      <span class="p">{.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,},</span>
      <span class="p">{.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,},</span>
      <span class="p">{.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,},</span>
      <span class="p">{.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,},</span>
      <span class="p">{.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,},</span>
      <span class="p">{.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,}</span>
<span class="p">};</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">au1000_dma_table</span><span class="p">);</span>

<span class="cm">/* Device FIFO addresses and default DMA modes */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dma_dev</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma_mode</span><span class="p">;</span>
<span class="p">}</span> <span class="n">dma_dev_table</span><span class="p">[</span><span class="n">DMA_NUM_DEV</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">AU1000_UART0_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="p">},</span>		<span class="cm">/* UART0_TX */</span>
	<span class="p">{</span> <span class="n">AU1000_UART0_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="p">},</span>	<span class="cm">/* UART0_RX */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* DMA_REQ0 */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>	<span class="cm">/* DMA_REQ1 */</span>
	<span class="p">{</span> <span class="n">AU1000_AC97_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">DMA_DW16</span> <span class="p">},</span>		<span class="cm">/* AC97 TX c */</span>
	<span class="p">{</span> <span class="n">AU1000_AC97_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">DMA_DW16</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="p">},</span>	<span class="cm">/* AC97 RX c */</span>
	<span class="p">{</span> <span class="n">AU1000_UART3_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="p">},</span>	<span class="cm">/* UART3_TX */</span>
	<span class="p">{</span> <span class="n">AU1000_UART3_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="p">},</span> <span class="cm">/* UART3_RX */</span>
	<span class="p">{</span> <span class="n">AU1000_USB_UDC_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="p">},</span> <span class="cm">/* EP0RD */</span>
	<span class="p">{</span> <span class="n">AU1000_USB_UDC_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="p">},</span> <span class="cm">/* EP0WR */</span>
	<span class="p">{</span> <span class="n">AU1000_USB_UDC_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="p">},</span> <span class="cm">/* EP2WR */</span>
	<span class="p">{</span> <span class="n">AU1000_USB_UDC_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="p">},</span> <span class="cm">/* EP3WR */</span>
	<span class="p">{</span> <span class="n">AU1000_USB_UDC_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="p">},</span> <span class="cm">/* EP4RD */</span>
	<span class="p">{</span> <span class="n">AU1000_USB_UDC_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="p">},</span> <span class="cm">/* EP5RD */</span>
	<span class="cm">/* on Au1500, these 2 are DMA_REQ2/3 (GPIO208/209) instead! */</span>
	<span class="p">{</span> <span class="n">AU1000_I2S_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">DMA_DW32</span> <span class="o">|</span> <span class="n">DMA_NC</span><span class="p">},</span>	<span class="cm">/* I2S TX */</span>
	<span class="p">{</span> <span class="n">AU1000_I2S_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">DMA_DW32</span> <span class="o">|</span> <span class="n">DMA_NC</span> <span class="o">|</span> <span class="n">DMA_DR</span><span class="p">},</span> <span class="cm">/* I2S RX */</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">au1000_dma_read_proc</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">char</span> <span class="o">**</span><span class="n">start</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">fpos</span><span class="p">,</span>
			 <span class="kt">int</span> <span class="n">length</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">eof</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_AU1000_DMA_CHANNELS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chan</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="n">len</span> <span class="o">+=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="s">&quot;%2d: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				       <span class="n">i</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev_str</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fpos</span> <span class="o">&gt;=</span> <span class="n">len</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">start</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
		<span class="o">*</span><span class="n">eof</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">start</span> <span class="o">=</span> <span class="n">buf</span> <span class="o">+</span> <span class="n">fpos</span><span class="p">;</span>
	<span class="n">len</span> <span class="o">-=</span> <span class="n">fpos</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">length</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">length</span><span class="p">;</span>
	<span class="o">*</span><span class="n">eof</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Device FIFO addresses and default DMA modes - 2nd bank */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dma_dev</span> <span class="n">dma_dev_table_bank2</span><span class="p">[</span><span class="n">DMA_NUM_DEV_BANK2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">AU1100_SD0_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">DMA_DS</span> <span class="o">|</span> <span class="n">DMA_DW8</span> <span class="p">},</span>		<span class="cm">/* coherent */</span>
	<span class="p">{</span> <span class="n">AU1100_SD0_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">DMA_DS</span> <span class="o">|</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="p">},</span>	<span class="cm">/* coherent */</span>
	<span class="p">{</span> <span class="n">AU1100_SD1_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">DMA_DS</span> <span class="o">|</span> <span class="n">DMA_DW8</span> <span class="p">},</span>		<span class="cm">/* coherent */</span>
	<span class="p">{</span> <span class="n">AU1100_SD1_PHYS_ADDR</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">DMA_DS</span> <span class="o">|</span> <span class="n">DMA_DW8</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="p">}</span>	<span class="cm">/* coherent */</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">dump_au1000_dma_channel</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">&gt;=</span> <span class="n">NUM_AU1000_DMA_CHANNELS</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">au1000_dma_table</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Au1000 DMA%d Register Dump:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;  mode = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_SET</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;  addr = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_PERIPHERAL_ADDR</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;  start0 = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER0_START</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;  start1 = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER1_START</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;  count0 = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER0_COUNT</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;  count1 = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER1_COUNT</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Finds a free channel, and binds the requested device to it.</span>
<span class="cm"> * Returns the allocated channel number, or negative on error.</span>
<span class="cm"> * Requests the DMA done IRQ if irqhandler != NULL.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">request_au1000_dma</span><span class="p">(</span><span class="kt">int</span> <span class="n">dev_id</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dev_str</span><span class="p">,</span>
		       <span class="n">irq_handler_t</span> <span class="n">irqhandler</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">,</span>
		       <span class="kt">void</span> <span class="o">*</span><span class="n">irq_dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">dma_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alchemy_get_cputype</span><span class="p">()</span> <span class="o">==</span> <span class="n">ALCHEMY_CPU_AU1100</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_id</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dev_id</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="n">DMA_NUM_DEV</span> <span class="o">+</span> <span class="n">DMA_NUM_DEV_BANK2</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_id</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dev_id</span> <span class="o">&gt;=</span> <span class="n">DMA_NUM_DEV</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_AU1000_DMA_CHANNELS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">au1000_dma_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev_id</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">NUM_AU1000_DMA_CHANNELS</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">au1000_dma_table</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_id</span> <span class="o">&gt;=</span> <span class="n">DMA_NUM_DEV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_id</span> <span class="o">-=</span> <span class="n">DMA_NUM_DEV</span><span class="p">;</span>
		<span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_dev_table_bank2</span><span class="p">[</span><span class="n">dev_id</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_dev_table</span><span class="p">[</span><span class="n">dev_id</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irqhandler</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq_dev</span> <span class="o">=</span> <span class="n">irq_dev_id</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">irqhandler</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">,</span> <span class="n">dev_str</span><span class="p">,</span>
				  <span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq_dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq_dev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq_dev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* fill it in */</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">=</span> <span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AU1000_DMA_PHYS_ADDR</span><span class="p">)</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="n">DMA_CHANNEL_LEN</span><span class="p">;</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev_id</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev_str</span> <span class="o">=</span> <span class="n">dev_str</span><span class="p">;</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">fifo_addr</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">fifo_addr</span><span class="p">;</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>

	<span class="cm">/* initialize the channel before returning */</span>
	<span class="n">init_dma</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">request_au1000_dma</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">free_au1000_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Error trying to free DMA%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">disable_dma</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq_dev</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq_dev</span><span class="p">);</span>

	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq_dev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">free_au1000_dma</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">au1000_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">base</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">alchemy_get_cputype</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1000</span>:
		<span class="n">base</span> <span class="o">=</span> <span class="n">AU1000_DMA_INT_BASE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1500</span>:
		<span class="n">base</span> <span class="o">=</span> <span class="n">AU1500_DMA_INT_BASE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1100</span>:
		<span class="n">base</span> <span class="o">=</span> <span class="n">AU1100_DMA_INT_BASE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_AU1000_DMA_CHANNELS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">au1000_dma_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">irq</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Alchemy DMA initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">au1000_dma_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
