
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      140400                       # Number of ticks simulated
final_tick                                     140400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                    682                       # Simulator instruction rate (inst/s)
host_op_rate                                     1358                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31572854                       # Simulator tick rate (ticks/s)
host_mem_usage                                1296260                       # Number of bytes of host memory used
host_seconds                                     0.00                       # Real time elapsed on the host
sim_insts                                           3                       # Number of instructions simulated
sim_ops                                             6                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst              64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst                1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   3                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          455840456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst    455840456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    455840456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1367521368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     455840456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    455840456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        911680912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         455840456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    455840456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    455840456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1367521368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           2                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                          1200                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                        32300                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   69800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16150.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       911.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    911.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                        600.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    14280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                   14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                17670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                23040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy           18810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                  88080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            629.142857                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        60400                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT         38500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN        41100                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                53760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                  53760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                   384                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON          140400                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                1                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             1                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     1                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            1                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   3                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          1                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          1                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse             0.014252                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data     0.014252                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.000028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 9                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                9                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_misses::switch_cpus.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data        86400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total        86400                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data        86400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total        86400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data        86400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total        86400                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data        86400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        86400                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data        86400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        86400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data        86400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        86400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data        85600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        85600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data        85600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        85600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data        85600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        85600                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data        85600                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        85600                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data        85600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        85600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data        85600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        85600                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse             1.054138                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.997151                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     0.056987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.001948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.000111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.002059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.003906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                34                       # Number of tag accesses
system.cpu.icache.tags.data_accesses               34                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total               1                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst            1                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total                1                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.cpu.icache.overall_hits::total               1                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst        81600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        81600                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst        81600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        81600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst        81600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        81600                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::switch_cpus.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::switch_cpus.inst            3                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst            3                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.750000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.666667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.750000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.666667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.750000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        40800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        27200                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        40800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        27200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        40800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        27200                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst        80800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        80800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst        80800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        80800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst        80800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        80800                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        40400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        40400                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        40400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        40400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        40400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        40400                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                     1.188047                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst          0.997151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.116815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data     0.074081                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024             3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.000183                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        35                       # Number of tag accesses
system.l2.tags.data_accesses                       35                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.l2.ReadCleanReq_misses::cpu.inst             1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      4                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus.data            1                       # number of overall misses
system.l2.overall_misses::total                     4                       # number of overall misses
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst        79600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        79600                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data        84400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        84400                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst        79600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data        84400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           164000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst        79600                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data        84400                       # number of overall miss cycles
system.l2.overall_miss_latency::total          164000                       # number of overall miss cycles
system.l2.ReadCleanReq_accesses::cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    4                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   4                       # number of overall (read+write) accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst        39800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 26533.333333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data        84400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        84400                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        39800                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data        84400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        41000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        39800                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data        84400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        41000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 3                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                3                       # number of overall MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst        71600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        71600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data        76400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        76400                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst        71600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data        76400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       148000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst        71600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data        76400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       148000                       # number of overall MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.750000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.750000                       # mshr miss rate for overall accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst        35800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        35800                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data        76400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        76400                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        35800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data        76400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        35800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data        76400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49333.333333                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests             3                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 3                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       3    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   3                       # Request fanout histogram
system.membus.reqLayer2.occupancy                2200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy              11200                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups               1                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted            1                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect            1                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::ON       140400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                      350                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles          151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                     10                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches                   1                       # Number of branches that fetch encountered
system.switch_cpus.fetch.Cycles                     6                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles               2                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines                 3                       # Number of cache lines fetched
system.switch_cpus.fetch.rateDist::samples          164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.115854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.640163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              158     96.34%     96.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                1      0.61%     96.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                1      0.61%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                0      0.00%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                4      2.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            4                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.002857                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.028571                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles              156                       # Number of cycles decode is idle
system.switch_cpus.decode.SquashCycles              1                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts             19                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles              1                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles              156                       # Number of cycles rename is idle
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles                 0                       # Number of cycles rename is running
system.switch_cpus.rename.RenamedInsts             19                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands           16                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups            32                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups           25                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps             2                       # Number of HB maps that are committed
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads            1                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            3                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded                 18                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued                18                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined            1                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples          164                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.109756                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.482989                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          155     94.51%     94.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1            2      1.22%     95.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2            5      3.05%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            2      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          164                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu            14     77.78%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead            1      5.56%     83.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            3     16.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total             18                       # Type of FU issued
system.switch_cpus.iq.rate                   0.051429                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads          200                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes           20                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses           18                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses             18                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles              1                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts           19                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts             1                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts            3                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts            1                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts            18                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts             1                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs                    4                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches                1                       # Number of branches executed
system.switch_cpus.iew.exec_stores                  3                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.051429                       # Inst execution rate
system.switch_cpus.iew.wb_sent                     18                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                    18                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers                 7                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers                12                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.051429                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.583333                       # average fanout of values written-back
system.switch_cpus.commit.branchMispredicts            1                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples          163                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.030675                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.281603                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          161     98.77%     98.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            0      0.00%     98.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            1      0.61%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            1      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          163                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts            2                       # Number of instructions committed
system.switch_cpus.commit.committedOps              5                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                      1                       # Number of memory references committed
system.switch_cpus.commit.loads                     1                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches                  0                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts                 5                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu            4     80.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead            1     20.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total            5                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events             1                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads                  167                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                  25                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                     186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts                   2                       # Number of Instructions Simulated
system.switch_cpus.committedOps                     5                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                     175.000000                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               175.000000                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.005714                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.005714                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads               25                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes              52                       # number of integer regfile writes
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads                 1                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes                7                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads               6                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests            4                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED       140400                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 3                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                4                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      4    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  4                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               1200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1200                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              1200                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027319                       # Number of seconds simulated
sim_ticks                                 27319250800                       # Number of ticks simulated
final_tick                                27319391200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158286                       # Simulator instruction rate (inst/s)
host_op_rate                                   245517                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43242533                       # Simulator tick rate (ticks/s)
host_mem_usage                                1360664                       # Number of bytes of host memory used
host_seconds                                   631.77                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     155109842                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       190912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      2221696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2412608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       190912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        190912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1163072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1163072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        34714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         18173                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18173                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      6988186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     81323460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88311646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      6988186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6988186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42573349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42573349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42573349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      6988186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     81323460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            130884995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       37697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18173                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2412608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1161600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2412608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1163072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1149                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   27319213200                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    411.253941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   252.424529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.196939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1960     22.55%     22.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2836     32.63%     55.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          716      8.24%     63.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          338      3.89%     67.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          310      3.57%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          190      2.19%     73.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      2.36%     75.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          192      2.21%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1944     22.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8691                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.557547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.391561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    424.708478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1058     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1060                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.122642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.093433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              465     43.87%     43.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.19%     44.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              592     55.85%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1060                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    561699700                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1268518450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  188485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14900.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33650.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31011                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16146                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     488978.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29416800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15635400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               129355380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               44975520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1138313280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            654308130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             53746080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3798027420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1102302720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3616186185                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10582353705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            387.356296                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          25732617250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     75240750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     482906000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  14544796550                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2870477800                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1017025050                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8328804650                       # Time in different power states
system.mem_ctrls_1.actEnergy                 32644080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 17346945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               139815480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               49767480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1177650240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            698082990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             54147840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3967099110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1118149440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3493477845                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10748298450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            393.429113                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          25647070600                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     72214000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     499522000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  14035750300                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2911556550                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1100288950                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8699919000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            917373                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.087613                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22540234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            917885                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.556708                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         293791600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.087613                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         188732956                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        188732956                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data     19926255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19926255                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      2613972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2613972                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     22540227                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22540227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     22540227                       # number of overall hits
system.cpu.dcache.overall_hits::total        22540227                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       888436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        888436                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        48221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        48221                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       936657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         936657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       936657                       # number of overall misses
system.cpu.dcache.overall_misses::total        936657                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   9246887600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9246887600                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2986787600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2986787600                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  12233675200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12233675200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  12233675200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12233675200                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     20814691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20814691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      2662193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2662193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     23476884                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23476884                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     23476884                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23476884                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.042683                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042683                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.018113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018113                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.039897                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039897                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.039897                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039897                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10408.051452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10408.051452                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 61939.561602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61939.561602                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 13060.997996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13060.997996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 13060.997996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13060.997996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1052                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.002852                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       916381                       # number of writebacks
system.cpu.dcache.writebacks::total            916381                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18748                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        18768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        18768                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18768                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       869688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       869688                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        48201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        48201                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       917889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       917889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       917889                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       917889                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   8380711200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8380711200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2947110800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2947110800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  11327822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11327822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  11327822000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11327822000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.041782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.018106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.039098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.039098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039098                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  9636.457212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9636.457212                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 61142.109085                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61142.109085                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12341.167614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12341.167614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12341.167614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12341.167614                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3447                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.530133                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17514048                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3959                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4423.856529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          86473600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.001623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.528511                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         140158897                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        140158897                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst     17514047                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17514047                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     17514047                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17514047                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     17514047                       # number of overall hits
system.cpu.icache.overall_hits::total        17514047                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         5320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5320                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         5320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5320                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         5320                       # number of overall misses
system.cpu.icache.overall_misses::total          5320                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    340376800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    340376800                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    340376800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    340376800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    340376800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    340376800                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     17519367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17519367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     17519367                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17519367                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     17519367                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17519367                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 63980.601504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63980.601504                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 63980.601504                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63980.601504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 63980.601504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63980.601504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1256                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   209.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3447                       # number of writebacks
system.cpu.icache.writebacks::total              3447                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1360                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1360                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1360                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1360                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1360                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1360                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3960                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         3960                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3960                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         3960                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3960                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    267674400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    267674400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    267674400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    267674400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    267674400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    267674400                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67594.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67594.545455                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 67594.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67594.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 67594.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67594.545455                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     21343                       # number of replacements
system.l2.tags.tagsinuse                 15096.544749                       # Cycle average of tags in use
system.l2.tags.total_refs                     1804929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37727                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.841837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3749075000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       21.824840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.134774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   351.621552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 14722.963583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.021461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.898618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.921420                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13516                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14778940                       # Number of tag accesses
system.l2.tags.data_accesses                 14778940                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       916381                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           916381                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3442                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3442                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        13793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13793                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                972                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       869378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            869378                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           972                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        883171                       # number of demand (read+write) hits
system.l2.demand_hits::total                   884143                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          972                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       883171                       # number of overall hits
system.l2.overall_hits::total                  884143                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        34405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34405                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         2982                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2982                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data          309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             309                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         2982                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        34714                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37696                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2982                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        34714                       # number of overall misses
system.l2.overall_misses::total                 37696                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   2772848000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2772848000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    254696400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    254696400                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data     31651200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31651200                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    254696400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   2804499200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3059195600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    254696400                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   2804499200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3059195600                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       916381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       916381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3442                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3442                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        48198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         3954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data       869687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        869687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         3954                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       917885                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               921839                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         3954                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       917885                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              921839                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.713826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.713826                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.754173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754173                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000355                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.754173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.037820                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040892                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.754173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.037820                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040892                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 80594.332219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80594.332219                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 85411.267606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85411.267606                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 102431.067961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102431.067961                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85411.267606                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80788.707726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81154.382428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85411.267606                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80788.707726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81154.382428                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                18173                       # number of writebacks
system.l2.writebacks::total                     18173                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus.data        34405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34405                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         2982                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2982                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data          309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          309                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        34714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37696                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        34714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37696                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2491743400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2491743400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    230484800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    230484800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data     29147800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29147800                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    230484800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2520891200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2751376000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    230484800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2520891200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2751376000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.713826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.713826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.754173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000355                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.754173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.037820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.754173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.037820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040892                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72423.874437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72423.874437                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 77292.018779                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77292.018779                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 94329.449838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94329.449838                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 77292.018779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72618.862707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72988.539898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 77292.018779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72618.862707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72988.539898                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         58528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        20831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18173                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2658                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34405                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        96225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        96225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  96225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3575680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3575680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3575680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37697                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37697    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37697                       # Request fanout histogram
system.membus.reqLayer2.occupancy           168178600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199824350                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        12956992                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     12956992                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       186236                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     10992139                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          672475                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        19788                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     10992139                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      9899556                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      1092583                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        58312                       # Number of mispredicted indirect branches.
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::ON  27319250800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                 68298127                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     17761944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              102806536                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            12956992                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     10572031                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              50040421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          373640                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2029                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          17519367                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         20883                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     67991451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.354320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.740979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         22619067     33.27%     33.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           470782      0.69%     33.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2037793      3.00%     36.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         15927980     23.43%     60.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         26935829     39.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            4                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     67991451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.189712                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.505261                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          7803289                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4540930                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          55348821                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        111591                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         186820                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      158898742                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles         186820                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          8008108                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          218199                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        11724                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          55247754                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4318846                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      158377154                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1224                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           6434                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15898                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        4270135                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    224681112                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     390665308                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    225112877                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     57951793                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     220646677                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          4034357                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          719                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          723                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            163524                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     22087588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2770043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       178939                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21923                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          157391582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         5314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         157002474                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         2433                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2287018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      2321090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4174                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     67991451                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.309150                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.387850                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11465382     16.86%     16.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5503759      8.09%     24.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     16014037     23.55%     48.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     23789503     34.99%     83.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8638346     12.71%     96.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1933796      2.84%     99.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       646628      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     67991451                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            10      0.16%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           3457     54.81%     54.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           589      9.34%     64.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2242     35.55%     99.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            9      0.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       511909      0.33%      0.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109989954     70.06%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       433118      0.28%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2924574      1.86%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     18347317     11.69%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           40      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           60      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          280      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          100      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4459239      2.84%     87.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2169943      1.38%     88.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     17598695     11.21%     99.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       567245      0.36%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      157002474                       # Type of FU issued
system.switch_cpus.iq.rate                   2.298782                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                6307                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000040                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    306213611                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    121639118                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    118620275                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     75791525                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     38045240                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     37811905                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      118599986                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        37896886                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1099249                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       348642                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       107859                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        16594                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        10896                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         186820                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          187209                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         13252                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    157396896                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       205861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      22087588                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      2770043                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2303                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            606                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         11962                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       113041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        86274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       199315                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     156547860                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      21958128                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       454611                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             24673157                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         12495816                       # Number of branches executed
system.switch_cpus.iew.exec_stores            2715029                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.292125                       # Inst execution rate
system.switch_cpus.iew.wb_sent              156468391                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             156432180                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         107733588                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         153227049                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               2.290431                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.703098                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      2287117                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       186413                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     67630486                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.293490                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.229144                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13918631     20.58%     20.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2320281      3.43%     24.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1385167      2.05%     26.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50006407     73.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     67630486                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     99999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps      155109836                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               24401125                       # Number of memory references committed
system.switch_cpus.commit.loads              21738938                       # Number of loads committed
system.switch_cpus.commit.membars                 260                       # Number of memory barriers committed
system.switch_cpus.commit.branches           12403701                       # Number of branches committed
system.switch_cpus.commit.fp_insts           37760413                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         134991255                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       624481                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       492602      0.32%      0.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108538184     69.98%     70.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       427678      0.28%     70.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2924082      1.89%     72.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     18325685     11.81%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           40      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           60      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          280      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          100      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4240726      2.73%     87.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      2096537      1.35%     88.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     17498212     11.28%     99.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       565650      0.36%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    155109836                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      50006407                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            175021032                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           315156881                       # The number of ROB writes
system.switch_cpus.timesIdled                    2151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  306676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            99999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps             155109836                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.682981                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.682981                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.464169                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.464169                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        222208694                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110179281                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          57542441                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         37046436                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads          57039091                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         74889730                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads        48818174                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           1255                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      1842669                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       920824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            512                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27319250800                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            873647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       934554                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3447                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4162                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48198                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3960                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       869687                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2753150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2764512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       473728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    117392960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              117866688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21349                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1163456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           943192                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000563                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023721                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 942661     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    531      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             943192                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1472930000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4754397                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1101462799                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
