<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="export_connectivity" />
<meta name="abstract" content="Exports the connectivity information into a netlist or annotated GDS file." />
<meta name="description" content="Exports the connectivity information into a netlist or annotated GDS file." />
<meta name="prodname" content="Calibre 3DSTACK User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-23" />
<meta name="Topline" content="Siemens EDA" />
<meta name="GenerateOnlyChangedTopics" content="no" />
<meta name="IncludeDraftCommentsInChangeLog" content="all;show" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="HighlightChanges" content="yes" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_3dstack_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® 3DSTACK User’s Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P11716,product.id.P10089,product.id.P10099" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id3a6746e1-83f5-418c-a3a1-10419fd175ee" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>export_connectivity</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="export_connectivity" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P11716,product.id.P10089,product.id.P10099" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">export_connectivity</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><span class="shortdesc">Exports
the connectivity information into a netlist or annotated GDS file.</span>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><p class="lines UsageLine"><span class="keyword ParameterName Required">export_connectivity</span> <span class="keyword ParameterName Required">-file </span><span class="keyword ParameterName RequiredReplaceable">file_name</span> <br />
[<span class="keyword ParameterName Optional">-format</span> {<span class="keyword ParameterName OptionalDefault">VERILOG</span> | <span class="keyword ParameterName Optional">AIF</span> | <span class="keyword ParameterName Optional">MGC</span> | <span class="keyword ParameterName Optional">SPICE</span> | <span class="keyword ParameterName Optional">XSI</span> }] <br />
[{<span class="keyword ParameterName Optional">-property</span> <span class="keyword ParameterName OptionalReplaceable">number</span>} | <span class="keyword ParameterName Optional">‑text</span>]} [‑flat]<br />
[<span class="keyword ParameterName Optional">-hier</span> [<span class="keyword ParameterName Optional">-no_top</span>] <br />
[<span class="keyword ParameterName Optional">-pkg</span> <span class="keyword ParameterName OptionalReplaceable">package_name</span>]]<br />
[‑pex_map {<span class="keyword ParameterName OptionalReplaceable">calibrated_layers_list</span> <span class="keyword ParameterName OptionalReplaceable">assembly_layers_list</span>}]</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id5f10aa80-3f57-4c28-998c-e14b22ed0337"><span class="keyword ParameterName Required">-file</span>  <span class="keyword ParameterName RequiredReplaceable">file_name</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Required argument and value
set that specifies the name of the output file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id61cbc659-4ed9-45e6-9911-be2c926f3163"><span class="keyword ParameterName Optional">-format</span> {<span class="keyword ParameterName OptionalDefault">VERILOG</span> | <span class="keyword ParameterName Optional">AIF</span> | <span class="keyword ParameterName Optional">MGC</span> | <span class="keyword ParameterName Optional">SPICE</span> | <span class="keyword ParameterName Optional">XSI</span> | GDS}</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional
argument set that specifies the format for the output connectivity
file (the default is Verilog).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__idf299df13-e337-4e24-ba48-46d274eb8fed">-hier</dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that specifies
to generate a hierarchical netlist for 2.5D ICs. This option only
works with -format SPICE. You must also specify <a class="xref fm:HeadingOnly" href="Command_Layout_id3a6ec97d.html#id3a6ec97d-bfdd-4dff-93d7-37099aa980c6__Command_Layout_id3a6ec97d.xml#id3a6ec97d-bfdd-4dff-93d7-37099aa980c6" title="Imports a GDS or OASIS database that contains a chip used in the assembly.">layout</a> -interposer for one of the imported
chips. </p>
<p class="p">When the -interposer argument
is applied to a layout and the -hier option is used, the generated
netlist instantiates all dies within the layout instance specified
by -interposer. The top cell of the assembly only contains the instantiated
interposer die. The net names are generated from the interposer
pin names. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id50cfb94e-94e8-4704-9b04-dcfea6658878"><span class="keyword ParameterName Optional">-no_top</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that specifies not to
create a new top cell for the entire design. This option requires
-hier to be specified.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__idcb7ebedc-57b0-411e-bd85-94533059932e"><span class="keyword ParameterName Optional">-pkg</span> <span class="keyword ParameterName OptionalReplaceable">package_name</span></dt>
<dd class="dd ArgumentDescription"><p class="p">Optional argument that specifies a package
layout in the design. The layout must not be an interposer. The
specified <span class="keyword ParameterName OptionalReplaceable">package_name</span> must
have at least one layer defined in the connectivity stack. This
option requires -hier to be specified.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Exports connectivity
to a file in the specified format (Verilog, AIF, SPICE, MGC, or
XSI).</p>
<p class="p">The MGC format contains a list
of add_connection directives that describe single connections in the
3D assembly:</p>
<pre class="pre codeblock leveled"><code>add_connection -connection1 {<span class="keyword ParameterName OptionalReplaceable">placement1 cell1 net1 pin_instance_name1</span>} \
	-connection2 {<span class="keyword ParameterName OptionalReplaceable">placement2 cell2 net2 pin_instance_name2</span>} </code></pre><p class="p">Warnings
are issued for single-port connections (nets connected to one port
only) in the extracted netlist.</p>
<div class="note caution"><span class="cautiontitle">CAUTION:</span> <p class="p">There should not be spaces in cell or
pin names as this causes the exported netlist to be incorrect. For
pins, the tool creates multiple pins in such a case. The export_connectivity command
issues a warning for these cases. </p>
</div>
<div class="section Subsection" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__idf9e8edc1-eea3-4021-94f7-5e8b550d016d"><h2 class="title Subheading sectiontitle">AIF
Format</h2><p class="p">See “<a class="xref fm:HeadingAndPage" href="FileRef_AifExportFileFormat_ide47c4b88.html#ide47c4b88-681d-4b5a-abd7-900da5fbcf4f__FileRef_AifExportFileFormat_ide47c4b88.xml#ide47c4b88-681d-4b5a-abd7-900da5fbcf4f" title="Calibre 3DSTACK can export the netlist of the layout assembly in AIF format, among others.">AIF Export File Format</a>” for details
on the AIF netlist exported by Calibre 3DSTACK.</p>
</div>
<div class="section Subsection" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id8b7c64b3-f03e-47cb-a966-33c873a1ea34"><h2 class="title Subheading sectiontitle">XSI Format</h2><p class="p">Calibre 3DSTACK generates the XSI CSV file
using the pins from all placements in the following columns:</p>
<pre class="pre codeblock flushLeft"><code>Signal Name,Instance Level Name,Design Name,Component Name,Pin Number,Ref Des</code></pre><p class="p">The following is an example.</p>
<pre class="pre codeblock"><code>685,685,TOPCELL_3DI,assembly1_tier1_BGA1,BS_SW1_GPIO_40,BGA</code></pre></div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__idd940c681-46b7-4712-b1d1-83de57c3481c"><h2 class="title Subheading sectiontitle">Example
1</h2></div>
<p class="p">Consider the chip stack shown in <a class="xref fm:Figure" href="#id3a6746e1-83f5-418c-a3a1-10419fd175ee__id5b2fe2a5-ecfb-49ed-b945-fea21c3ecf24">Figure 1</a>. In this chip stack, two
layouts (chip1 and chip2) are arranged such that they overlap. Polygons
on each layout contain text objects labeled net1 through net4.</p>
<div class="fig fignone" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id5b2fe2a5-ecfb-49ed-b945-fea21c3ecf24"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Connectivity Export
Example</span><br /><div class="imagecenter"><img class="image imagecenter" height="161" src="../graphics/COMMAND/netlist_connect.png" width="221" /></div><br /></div>
<p class="p">The chip stack rule file for this
example is shown as follows:</p>
<pre class="pre codeblock leveled"><code>set_version -version 1.0 
 
#define layouts
layout -chip_name c1 -primary TOPCELL -path ./chip1.gds -system GDS  
layout -chip_name c2 -primary TOPCELL -path ./chip2.gds -system GDS  
 
#write SPICE, Verilog, and MGC netlists for the design
export_connectivity -file spice.out -format SPICE 
export_connectivity -file verilog.out -format VERILOG 
export_connectivity -file mgc.out -format MGC 
 
#define layers and place chips
layer -layer m1 -chip c1 -layer_number 0 
layer -layer m2 -chip c2 -layer_number 0 
 
place_chip -placement c1p -chip c1 -x_origin 0 -y_origin 0 
place_chip -placement c2p -chip c2 -x_origin 1 -y_origin 0 
 
#define connectivity
connect c1p_m1 c2p_m2 
 
connected -check_name con_check -placement1 c1p_m1 \
-text_placement1 c1p_m1 -placement2 c2p_m2 -text_placement2 c2p_m2 </code></pre><p class="p">The export_connectivity commands
in this file generate three output files. These files, which are
written in the SPICE, Verilog, and MGC formats, contain the connectivity
information for the chip stack. The contents of these files are
shown as follows:</p>
<ul class="ul"><li class="li" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id2dfde613-c5d0-4410-ae7b-40e7b2583c2f"><p class="p">SPICE</p>
<pre class="pre codeblock leveled"><code>.SUBCKT TOPCELL_3DIC 
Xc1p  4 3 2 1 TOPCELL 
Xc2p  4 3 2 1 TOPCELL 
.ENDS TOPCELL_3DIC 
 
.SUBCKT TOPCELL net1 net2 net3 net4 
.ENDS TOPCELL 
 </code></pre></li>
<li class="li" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id9c437151-3e2a-4590-b642-14946abcc312"><p class="p">VERILOG</p>
<pre class="pre codeblock leveled"><code>module TOPCELL_3DIC ( 
	) ; 
wire 4 ; 
wire 1 ; 
wire 2 ; 
wire 3 ; 
TOPCELL c1p ( 
	.net1 (4) , 
	.net2 (3) , 
	.net3 (2) , 
	.net4 (1)) ; 
TOPCELL c2p ( 
	.net1 (4) , 
	.net2 (3) , 
	.net3 (2) , 
	.net4 (1)) ; 
endmodule</code></pre><pre class="pre codeblock leveled"><code> 
module TOPCELL ( 
	net1 , 
	net2 , 
	net3 , 
	net4) ; 
inout net1 ; 
inout net2 ; 
inout net3 ; 
inout net4 ;  
endmodule</code></pre></li>
<li class="li" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id83e667a9-c88b-4d55-b430-841eb724592c"><p class="p">MGC</p>
<pre class="pre codeblock leveled"><code>add_connection -connection1 {c1p TOPCELL net1 net1} -connection2\ 	{c2p TOPCELL net1 net1}  
add_connection -connection1 {c1p TOPCELL net2 net2} -connection2\ 	{c2p TOPCELL net2 net2}  
add_connection -connection1 {c1p TOPCELL net3 net3} -connection2\ 	{c2p TOPCELL net3 net3}  
add_connection -connection1 {c1p TOPCELL net4 net4} -connection2\ 	{c2p TOPCELL net4 net4}  </code></pre></li>
</ul>
<div class="section Subsection" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id996c1a27-e108-4f35-b45f-03b4195c9f3d"><h2 class="title Subheading sectiontitle">Example 2</h2><p class="p">This
example demonstrates the export_connectivity -hier option. Assume
you have the following chips in your assembly:</p>
<pre class="pre codeblock leveled"><code>layout -chip_name interposer -primary interposer -path interposer.gds \
	-system GDS -original_extent <span class="keyword ParameterName Required">-interposer</span> 
 
layout -chip_name controller -primary controller -path controller.gds \
	-system GDS -original_extent 
 
layout -chip_name ram -primary ram -path ram.gds -system GDS \
	-original_extent </code></pre><p class="p">Note that the -interposer option was
applied to the interposer die. The top cell of the assembly is called
TOP_CELL:</p>
<pre class="pre codeblock leveled"><code>layout_primary TOP_CELL </code></pre><p class="p">After assembling your 2.5D IC, you
export the two SPICE netlists; one with ‑hier option:</p>
<pre class="pre codeblock leveled"><code>export_connectivity -file output/3dstack_hier.sp -format SPICE -hier 
export_connectivity -file output/3dstack_no_hier.sp -format SPICE </code></pre><p class="p">The two netlists are shown side-by-side
for comparison:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id3a6746e1-83f5-418c-a3a1-10419fd175ee__id3207cb29-abca-447a-8a48-bf6865a9f47f" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>export_connectivity -hier</span></caption><colgroup><col style="width:3.132in" /><col style="width:3.367in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d31454e389"><p class="p">3dstack_hier.sp</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d31454e392"><p class="p">3dstack_no_hier.sp</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d31454e389 "><pre class="pre codeblock leveled"><code>.SUBCKT TOP_CELL 
<span class="keyword ParameterName Required">XpInterposer</span> 
… interposer 
.ENDS TOP_CELL 
 
 
.SUBCKT controller  
… 
.ENDS controller 
 
.SUBCKT ram 
… 
.ENDS ram 
 
 
.SUBCKT interposer  
… 
<span class="keyword ParameterName Required">XpController</span>  
… controller 
<span class="keyword ParameterName Required">XpRam0</span> 
… ram 
<span class="keyword ParameterName Required">XpRam1</span> 
<span class="keyword ParameterName Required">… ram</span> 
.ENDS interposer 
 </code></pre></td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d31454e392 "><pre class="pre codeblock leveled"><code>.SUBCKT TOP_CELL 
<span class="keyword ParameterName Required">XpInterposer</span> 
… interposer 
<span class="keyword ParameterName Required">XpController</span>  
… controller 
<span class="keyword ParameterName Required">XpRam0</span> 
… ram 
<span class="keyword ParameterName Required">XpRam1</span> 
<span class="keyword ParameterName Required">… ram</span> 
.ENDS TOP_CELL 
 
 
.SUBCKT controller  
… 
.ENDS controller 
 
.SUBCKT ram 
… 
.ENDS ram 
 
.SUBCKT interposer  
… 
<span class="keyword ParameterName Required">.ENDS interposer</span> </code></pre></td>
</tr>
</tbody>
</table>
</div>
<p class="p">Without -hier, all chips in the assembly
are instantiated in the TOP_CELL. With -hier, the chips that are
not interposers are instantiated within the interposer.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SystemMiscellaneousCommands_id04ed0e98.html" title="System and miscellaneous commands specify the verification inputs, outputs, and run control options.">System and Miscellaneous Commands</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_SystemMiscellaneousCommands_id04ed0e98.html#id04ed0e98-5a4a-4d38-b991-69a0ea874242__" title="System and miscellaneous commands specify the verification inputs, outputs, and run control options.">System and Miscellaneous Commands</a></div>
<div><a class="link" href="../topics/Contain_AssemblyCommands_id80cbded2.html#id80cbded2-620c-4e00-8836-bff1c3bad06f__" title="Assembly commands allow you to build a physical model of your stacked IC.">Assembly Commands</a></div>
<div><a class="link" href="../topics/Contain_RuleCheckCommands_ida491cdb9.html#ida491cdb9-d3df-4946-9fa6-6f7a711c87b2__" title="Rule check commands perform specific checks on your design during a verification run.">Rule Check Commands</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_3dstack_user"
                DocTitle = "Calibre® 3DSTACK User’s Manual"
                PageTitle = "export_connectivity"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_ExportConnectivity_id3a6746e1.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® 3DSTACK User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>