

================================================================
== Vitis HLS Report for 'xFSADBlockMatching'
================================================================
* Date:           Tue Jun 24 19:15:07 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3998414|  3998414|  39.984 ms|  39.984 ms|  3998414|  3998414|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106  |xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col  |  3998411|  3998411|  39.984 ms|  39.984 ms|  3998411|  3998411|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width"   --->   Operation 5 'read' 'width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_c, i16 %width_read"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height"   --->   Operation 7 'read' 'height_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_c, i16 %height_read"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%state_uniquenessRatio_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %state_uniquenessRatio"   --->   Operation 9 'read' 'state_uniquenessRatio_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%state_textureThreshold_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %state_textureThreshold"   --->   Operation 10 'read' 'state_textureThreshold_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%state_preFilterCap_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %state_preFilterCap"   --->   Operation 11 'read' 'state_preFilterCap_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_r = trunc i32 %state_preFilterCap_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:317]   --->   Operation 12 'trunc' 'tmp_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%height_cast = sext i16 %height_read"   --->   Operation 13 'sext' 'height_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.07ns)   --->   "%sub = add i17 %height_cast, i17 14"   --->   Operation 14 'add' 'sub' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%width_cast = sext i16 %width_read"   --->   Operation 15 'sext' 'width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.07ns)   --->   "%sub57 = add i17 %width_cast, i17 14"   --->   Operation 16 'add' 'sub57' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %sub57, i3 0"   --->   Operation 17 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sub_cast = zext i17 %sub"   --->   Operation 18 'zext' 'sub_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i20 %tmp_2"   --->   Operation 19 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (5.86ns)   --->   "%bound4 = mul i37 %sub_cast, i37 %tmp_2_cast"   --->   Operation 20 'mul' 'bound4' <Predicate = true> <Delay = 5.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 22 [1/1] (2.07ns)   --->   "%add103 = add i17 %height_cast, i17 7"   --->   Operation 22 'add' 'add103' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (2.07ns)   --->   "%add111 = add i17 %width_cast, i17 7"   --->   Operation 23 'add' 'add111' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (2.07ns)   --->   "%sub233 = add i17 %height_cast, i17 131065"   --->   Operation 24 'add' 'sub233' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (2.07ns)   --->   "%sub246 = add i17 %width_cast, i17 131065"   --->   Operation 25 'add' 'sub246' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%cmp288 = icmp_sgt  i32 %state_uniquenessRatio_read, i32 0"   --->   Operation 26 'icmp' 'cmp288' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln317 = call void @xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col, i17 %sub57, i37 %bound4, i32 %state_preFilterCap_read, i8 %tmp_r, i17 %add111, i20 %tmp_2, i17 %add103, i17 %sub233, i8 %left_clipped, i8 %right_clipped, i32 %state_textureThreshold_read, i17 %sub246, i32 %state_uniquenessRatio_read, i1 %cmp288, i16 %p_disp_strm" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:317]   --->   Operation 27 'call' 'call_ln317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_uniquenessRatio, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_textureThreshold, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_preFilterCap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_disp_strm, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %right_clipped, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %left_clipped, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln317 = call void @xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col, i17 %sub57, i37 %bound4, i32 %state_preFilterCap_read, i8 %tmp_r, i17 %add111, i20 %tmp_2, i17 %add103, i17 %sub233, i8 %left_clipped, i8 %right_clipped, i32 %state_textureThreshold_read, i17 %sub246, i32 %state_uniquenessRatio_read, i1 %cmp288, i16 %p_disp_strm" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:317]   --->   Operation 38 'call' 'call_ln317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln594 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:594]   --->   Operation 39 'ret' 'ret_ln594' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_clipped]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ right_clipped]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_disp_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ state_preFilterCap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ state_textureThreshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ state_uniquenessRatio]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width_read                  (read          ) [ 00000]
write_ln0                   (write         ) [ 00000]
height_read                 (read          ) [ 00000]
write_ln0                   (write         ) [ 00000]
state_uniquenessRatio_read  (read          ) [ 00111]
state_textureThreshold_read (read          ) [ 00111]
state_preFilterCap_read     (read          ) [ 00111]
tmp_r                       (trunc         ) [ 00111]
height_cast                 (sext          ) [ 00110]
sub                         (add           ) [ 00100]
width_cast                  (sext          ) [ 00110]
sub57                       (add           ) [ 00111]
tmp_2                       (bitconcatenate) [ 00011]
sub_cast                    (zext          ) [ 00000]
tmp_2_cast                  (zext          ) [ 00000]
bound4                      (mul           ) [ 00011]
empty                       (wait          ) [ 00000]
add103                      (add           ) [ 00001]
add111                      (add           ) [ 00001]
sub233                      (add           ) [ 00001]
sub246                      (add           ) [ 00001]
cmp288                      (icmp          ) [ 00001]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
specinterface_ln0           (specinterface ) [ 00000]
call_ln317                  (call          ) [ 00000]
ret_ln594                   (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_clipped">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_clipped"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="right_clipped">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_clipped"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_disp_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_disp_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_preFilterCap">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_preFilterCap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_textureThreshold">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_textureThreshold"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_uniquenessRatio">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_uniquenessRatio"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="height">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="width">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="height_c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="width_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i17.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="width_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="height_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="state_uniquenessRatio_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_uniquenessRatio_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="state_textureThreshold_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_textureThreshold_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="state_preFilterCap_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_preFilterCap_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="17" slack="2"/>
<pin id="109" dir="0" index="2" bw="37" slack="1"/>
<pin id="110" dir="0" index="3" bw="32" slack="2"/>
<pin id="111" dir="0" index="4" bw="8" slack="2"/>
<pin id="112" dir="0" index="5" bw="17" slack="0"/>
<pin id="113" dir="0" index="6" bw="20" slack="1"/>
<pin id="114" dir="0" index="7" bw="17" slack="0"/>
<pin id="115" dir="0" index="8" bw="17" slack="0"/>
<pin id="116" dir="0" index="9" bw="8" slack="0"/>
<pin id="117" dir="0" index="10" bw="8" slack="0"/>
<pin id="118" dir="0" index="11" bw="32" slack="2"/>
<pin id="119" dir="0" index="12" bw="17" slack="0"/>
<pin id="120" dir="0" index="13" bw="32" slack="2"/>
<pin id="121" dir="0" index="14" bw="1" slack="0"/>
<pin id="122" dir="0" index="15" bw="16" slack="0"/>
<pin id="123" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln317/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_r_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_r/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="height_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="height_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sub_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="width_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="width_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub57_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub57/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="20" slack="0"/>
<pin id="154" dir="0" index="1" bw="17" slack="1"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="17" slack="1"/>
<pin id="161" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub_cast/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_2_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="20" slack="0"/>
<pin id="164" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="bound4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="0" index="1" bw="20" slack="0"/>
<pin id="169" dir="1" index="2" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add103_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="2"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add103/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add111_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="2"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add111/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sub233_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="2"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub233/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sub246_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="2"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub246/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cmp288_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp288/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="state_uniquenessRatio_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2"/>
<pin id="204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="state_uniquenessRatio_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="state_textureThreshold_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="state_textureThreshold_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="state_preFilterCap_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2"/>
<pin id="215" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="state_preFilterCap_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_r_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2"/>
<pin id="220" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_r "/>
</bind>
</comp>

<comp id="223" class="1005" name="height_cast_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="2"/>
<pin id="225" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="height_cast "/>
</bind>
</comp>

<comp id="229" class="1005" name="sub_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="1"/>
<pin id="231" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="234" class="1005" name="width_cast_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="17" slack="2"/>
<pin id="236" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="width_cast "/>
</bind>
</comp>

<comp id="240" class="1005" name="sub57_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="1"/>
<pin id="242" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub57 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="20" slack="1"/>
<pin id="248" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="bound4_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="37" slack="1"/>
<pin id="253" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="256" class="1005" name="add103_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="17" slack="1"/>
<pin id="258" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add103 "/>
</bind>
</comp>

<comp id="261" class="1005" name="add111_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="1"/>
<pin id="263" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add111 "/>
</bind>
</comp>

<comp id="266" class="1005" name="sub233_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="17" slack="1"/>
<pin id="268" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub233 "/>
</bind>
</comp>

<comp id="271" class="1005" name="sub246_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="1"/>
<pin id="273" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub246 "/>
</bind>
</comp>

<comp id="276" class="1005" name="cmp288_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp288 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="60" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="106" pin=9"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="106" pin=10"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="106" pin=15"/></net>

<net id="131"><net_src comp="100" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="74" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="60" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="152" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="159" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="177"><net_src comp="172" pin="2"/><net_sink comp="106" pin=7"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="183"><net_src comp="178" pin="2"/><net_sink comp="106" pin=5"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="189"><net_src comp="184" pin="2"/><net_sink comp="106" pin=8"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="195"><net_src comp="190" pin="2"/><net_sink comp="106" pin=12"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="201"><net_src comp="196" pin="2"/><net_sink comp="106" pin=14"/></net>

<net id="205"><net_src comp="88" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="106" pin=13"/></net>

<net id="211"><net_src comp="94" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="106" pin=11"/></net>

<net id="216"><net_src comp="100" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="221"><net_src comp="128" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="226"><net_src comp="132" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="232"><net_src comp="136" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="237"><net_src comp="142" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="243"><net_src comp="146" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="249"><net_src comp="152" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="106" pin=6"/></net>

<net id="254"><net_src comp="166" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="259"><net_src comp="172" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="106" pin=7"/></net>

<net id="264"><net_src comp="178" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="106" pin=5"/></net>

<net id="269"><net_src comp="184" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="106" pin=8"/></net>

<net id="274"><net_src comp="190" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="106" pin=12"/></net>

<net id="279"><net_src comp="196" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="106" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_disp_strm | {3 4 }
	Port: height_c | {1 }
	Port: width_c | {1 }
 - Input state : 
	Port: xFSADBlockMatching : left_clipped | {3 4 }
	Port: xFSADBlockMatching : right_clipped | {3 4 }
	Port: xFSADBlockMatching : state_preFilterCap | {1 }
	Port: xFSADBlockMatching : state_textureThreshold | {1 }
	Port: xFSADBlockMatching : state_uniquenessRatio | {1 }
	Port: xFSADBlockMatching : height | {1 }
	Port: xFSADBlockMatching : width | {1 }
  - Chain level:
	State 1
		sub : 1
		sub57 : 1
	State 2
		tmp_2_cast : 1
		bound4 : 2
	State 3
		call_ln317 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 |    43   |    14   | 92.3055 |  16805  |  37486  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                             sub_fu_136                            |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                            sub57_fu_146                           |    0    |    0    |    0    |    0    |    23   |    0    |
|    add   |                           add103_fu_172                           |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                           add111_fu_178                           |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                           sub233_fu_184                           |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                           sub246_fu_190                           |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                           cmp288_fu_196                           |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                           bound4_fu_166                           |    0    |    1    |    0    |    0    |    12   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       width_read_read_fu_60                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       height_read_read_fu_74                      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |               state_uniquenessRatio_read_read_fu_88               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               state_textureThreshold_read_read_fu_94              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                state_preFilterCap_read_read_fu_100                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                       write_ln0_write_fu_66                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       write_ln0_write_fu_80                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                            tmp_r_fu_128                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                         height_cast_fu_132                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         width_cast_fu_142                         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                            tmp_2_fu_152                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |                          sub_cast_fu_159                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         tmp_2_cast_fu_162                         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                   |    43   |    15   | 92.3055 |  16805  |  37675  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|           add103_reg_256          |   17   |
|           add111_reg_261          |   17   |
|           bound4_reg_251          |   37   |
|           cmp288_reg_276          |    1   |
|        height_cast_reg_223        |   17   |
|  state_preFilterCap_read_reg_213  |   32   |
|state_textureThreshold_read_reg_208|   32   |
| state_uniquenessRatio_read_reg_202|   32   |
|           sub233_reg_266          |   17   |
|           sub246_reg_271          |   17   |
|           sub57_reg_240           |   17   |
|            sub_reg_229            |   17   |
|           tmp_2_reg_246           |   20   |
|           tmp_r_reg_218           |    8   |
|         width_cast_reg_234        |   17   |
+-----------------------------------+--------+
|               Total               |   298  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 |  p5  |   2  |  17  |   34   ||    9    |
| grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 |  p7  |   2  |  17  |   34   ||    9    |
| grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 |  p8  |   2  |  17  |   34   ||    9    |
| grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 |  p12 |   2  |  17  |   34   ||    9    |
| grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106 |  p14 |   2  |   1  |    2   ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   138  ||   7.94  ||    45   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   43   |   15   |   92   |  16805 |  37675 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   298  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   43   |   15   |   100  |  17103 |  37720 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
