/*
 * $Id: soc_dnxf_implementation_defines.csv,v 1.1.2.5 Broadcom SDK $
 * 
 * $Copyright: (c) 2017 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 * This file is auto-generated by autoCoder
 * DO NOT EDIT THIS FILE!
 *
 */
#ifndef DNXF_CONFIG_IMP_DEFS
#define DNXF_CONFIG_IMP_DEFS

#include <soc/error.h>
#include <soc/dcmn/error.h>
#include <soc/drv.h>
#include <sal/core/alloc.h>

#include <soc/dnxf/ramon/ramon_config_imp_defs.h>

/************************************/
/*          Structs define          */
/************************************/

/* Implementation-specific defines */

/*      Configuration defines       */
typedef struct soc_dnxf_implementation_defines_s {
    int        soc_dnxf_imp_defs_rtp_reachabilty_gen_rate_link_delta;      /* RTP Reachability gen rate between links */
    int        soc_dnxf_imp_defs_rtp_reachabilty_gen_rate_full_cycle;      /* RTP Reachability gen rate full cycle */
    int        soc_dnxf_imp_defs_rtp_gpd_reachabilty_gen_rate_full_cycle;  /* RTP GPD Reachability gen rate full cycle (nsec) */
    int        soc_dnxf_imp_defs_rtp_gpd_in_time;                          /* Time interval between 2 GPD cells to enter GPD mode (usec) */
    int        soc_dnxf_imp_defs_rtp_gpd_out_time;                         /* Time to get out of GPD mode if no GPD cells arrived (msec) */
    int        soc_dnxf_imp_defs_rtp_reachabilty_watchdog_rate;            /* RTP Reachability watchdog reate */
    int        soc_dnxf_imp_defs_mdio_int_out_delay_default;               /* Out Delay default */
    int        soc_dnxf_imp_defs_fabric_clock_freq_in_default;             /* Fabric Clock freq in default */
    int        soc_dnxf_imp_defs_fabric_clock_freq_out_default;            /* Fabric Clock freq out default */
    int        soc_dnxf_imp_defs_lcpll_control1_125_val;                   /* LCPLL_CONTROL1_125_VAL (not used by fe3200) */
    int        soc_dnxf_imp_defs_lcpll_control1_156_25_val;                /* LCPLL_CONTROL1_156_25_VAL (not used by fe3200) */
    int        soc_dnxf_imp_defs_lcpll_control3_125_val;                   /* LCPLL_CONTROL3_125_VAL (not used by fe3200) */
    int        soc_dnxf_imp_defs_lcpll_control3_156_25_val;                /* LCPLL_CONTROL3_156_25_VAL (not used by fe3200) */
    int        soc_dnxf_imp_defs_fifo_dma_nof_channels;                    /* nof of channels used for fifo dma */
} soc_dnxf_implementation_defines_t;

extern soc_dnxf_implementation_defines_t *soc_dnxf_implementation_defines[SOC_MAX_NUM_DEVICES];

/************************************/
/*          Macros Define           */
/************************************/


/*         soc_dnxf_implementation_defines macros            */
#define SOC_DNXF_IMP_DEFS_SET(unit, dnxf_define, value)    {soc_dnxf_implementation_defines[unit]->soc_dnxf_imp_defs_##dnxf_define = value;}
#define SOC_DNXF_IMP_DEFS_GET(unit, dnxf_define)           ( soc_dnxf_implementation_defines[unit]->soc_dnxf_imp_defs_##dnxf_define )
#define SOC_DNXF_IMP_DEFS_MAX(dnxf_define)                 SOC_DNXF_IMP_DEFS_##dnxf_define##_MAX
/* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX
#if (15) > SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX
#undef SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX
#define SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX 15
#endif /* (15) > SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX */
#else
#define SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX 15
#endif /* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_LINK_DELTA_MAX - end */

/* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX
#if (44800) > SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX
#undef SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX
#define SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX 44800
#endif /* (44800) > SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX */
#else
#define SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX 44800
#endif /* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX - end */

/* SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX
#if (10000) > SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX
#undef SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX
#define SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX 10000
#endif /* (10000) > SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX */
#else
#define SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX 10000
#endif /* SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_RTP_GPD_REACHABILTY_GEN_RATE_FULL_CYCLE_MAX - end */

/* SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX
#if (60) > SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX
#undef SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX
#define SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX 60
#endif /* (60) > SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX */
#else
#define SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX 60
#endif /* SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_RTP_GPD_IN_TIME_MAX - end */

/* SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX
#if (200) > SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX
#undef SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX
#define SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX 200
#endif /* (200) > SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX */
#else
#define SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX 200
#endif /* SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_RTP_GPD_OUT_TIME_MAX - end */

/* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX
#if (100000) > SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX
#undef SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX
#define SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX 100000
#endif /* (100000) > SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX */
#else
#define SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX 100000
#endif /* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_RTP_REACHABILTY_WATCHDOG_RATE_MAX - end */

/* SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX
#if (0x9) > SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX
#undef SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX
#define SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX 0x9
#endif /* (0x9) > SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX */
#else
#define SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX 0x9
#endif /* SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_MDIO_INT_OUT_DELAY_DEFAULT_MAX - end */

/* SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX
#if (3) > SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX
#undef SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX
#define SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX 3
#endif /* (3) > SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX */
#else
#define SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX 3
#endif /* SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_IN_DEFAULT_MAX - end */

/* SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX
#if (3) > SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX
#undef SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX
#define SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX 3
#endif /* (3) > SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX */
#else
#define SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX 3
#endif /* SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_FABRIC_CLOCK_FREQ_OUT_DEFAULT_MAX - end */

/* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX
#if (-1) > SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX
#undef SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX
#define SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX -1
#endif /* (-1) > SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX */
#else
#define SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX -1
#endif /* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_125_VAL_MAX - end */

/* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX
#if (-1) > SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX
#undef SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX
#define SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX -1
#endif /* (-1) > SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX */
#else
#define SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX -1
#endif /* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL1_156_25_VAL_MAX - end */

/* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX
#if (-1) > SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX
#undef SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX
#define SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX -1
#endif /* (-1) > SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX */
#else
#define SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX -1
#endif /* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_125_VAL_MAX - end */

/* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX
#if (-1) > SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX
#undef SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX
#define SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX -1
#endif /* (-1) > SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX */
#else
#define SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX -1
#endif /* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_LCPLL_CONTROL3_156_25_VAL_MAX - end */

/* SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX*/
#ifdef BCM_88790_A0
#ifdef SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX
#if (4) > SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX
#undef SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX
#define SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX 4
#endif /* (4) > SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX */
#else
#define SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX 4
#endif /* SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX */
#endif /* BCM_88790_A0*/
/* SOC_DNXF_IMP_DEFS_FIFO_DMA_NOF_CHANNELS_MAX - end */


int soc_dnxf_implementation_defines_init(int unit);
int soc_dnxf_implementation_defines_deinit(int unit);

#endif /* DNXF_CONFIG_IMP_DEFS */
