module counter #(parameter N = 8)
					(input logic clk,
					 input logic reset_n,
					 output logic [N-1:0] q);
					 
			always_ff @(posedge clk, negedge reset_n)
				if (!reset_n)	q<=0;
				else				q<=q+1;
endmodule
