# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../New_Vram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  \
"../../../../New_Vram.srcs/sources_1/new/Disp_Counter.sv" \
"../../../../New_Vram.srcs/sources_1/new/VRAM.sv" \
"../../../../New_Vram.srcs/sources_1/new/top.sv" \
"../../../../New_Vram.srcs/sources_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
