# TASK
Synthesize the code 3 times, one without pipeline, one using only pipeline inside the loop and one outside. Try to get II=1 both times and compare the results.



## Finished table
| Metric                        | **Without Pipelining** | **With #pragma HLS PIPELINE in the `inside loop`** | **With #pragma HLS PIPELINE in the `outside loop`** |
| ----------------------------- | ---------------------- | ------------------------------- | ---------------------------------- |
| **Total Latency (cycles)**    |                        |                                 |                                    |
| **LUTs Used**                 |                        |                                 |                                    |
| **FFs Used**                  |                        |                                 |                                    |
| **DSPs Used**                 |                        |                                 |                                    |
| **BRAMs Used**                |                        |                                 |                                    |