12:31:31 **** Incremental Build of configuration Debug for project lab2_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51020 E:/8191588/FPGA_mag2.1_lab1/lab2platform/export/lab2platform/lab2platform.xpfm standalone_ps7_cortexa9_0 E:/8191588/FPGA_mag2.1_lab1/lab2_system/Debug/system.bif
sdcard_gen --xpfm E:/8191588/FPGA_mag2.1_lab1/lab2platform/export/lab2platform/lab2platform.xpfm --sys_config lab2platform --bif E:/8191588/FPGA_mag2.1_lab1/lab2_system/Debug/system.bif --bitstream E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/bitstream/system_wrapper2.bit --elf E:/8191588/FPGA_mag2.1_lab1/lab2/Debug/lab2.elf,ps7_cortexa9_0
creating BOOT.BIN using E:/8191588/FPGA_mag2.1_lab1/lab2/_ide/bitstream/system_wrapper2.bit
Running E:/xilinx/Vitis/2023.1/bin/bootgen  -image E:/8191588/FPGA_mag2.1_lab1/lab2_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

12:31:35 Build Finished (took 4s.583ms)

