rtl/verilog/gpio/mpsoc_ahb3_peripheral_bridge.sv
rtl/verilog/gpio/mpsoc_wb_peripheral_bridge.sv
rtl/verilog/gpio/mpsoc_apb_gpio.sv

rtl/verilog/uart/mpsoc_ahb3_uart.sv
rtl/verilog/uart/mpsoc_wb_uart.sv
rtl/verilog/uart/mpsoc_uart_fifo.sv
rtl/verilog/uart/mpsoc_uart_interrupt.sv
rtl/verilog/uart/mpsoc_uart_rx.sv
rtl/verilog/uart/mpsoc_uart_tx.sv

rtl/verilog/core/mpsoc_msi_ahb3_interface.sv
rtl/verilog/core/mpsoc_msi_wb_interface.sv
rtl/verilog/core/mpsoc_msi_ahb3_master_port.sv
rtl/verilog/core/mpsoc_msi_wb_master_port.sv
rtl/verilog/core/mpsoc_msi_ahb3_slave_port.sv
rtl/verilog/core/mpsoc_msi_wb_slave_port.sv

rtl/verilog/ram/mpsoc_ahb3_mpram.sv
rtl/verilog/ram/mpsoc_wb_mpram.sv
rtl/verilog/ram/mpsoc_ahb3_spram.sv
rtl/verilog/ram/mpsoc_wb_spram.sv
rtl/verilog/ram/mpsoc_ram_1r1w.sv
rtl/verilog/ram/mpsoc_ram_1r1w_generic.sv

bench/verilog/regression/mpsoc_msi_testbench.sv
