{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:31:53 2019 " "Info: Processing started: Wed Mar 27 14:31:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xuat_xung.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xuat_xung.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xuat_xung " "Info: Found entity 1: xuat_xung" {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(39) " "Warning (10268): Verilog HDL information at test.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_filter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enc_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enc_filter " "Info: Found entity 1: enc_filter" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_module " "Info: Found entity 1: encoder_module" {  } { { "encoder_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_bustri0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_bustri0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dh bach khoa/luan van/hexapod_k14/cpld_new/cpld_new/lpm_counter4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dh bach khoa/luan van/hexapod_k14/cpld_new/cpld_new/lpm_counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Info: Found entity 1: lpm_counter4" {  } { { "../../Hexapod_K14/CPLD_New/CPLD_New/lpm_counter4.v" "" { Text "D:/DH Bach Khoa/Luan van/Hexapod_K14/CPLD_New/CPLD_New/lpm_counter4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_xor0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_xor0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "xuat_xung " "Info: Elaborating entity \"xuat_xung\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dda_module.bdf 1 1 " "Warning: Using design file dda_module.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dda_module " "Info: Found entity 1: dda_module" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda_module dda_module:inst5 " "Info: Elaborating entity \"dda_module\" for hierarchy \"dda_module:inst5\"" {  } { { "xuat_xung.bdf" "inst5" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 0 600 768 256 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test dda_module:inst5\|test:inst " "Info: Elaborating entity \"test\" for hierarchy \"dda_module:inst5\|test:inst\"" {  } { { "dda_module.bdf" "inst" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 88 1240 1352 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp test.v(22) " "Warning (10036): Verilog HDL or VHDL warning at test.v(22): object \"temp\" assigned a value but never read" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(17) " "Warning (10230): Verilog HDL assignment warning at test.v(17): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(51) " "Warning (10230): Verilog HDL assignment warning at test.v(51): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test.v(57) " "Warning (10230): Verilog HDL assignment warning at test.v(57): truncated value with size 32 to match size of target (11)" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 test.v(64) " "Warning (10230): Verilog HDL assignment warning at test.v(64): truncated value with size 32 to match size of target (15)" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(72) " "Warning (10230): Verilog HDL assignment warning at test.v(72): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b dda_module:inst5\|74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"dda_module:inst5\|74373b:inst2\"" {  } { { "dda_module.bdf" "inst2" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst5\|74373b:inst2 " "Info: Elaborated megafunction instantiation \"dda_module:inst5\|74373b:inst2\"" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dda_module:inst5\|74138:inst41 " "Info: Elaborating entity \"74138\" for hierarchy \"dda_module:inst5\|74138:inst41\"" {  } { { "dda_module.bdf" "inst41" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst5\|74138:inst41 " "Info: Elaborated megafunction instantiation \"dda_module:inst5\|74138:inst41\"" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:inst33 " "Info: Elaborating entity \"encoder\" for hierarchy \"encoder:inst33\"" {  } { { "xuat_xung.bdf" "inst33" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 544 248 408 704 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 encoder:inst33\|lpm_bustri0:inst2 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"encoder:inst33\|lpm_bustri0:inst2\"" {  } { { "encoder.bdf" "inst2" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 120 536 616 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.v" "lpm_bustri_component" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_bustri0.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_bustri0.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_bustri0.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_module encoder:inst33\|encoder_module:inst1 " "Info: Elaborating entity \"encoder_module\" for hierarchy \"encoder:inst33\|encoder_module:inst1\"" {  } { { "encoder.bdf" "inst1" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 112 360 496 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter4 encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5 " "Info: Elaborating entity \"lpm_counter4\" for hierarchy \"encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\"" {  } { { "encoder_module.bdf" "inst5" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { { 72 624 768 168 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\"" {  } { { "../../Hexapod_K14/CPLD_New/CPLD_New/lpm_counter4.v" "lpm_counter_component" { Text "D:/DH Bach Khoa/Luan van/Hexapod_K14/CPLD_New/CPLD_New/lpm_counter4.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\"" {  } { { "../../Hexapod_K14/CPLD_New/CPLD_New/lpm_counter4.v" "" { Text "D:/DH Bach Khoa/Luan van/Hexapod_K14/CPLD_New/CPLD_New/lpm_counter4.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Hexapod_K14/CPLD_New/CPLD_New/lpm_counter4.v" "" { Text "D:/DH Bach Khoa/Luan van/Hexapod_K14/CPLD_New/CPLD_New/lpm_counter4.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t2h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_t2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t2h " "Info: Found entity 1: cntr_t2h" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t2h encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated " "Info: Elaborating entity \"cntr_t2h\" for hierarchy \"encoder:inst33\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor0 encoder:inst33\|encoder_module:inst1\|lpm_xor0:inst " "Info: Elaborating entity \"lpm_xor0\" for hierarchy \"encoder:inst33\|encoder_module:inst1\|lpm_xor0:inst\"" {  } { { "encoder_module.bdf" "inst" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { { 88 496 560 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor encoder:inst33\|encoder_module:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"encoder:inst33\|encoder_module:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor0.v" "lpm_xor_component" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_xor0.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:inst33\|encoder_module:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"encoder:inst33\|encoder_module:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_xor0.v" 63 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:inst33\|encoder_module:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"encoder:inst33\|encoder_module:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Info: Parameter \"lpm_size\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_XOR " "Info: Parameter \"lpm_type\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_xor0.v" 63 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_filter encoder:inst33\|enc_filter:inst " "Info: Elaborating entity \"enc_filter\" for hierarchy \"encoder:inst33\|enc_filter:inst\"" {  } { { "encoder.bdf" "inst" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 112 176 272 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 encoder:inst33\|lpm_counter0:inst3 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"encoder:inst33\|lpm_counter0:inst3\"" {  } { { "encoder.bdf" "inst3" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 360 160 304 424 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "lpm_counter_component" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_counter0.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_counter0.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/lpm_counter0.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7h " "Info: Found entity 1: cntr_g7h" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g7h encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated " "Info: Elaborating entity \"cntr_g7h\" for hierarchy \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|73 " "Warning: Converted tri-state buffer \"74373b:inst1\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|72 " "Warning: Converted tri-state buffer \"74373b:inst1\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|71 " "Warning: Converted tri-state buffer \"74373b:inst1\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|69 " "Warning: Converted tri-state buffer \"74373b:inst1\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|68 " "Warning: Converted tri-state buffer \"74373b:inst1\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|67 " "Warning: Converted tri-state buffer \"74373b:inst1\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst3\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst3\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst35\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst35\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "643 " "Info: Implemented 643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "590 " "Info: Implemented 590 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.map.smsg " "Info: Generated suppressed messages file D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 14:31:55 2019 " "Info: Processing ended: Wed Mar 27 14:31:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:31:56 2019 " "Info: Processing started: Wed Mar 27 14:31:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 53 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 53 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/installed software/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/installed software/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/" 0 { } { { 0 { 0 ""} 0 951 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Info: Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 0 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Info: Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.761 ns register pin " "Info: Estimated most critical path is register to pin delay of 10.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst3\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 1 REG LAB_X12_Y4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y4; Fanout = 3; REG Node = 'encoder:inst3\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst3|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.345 ns) + CELL(0.740 ns) 3.085 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\]~30 2 COMB LAB_X8_Y6 1 " "Info: 2: + IC(2.345 ns) + CELL(0.740 ns) = 3.085 ns; Loc. = LAB_X8_Y6; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\]~30'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { encoder:inst3|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.740 ns) 6.037 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\]~32 3 COMB LAB_X12_Y5 1 " "Info: 3: + IC(2.212 ns) + CELL(0.740 ns) = 6.037 ns; Loc. = LAB_X12_Y5; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\]~32'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~30 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~32 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(2.322 ns) 10.761 ns Data\[12\] 4 PIN PIN_82 0 " "Info: 4: + IC(2.402 ns) + CELL(2.322 ns) = 10.761 ns; Loc. = PIN_82; Fanout = 0; PIN Node = 'Data\[12\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~32 Data[12] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.802 ns ( 35.33 % ) " "Info: Total cell delay = 3.802 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.959 ns ( 64.67 % ) " "Info: Total interconnect delay = 6.959 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.761 ns" { encoder:inst3|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~30 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~32 Data[12] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "37 " "Info: Average interconnect usage is 37% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 37% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 14:32:00 2019 " "Info: Processing ended: Wed Mar 27 14:32:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:32:01 2019 " "Info: Processing started: Wed Mar 27 14:32:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 14:32:02 2019 " "Info: Processing ended: Wed Mar 27 14:32:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:32:02 2019 " "Info: Processing started: Wed Mar 27 14:32:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|19 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst7\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst7\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst18\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst18\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst20\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst20\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst28\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst28\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst30\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst30\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|18 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|17 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|14 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|13 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|12 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|15 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst5\|74373b:inst2\|16 " "Warning: Node \"dda_module:inst5\|74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|16 " "Warning: Node \"74373b:inst1\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|17 " "Warning: Node \"74373b:inst1\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|18 " "Warning: Node \"74373b:inst1\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|13 " "Warning: Node \"74373b:inst1\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|14 " "Warning: Node \"74373b:inst1\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|12 " "Warning: Node \"74373b:inst1\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 208 -304 -136 224 "NWE" "" } { 80 512 600 96 "NWE" "" } { 200 -136 -80 216 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|12 " "Info: Detected ripple clock \"74373b:inst1\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|14 " "Info: Detected ripple clock \"74373b:inst1\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|13 " "Info: Detected ripple clock \"74373b:inst1\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|18 " "Info: Detected ripple clock \"74373b:inst1\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|17 " "Info: Detected ripple clock \"74373b:inst1\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|16 " "Info: Detected ripple clock \"74373b:inst1\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst3\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst3\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst3\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst8 " "Info: Detected gated clock \"dda_module:inst5\|inst8\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst32 " "Info: Detected gated clock \"dda_module:inst5\|inst32\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 1272 712 776 1320 "inst32" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst31 " "Info: Detected gated clock \"dda_module:inst5\|inst31\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 1040 712 776 1088 "inst31" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst22 " "Info: Detected gated clock \"dda_module:inst5\|inst22\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst21 " "Info: Detected gated clock \"dda_module:inst5\|inst21\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst10 " "Info: Detected gated clock \"dda_module:inst5\|inst10\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst5\|inst8~0 " "Info: Detected gated clock \"dda_module:inst5\|inst8~0\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst5\|inst8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst35\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst35\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst35\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register encoder:inst37\|enc_filter:inst\|inst12 register encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 48.5 MHz 20.618 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 48.5 MHz between source register \"encoder:inst37\|enc_filter:inst\|inst12\" and destination register \"encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]\" (period= 20.618 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.330 ns + Longest register register " "Info: + Longest register to register delay is 6.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst37\|enc_filter:inst\|inst12 1 REG LC_X11_Y6_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N2; Fanout = 4; REG Node = 'encoder:inst37\|enc_filter:inst\|inst12'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst37|enc_filter:inst|inst12 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.200 ns) 1.132 ns encoder:inst37\|encoder_module:inst1\|inst7~0 2 COMB LC_X11_Y6_N3 27 " "Info: 2: + IC(0.932 ns) + CELL(0.200 ns) = 1.132 ns; Loc. = LC_X11_Y6_N3; Fanout = 27; COMB Node = 'encoder:inst37\|encoder_module:inst1\|inst7~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { encoder:inst37|enc_filter:inst|inst12 encoder:inst37|encoder_module:inst1|inst7~0 } "NODE_NAME" } } { "encoder_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { { -8 496 560 40 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.747 ns) 3.936 ns encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT 3 COMB LC_X9_Y6_N5 2 " "Info: 3: + IC(2.057 ns) + CELL(0.747 ns) = 3.936 ns; Loc. = LC_X9_Y6_N5; Fanout = 2; COMB Node = 'encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { encoder:inst37|encoder_module:inst1|inst7~0 encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.059 ns encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT 4 COMB LC_X9_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.059 ns; Loc. = LC_X9_Y6_N6; Fanout = 2; COMB Node = 'encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.182 ns encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT 5 COMB LC_X9_Y6_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.182 ns; Loc. = LC_X9_Y6_N7; Fanout = 2; COMB Node = 'encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.305 ns encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT 6 COMB LC_X9_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.305 ns; Loc. = LC_X9_Y6_N8; Fanout = 2; COMB Node = 'encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.704 ns encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT 7 COMB LC_X9_Y6_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 4.704 ns; Loc. = LC_X9_Y6_N9; Fanout = 6; COMB Node = 'encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 6.330 ns encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 8 REG LC_X10_Y6_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(1.626 ns) = 6.330 ns; Loc. = LC_X10_Y6_N4; Fanout = 3; REG Node = 'encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.341 ns ( 52.78 % ) " "Info: Total cell delay = 3.341 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.989 ns ( 47.22 % ) " "Info: Total interconnect delay = 2.989 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.330 ns" { encoder:inst37|enc_filter:inst|inst12 encoder:inst37|encoder_module:inst1|inst7~0 encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.330 ns" { encoder:inst37|enc_filter:inst|inst12 {} encoder:inst37|encoder_module:inst1|inst7~0 {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.932ns 2.057ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.270 ns - Smallest " "Info: - Smallest clock skew is -3.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.154 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y5_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y5_N3; Fanout = 27; REG Node = 'encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.918 ns) 7.154 ns encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 3 REG LC_X10_Y6_N4 3 " "Info: 3: + IC(2.179 ns) + CELL(0.918 ns) = 7.154 ns; Loc. = LC_X10_Y6_N4; Fanout = 3; REG Node = 'encoder:inst37\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 47.18 % ) " "Info: Total cell delay = 3.375 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.779 ns ( 52.82 % ) " "Info: Total interconnect delay = 3.779 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.179ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.424 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y5_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y5_N3; Fanout = 27; REG Node = 'encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.449 ns) + CELL(0.918 ns) 10.424 ns encoder:inst37\|enc_filter:inst\|inst12 3 REG LC_X11_Y6_N2 4 " "Info: 3: + IC(5.449 ns) + CELL(0.918 ns) = 10.424 ns; Loc. = LC_X11_Y6_N2; Fanout = 4; REG Node = 'encoder:inst37\|enc_filter:inst\|inst12'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst12 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.38 % ) " "Info: Total cell delay = 3.375 ns ( 32.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.049 ns ( 67.62 % ) " "Info: Total interconnect delay = 7.049 ns ( 67.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.424 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.424 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 5.449ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.179ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.424 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.424 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 5.449ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.330 ns" { encoder:inst37|enc_filter:inst|inst12 encoder:inst37|encoder_module:inst1|inst7~0 encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.330 ns" { encoder:inst37|enc_filter:inst|inst12 {} encoder:inst37|encoder_module:inst1|inst7~0 {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.932ns 2.057ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.179ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.424 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.424 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 5.449ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "encoder:inst37\|enc_filter:inst\|inst13 encoder:inst37\|encoder_module:inst1\|inst4 CLK 1.555 ns " "Info: Found hold time violation between source  pin or register \"encoder:inst37\|enc_filter:inst\|inst13\" and destination pin or register \"encoder:inst37\|encoder_module:inst1\|inst4\" for clock \"CLK\" (Hold time is 1.555 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.413 ns + Largest " "Info: + Largest clock skew is 3.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.424 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y5_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y5_N3; Fanout = 27; REG Node = 'encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.449 ns) + CELL(0.918 ns) 10.424 ns encoder:inst37\|encoder_module:inst1\|inst4 3 REG LC_X11_Y6_N3 2 " "Info: 3: + IC(5.449 ns) + CELL(0.918 ns) = 10.424 ns; Loc. = LC_X11_Y6_N3; Fanout = 2; REG Node = 'encoder:inst37\|encoder_module:inst1\|inst4'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|encoder_module:inst1|inst4 } "NODE_NAME" } } { "encoder_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { { 136 344 408 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.38 % ) " "Info: Total cell delay = 3.375 ns ( 32.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.049 ns ( 67.62 % ) " "Info: Total interconnect delay = 7.049 ns ( 67.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.424 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|encoder_module:inst1|inst4 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.424 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|encoder_module:inst1|inst4 {} } { 0.000ns 0.000ns 1.600ns 5.449ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.011 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y5_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y5_N3; Fanout = 27; REG Node = 'encoder:inst37\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.918 ns) 7.011 ns encoder:inst37\|enc_filter:inst\|inst13 3 REG LC_X10_Y6_N9 3 " "Info: 3: + IC(2.036 ns) + CELL(0.918 ns) = 7.011 ns; Loc. = LC_X10_Y6_N9; Fanout = 3; REG Node = 'encoder:inst37\|enc_filter:inst\|inst13'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst13 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 168 536 600 248 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 48.14 % ) " "Info: Total cell delay = 3.375 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 51.86 % ) " "Info: Total interconnect delay = 3.636 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst13 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst13 {} } { 0.000ns 0.000ns 1.600ns 2.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.424 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|encoder_module:inst1|inst4 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.424 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|encoder_module:inst1|inst4 {} } { 0.000ns 0.000ns 1.600ns 5.449ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst13 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst13 {} } { 0.000ns 0.000ns 1.600ns 2.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 168 536 600 248 "inst13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.703 ns - Shortest register register " "Info: - Shortest register to register delay is 1.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst37\|enc_filter:inst\|inst13 1 REG LC_X10_Y6_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N9; Fanout = 3; REG Node = 'encoder:inst37\|enc_filter:inst\|inst13'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst37|enc_filter:inst|inst13 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 168 536 600 248 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.280 ns) 1.703 ns encoder:inst37\|encoder_module:inst1\|inst4 2 REG LC_X11_Y6_N3 2 " "Info: 2: + IC(1.423 ns) + CELL(0.280 ns) = 1.703 ns; Loc. = LC_X11_Y6_N3; Fanout = 2; REG Node = 'encoder:inst37\|encoder_module:inst1\|inst4'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { encoder:inst37|enc_filter:inst|inst13 encoder:inst37|encoder_module:inst1|inst4 } "NODE_NAME" } } { "encoder_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { { 136 344 408 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 16.44 % ) " "Info: Total cell delay = 0.280 ns ( 16.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 83.56 % ) " "Info: Total interconnect delay = 1.423 ns ( 83.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { encoder:inst37|enc_filter:inst|inst13 encoder:inst37|encoder_module:inst1|inst4 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.703 ns" { encoder:inst37|enc_filter:inst|inst13 {} encoder:inst37|encoder_module:inst1|inst4 {} } { 0.000ns 1.423ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "encoder_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { { 136 344 408 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 168 536 600 248 "inst13" "" } } } } { "encoder_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder_module.bdf" { { 136 344 408 216 "inst4" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.424 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|encoder_module:inst1|inst4 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.424 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|encoder_module:inst1|inst4 {} } { 0.000ns 0.000ns 1.600ns 5.449ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { CLK encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst37|enc_filter:inst|inst13 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { CLK {} CLK~combout {} encoder:inst37|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst37|enc_filter:inst|inst13 {} } { 0.000ns 0.000ns 1.600ns 2.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { encoder:inst37|enc_filter:inst|inst13 encoder:inst37|encoder_module:inst1|inst4 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.703 ns" { encoder:inst37|enc_filter:inst|inst13 {} encoder:inst37|encoder_module:inst1|inst4 {} } { 0.000ns 1.423ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dda_module:inst5\|test:inst14\|acc\[7\] PULSE_WR CLK 7.058 ns register " "Info: tsu for register \"dda_module:inst5\|test:inst14\|acc\[7\]\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 7.058 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.406 ns + Longest pin register " "Info: + Longest pin to register delay is 10.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PULSE_WR 1 PIN PIN_76 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_76; Fanout = 30; PIN Node = 'PULSE_WR'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 160 -304 -136 176 "PULSE_WR" "" } { 152 -136 -74 168 "PULSE_WR" "" } { 16 512 600 32 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.528 ns) + CELL(0.740 ns) 5.400 ns dda_module:inst5\|test:inst11\|Equal0~0 2 COMB LC_X4_Y5_N5 93 " "Info: 2: + IC(3.528 ns) + CELL(0.740 ns) = 5.400 ns; Loc. = LC_X4_Y5_N5; Fanout = 93; COMB Node = 'dda_module:inst5\|test:inst11\|Equal0~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(1.760 ns) 10.406 ns dda_module:inst5\|test:inst14\|acc\[7\] 3 REG LC_X2_Y6_N8 1 " "Info: 3: + IC(3.246 ns) + CELL(1.760 ns) = 10.406 ns; Loc. = LC_X2_Y6_N8; Fanout = 1; REG Node = 'dda_module:inst5\|test:inst14\|acc\[7\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.006 ns" { dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst14|acc[7] } "NODE_NAME" } } { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.632 ns ( 34.90 % ) " "Info: Total cell delay = 3.632 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.774 ns ( 65.10 % ) " "Info: Total interconnect delay = 6.774 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.406 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst14|acc[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.406 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst5|test:inst11|Equal0~0 {} dda_module:inst5|test:inst14|acc[7] {} } { 0.000ns 0.000ns 3.528ns 3.246ns } { 0.000ns 1.132ns 0.740ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 142 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 142; CLK Node = 'CLK'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst5\|test:inst14\|acc\[7\] 2 REG LC_X2_Y6_N8 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X2_Y6_N8; Fanout = 1; REG Node = 'dda_module:inst5\|test:inst14\|acc\[7\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst5|test:inst14|acc[7] } "NODE_NAME" } } { "test.v" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst14|acc[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst14|acc[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.406 ns" { PULSE_WR dda_module:inst5|test:inst11|Equal0~0 dda_module:inst5|test:inst14|acc[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.406 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst5|test:inst11|Equal0~0 {} dda_module:inst5|test:inst14|acc[7] {} } { 0.000ns 0.000ns 3.528ns 3.246ns } { 0.000ns 1.132ns 0.740ns 1.760ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst5|test:inst14|acc[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst5|test:inst14|acc[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV Data\[7\] 74373b:inst1\|18 29.056 ns register " "Info: tco from clock \"NADV\" to destination pin \"Data\[7\]\" through register \"74373b:inst1\|18\" is 29.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 4.470 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 4.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.511 ns) 4.470 ns 74373b:inst1\|18 2 REG LC_X9_Y4_N1 2 " "Info: 2: + IC(2.827 ns) + CELL(0.511 ns) = 4.470 ns; Loc. = LC_X9_Y4_N1; Fanout = 2; REG Node = '74373b:inst1\|18'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { NADV 74373b:inst1|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 36.76 % ) " "Info: Total cell delay = 1.643 ns ( 36.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.827 ns ( 63.24 % ) " "Info: Total interconnect delay = 2.827 ns ( 63.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { NADV 74373b:inst1|18 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { NADV {} NADV~combout {} 74373b:inst1|18 {} } { 0.000ns 0.000ns 2.827ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.586 ns + Longest register pin " "Info: + Longest register to pin delay is 24.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373b:inst1\|18 1 REG LC_X9_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y4_N1; Fanout = 2; REG Node = '74373b:inst1\|18'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst1|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.511 ns) 6.411 ns encoder:inst18\|inst11~0 2 COMB LC_X9_Y4_N8 6 " "Info: 2: + IC(5.900 ns) + CELL(0.511 ns) = 6.411 ns; Loc. = LC_X9_Y4_N8; Fanout = 6; COMB Node = 'encoder:inst18\|inst11~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.411 ns" { 74373b:inst1|18 encoder:inst18|inst11~0 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.612 ns) + CELL(0.200 ns) 9.223 ns encoder:inst34\|inst11 3 COMB LC_X11_Y6_N7 16 " "Info: 3: + IC(2.612 ns) + CELL(0.200 ns) = 9.223 ns; Loc. = LC_X11_Y6_N7; Fanout = 16; COMB Node = 'encoder:inst34\|inst11'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { encoder:inst18|inst11~0 encoder:inst34|inst11 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.535 ns) + CELL(0.200 ns) 16.958 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~49 4 COMB LC_X10_Y5_N8 1 " "Info: 4: + IC(7.535 ns) + CELL(0.200 ns) = 16.958 ns; Loc. = LC_X10_Y5_N8; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~49'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.735 ns" { encoder:inst34|inst11 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.200 ns) 17.892 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~52 5 COMB LC_X10_Y5_N0 1 " "Info: 5: + IC(0.734 ns) + CELL(0.200 ns) = 17.892 ns; Loc. = LC_X10_Y5_N0; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~52'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.372 ns) + CELL(2.322 ns) 24.586 ns Data\[7\] 6 PIN PIN_87 0 " "Info: 6: + IC(4.372 ns) + CELL(2.322 ns) = 24.586 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.433 ns ( 13.96 % ) " "Info: Total cell delay = 3.433 ns ( 13.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.153 ns ( 86.04 % ) " "Info: Total interconnect delay = 21.153 ns ( 86.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.586 ns" { 74373b:inst1|18 encoder:inst18|inst11~0 encoder:inst34|inst11 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.586 ns" { 74373b:inst1|18 {} encoder:inst18|inst11~0 {} encoder:inst34|inst11 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 {} Data[7] {} } { 0.000ns 5.900ns 2.612ns 7.535ns 0.734ns 4.372ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { NADV 74373b:inst1|18 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { NADV {} NADV~combout {} 74373b:inst1|18 {} } { 0.000ns 0.000ns 2.827ns } { 0.000ns 1.132ns 0.511ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.586 ns" { 74373b:inst1|18 encoder:inst18|inst11~0 encoder:inst34|inst11 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.586 ns" { 74373b:inst1|18 {} encoder:inst18|inst11~0 {} encoder:inst34|inst11 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 {} Data[7] {} } { 0.000ns 5.900ns 2.612ns 7.535ns 0.734ns 4.372ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NOE Data\[7\] 21.422 ns Longest " "Info: Longest tpd from source pin \"NOE\" to destination pin \"Data\[7\]\" is 21.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NOE 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'NOE'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 232 -304 -136 248 "NOE" "" } { 224 -136 -80 240 "NOE" "" } { 480 176 248 496 "NOE" "" } { 640 176 248 656 "NOE" "" } { 800 176 248 816 "NOE" "" } { 960 176 248 976 "NOE" "" } { 760 -64 8 776 "NOE" "" } { 920 -64 8 936 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.200 ns) 3.247 ns encoder:inst18\|inst11~0 2 COMB LC_X9_Y4_N8 6 " "Info: 2: + IC(1.915 ns) + CELL(0.200 ns) = 3.247 ns; Loc. = LC_X9_Y4_N8; Fanout = 6; COMB Node = 'encoder:inst18\|inst11~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { NOE encoder:inst18|inst11~0 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.612 ns) + CELL(0.200 ns) 6.059 ns encoder:inst34\|inst11 3 COMB LC_X11_Y6_N7 16 " "Info: 3: + IC(2.612 ns) + CELL(0.200 ns) = 6.059 ns; Loc. = LC_X11_Y6_N7; Fanout = 16; COMB Node = 'encoder:inst34\|inst11'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { encoder:inst18|inst11~0 encoder:inst34|inst11 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.535 ns) + CELL(0.200 ns) 13.794 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~49 4 COMB LC_X10_Y5_N8 1 " "Info: 4: + IC(7.535 ns) + CELL(0.200 ns) = 13.794 ns; Loc. = LC_X10_Y5_N8; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~49'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.735 ns" { encoder:inst34|inst11 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.200 ns) 14.728 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~52 5 COMB LC_X10_Y5_N0 1 " "Info: 5: + IC(0.734 ns) + CELL(0.200 ns) = 14.728 ns; Loc. = LC_X10_Y5_N0; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~52'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.372 ns) + CELL(2.322 ns) 21.422 ns Data\[7\] 6 PIN PIN_87 0 " "Info: 6: + IC(4.372 ns) + CELL(2.322 ns) = 21.422 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.254 ns ( 19.86 % ) " "Info: Total cell delay = 4.254 ns ( 19.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.168 ns ( 80.14 % ) " "Info: Total interconnect delay = 17.168 ns ( 80.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.422 ns" { NOE encoder:inst18|inst11~0 encoder:inst34|inst11 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 Data[7] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.422 ns" { NOE {} NOE~combout {} encoder:inst18|inst11~0 {} encoder:inst34|inst11 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~49 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~52 {} Data[7] {} } { 0.000ns 0.000ns 1.915ns 2.612ns 7.535ns 0.734ns 4.372ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst5\|74373b:inst30\|19 Data\[7\] NADV 13.926 ns register " "Info: th for register \"dda_module:inst5\|74373b:inst30\|19\" (data pin = \"Data\[7\]\", clock pin = \"NADV\") is 13.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 17.969 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 17.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.822 ns) + CELL(0.511 ns) 4.465 ns 74373b:inst1\|16 2 REG LC_X9_Y4_N9 2 " "Info: 2: + IC(2.822 ns) + CELL(0.511 ns) = 4.465 ns; Loc. = LC_X9_Y4_N9; Fanout = 2; REG Node = '74373b:inst1\|16'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { NADV 74373b:inst1|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.067 ns) + CELL(0.740 ns) 10.272 ns dda_module:inst5\|inst8~0 3 COMB LC_X8_Y5_N9 6 " "Info: 3: + IC(5.067 ns) + CELL(0.740 ns) = 10.272 ns; Loc. = LC_X8_Y5_N9; Fanout = 6; COMB Node = 'dda_module:inst5\|inst8~0'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { 74373b:inst1|16 dda_module:inst5|inst8~0 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.559 ns) + CELL(0.914 ns) 13.745 ns dda_module:inst5\|inst32 4 COMB LC_X7_Y6_N6 8 " "Info: 4: + IC(2.559 ns) + CELL(0.914 ns) = 13.745 ns; Loc. = LC_X7_Y6_N6; Fanout = 8; COMB Node = 'dda_module:inst5\|inst32'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { dda_module:inst5|inst8~0 dda_module:inst5|inst32 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/dda_module.bdf" { { 1272 712 776 1320 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.484 ns) + CELL(0.740 ns) 17.969 ns dda_module:inst5\|74373b:inst30\|19 5 REG LC_X7_Y6_N1 1 " "Info: 5: + IC(3.484 ns) + CELL(0.740 ns) = 17.969 ns; Loc. = LC_X7_Y6_N1; Fanout = 1; REG Node = 'dda_module:inst5\|74373b:inst30\|19'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.224 ns" { dda_module:inst5|inst32 dda_module:inst5|74373b:inst30|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.037 ns ( 22.47 % ) " "Info: Total cell delay = 4.037 ns ( 22.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.932 ns ( 77.53 % ) " "Info: Total interconnect delay = 13.932 ns ( 77.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.969 ns" { NADV 74373b:inst1|16 dda_module:inst5|inst8~0 dda_module:inst5|inst32 dda_module:inst5|74373b:inst30|19 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.969 ns" { NADV {} NADV~combout {} 74373b:inst1|16 {} dda_module:inst5|inst8~0 {} dda_module:inst5|inst32 {} dda_module:inst5|74373b:inst30|19 {} } { 0.000ns 0.000ns 2.822ns 5.067ns 2.559ns 3.484ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.914ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.043 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[7\] 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'Data\[7\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Data~8 2 COMB IOC_X7_Y8_N0 6 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y8_N0; Fanout = 6; COMB Node = 'Data~8'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[7] Data~8 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.511 ns) 4.043 ns dda_module:inst5\|74373b:inst30\|19 3 REG LC_X7_Y6_N1 1 " "Info: 3: + IC(2.400 ns) + CELL(0.511 ns) = 4.043 ns; Loc. = LC_X7_Y6_N1; Fanout = 1; REG Node = 'dda_module:inst5\|74373b:inst30\|19'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { Data~8 dda_module:inst5|74373b:inst30|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 40.64 % ) " "Info: Total cell delay = 1.643 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 59.36 % ) " "Info: Total interconnect delay = 2.400 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { Data[7] Data~8 dda_module:inst5|74373b:inst30|19 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { Data[7] {} Data~8 {} dda_module:inst5|74373b:inst30|19 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.969 ns" { NADV 74373b:inst1|16 dda_module:inst5|inst8~0 dda_module:inst5|inst32 dda_module:inst5|74373b:inst30|19 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.969 ns" { NADV {} NADV~combout {} 74373b:inst1|16 {} dda_module:inst5|inst8~0 {} dda_module:inst5|inst32 {} dda_module:inst5|74373b:inst30|19 {} } { 0.000ns 0.000ns 2.822ns 5.067ns 2.559ns 3.484ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.914ns 0.740ns } "" } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { Data[7] Data~8 dda_module:inst5|74373b:inst30|19 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/installed software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { Data[7] {} Data~8 {} dda_module:inst5|74373b:inst30|19 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 58 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 14:32:03 2019 " "Info: Processing ended: Wed Mar 27 14:32:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Info: Quartus II Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
