library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity DecimalToExcess3 is
    Port (
        decimal_in : in STD_LOGIC_VECTOR(3 downto 0); -- 4-bit decimal input (0-9)
        excess3_out : out STD_LOGIC_VECTOR(3 downto 0) -- 4-bit Excess-3 code output
    );
end DecimalToExcess3;

architecture Behavioral of DecimalToExcess3 is
begin
    process(decimal_in)
    begin
        -- Convert the decimal input to integer and add 3 to it
        -- Convert the sum back to a 4-bit STD_LOGIC_VECTOR
        excess3_out <= std_logic_vector(to_unsigned(to_integer(unsigned(decimal_in)) + 3, 4));
    end process;
end Behavioral;
