# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/D_latch_async_reset.vhd" \
"../../../../Lab3.srcs/sim_1/new/D_latch_async_reset_sim.vhd" \

# Do not sort compile order
nosort
