 arch	                       circuit	                                   script_params	  vtr_flow_elapsed_time	  error	  num_io	  num_LAB	  num_DSP	  num_M9K	  num_M144K	  num_PLL	  vpr_status	  vpr_revision	            vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	     setup_WNS	  hold_TNS	  hold_WNS	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  router_lookahead_computation_time	 
 stratixiv_arch.timing.xml	  directrf_stratixiv_arch_timing.blif	       common	         11748.18	               	       319	     61450	    240	      2535	     0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  20278340	     62	                  257	                  1374456	              930989	                 2	                   679981	                64544	                   317	           235	            74495	              M9K	                        auto	         1037.89	    11792852	               7999.92	     82.71	              9.93102	         -1.698e+06	            -8.93102	              9.0232	                                                         281.30	                          2.21628	                            1.6131	                 463.844	                           329.891	               12628780	           -1	                 -1	                        -1	                 -1	               0	                       0	                      1.38708e+09	         18619.7	                40	                                 12.1536	              9.41156	                                             -2.47284e+06	  -11.1536	   0	         0	         776.01	                683.504	                               510.3	                     1112.01	                           
 stratixiv_arch.timing.xml	  bitcoin_miner_stratixiv_arch_timing.blif	  common	         10942.71	               	       385	     32503	    0	        1331	     0	          1	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  14158108	     353	                 32	                   1446409	              1087537	                2	                   848902	                34220	                   225	           167	            37575	              LAB	                        auto	         766.62	     8984375	                7342.71	     33.16	              7.74873	         -827310	               -6.74873	              7.74873	                                                        148.54	                          1.81066	                            1.43222	                325.402	                           234.6	                 10426936	           -1	                 -1	                        -1	                 -1	               0	                       0	                      6.95909e+08	         18520.5	                283	                                9.69536	              9.69536	                                             -1.25917e+06	  -8.69536	   0	         0	         1806.94	               1489.93	                               1138.36	                   519.45	                            
 stratixiv_arch.timing.xml	  LU230_stratixiv_arch_timing.blif	          common	         9478.10	                	       373	     16571	    116	      5040	     16	         0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  19347532	     178	                 195	                  663067	               568001	                 2	                   413013	                22116	                   430	           319	            137170	             M9K	                        auto	         1035.82	    16990392	               2802.55	     11.61	              23.0198	         -3.11136e+06	          -22.0198	              7.66933	                                                        598.77	                          1.88261	                            1.32786	                380.019	                           267.2	                 18206727	           -1	                 -1	                        -1	                 -1	               0	                       0	                      2.57820e+09	         18795.7	                60	                                 23.1617	              9.3277	                                              -5.74292e+06	  -22.1617	   0	         0	         2311.05	               630.204	                               469.946	                   2143.42	                           
 stratixiv_arch.timing.xml	  sparcT1_chip2_stratixiv_arch_timing.blif	  common	         7857.00	                	       1891	    33629	    3	        506	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  13337864	     815	                 1076	                 764693	               760412	                 1423	                416439	                36029	                   280	           207	            57960	              io	                         auto	         1571.23	    6588164	                4173.32	     25.40	              23.4019	         -3.91837e+06	          -22.4019	              4.69326	                                                        246.76	                          1.90312	                            1.33811	                306.856	                           209.015	               7840120	            -1	                 -1	                        -1	                 -1	               0	                       0	                      1.07375e+09	         18525.7	                91	                                 25.0076	              5.02145	                                             -5.09251e+06	  -24.0076	   0	         0	         636.28	                651.292	                               481.17	                    844.58	                            
 stratixiv_arch.timing.xml	  LU_Network_stratixiv_arch_timing.blif	     common	         5721.76	                	       399	     31006	    112	      1175	     0	          2	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  11479296	     85	                  185	                  721554	               630079	                 28	                  403716	                32694	                   220	           163	            35860	              LAB	                        auto	         799.13	     4787271	                3681.77	     17.97	              8.19432	         -548981	               -7.19432	              5.24104	                                                        158.18	                          1.95364	                            1.3595	                 346.871	                           245.239	               5848794	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.64235e+08	         18523.0	                25	                                 9.03311	              5.54871	                                             -853269	       -8.03311	   0	         0	         284.93	                477.552	                               353.122	                   506.89	                            
 stratixiv_arch.timing.xml	  neuron_stratixiv_arch_timing.blif	         common	         545.12	                 	       77	      3123	     89	       136	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2862088	      42	                  35	                   119888	               86875	                  1	                   51283	                 3425	                    129	           96	             12384	              DSP	                        auto	         98.48	      582832	                 103.19	      0.98	               8.09963	         -72545	                -7.09963	              4.89324	                                                        53.95	                           0.296996	                           0.218146	               33.0013	                           25.1142	               759940	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.28642e+08	         18462.7	                18	                                 8.50946	              5.33649	                                             -113652	       -7.50946	   0	         0	         47.19	                 46.0695	                               36.6854	                   169.55	                            
 stratixiv_arch.timing.xml	  sparcT1_core_stratixiv_arch_timing.blif	   common	         664.48	                 	       310	     4000	     1	        128	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2320904	      173	                 137	                  92814	                91975	                  1	                   60944	                 4439	                    82	            61	             5002	               LAB	                        auto	         231.14	     941033	                 240.06	      1.78	               7.74489	         -518965	               -6.74489	              7.74489	                                                        16.91	                           0.293992	                           0.196549	               38.1121	                           26.0434	               1280175	            -1	                 -1	                        -1	                 -1	               0	                       0	                      9.19900e+07	         18390.6	                32	                                 8.96197	              8.96197	                                             -640975	       -7.96197	   0	         0	         74.48	                 59.8841	                               43.741	                    52.80	                             
 stratixiv_arch.timing.xml	  stereo_vision_stratixiv_arch_timing.blif	  common	         499.07	                 	       506	     3246	     76	       113	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2800476	      172	                 334	                  127090	               94090	                  3	                   61732	                 3941	                    129	           96	             12384	              DSP	                        auto	         68.65	      562999	                 121.12	      0.65	               7.24214	         -56213.8	              -6.24214	              3.36033	                                                        56.14	                           0.186607	                           0.131186	               26.7867	                           18.7854	               645615	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.28642e+08	         18462.7	                29	                                 7.51364	              3.59374	                                             -79052.3	      -6.51364	   0	         0	         37.87	                 44.0781	                               33.0711	                   147.82	                            
 stratixiv_arch.timing.xml	  cholesky_mc_stratixiv_arch_timing.blif	    common	         710.70	                 	       262	     4765	     59	       444	      16	         0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3192052	      111	                 151	                  140214	               108592	                 1	                   66751	                 5546	                    125	           93	             11625	              M9K	                        auto	         115.99	     795631	                 226.93	      1.52	               6.68062	         -176243	               -5.68062	              6.68062	                                                        51.12	                           0.309703	                           0.21903	                46.1602	                           33.068	                1130063	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.14514e+08	         18452.8	                16	                                 7.37485	              7.37485	                                             -294873	       -6.37485	   0	         0	         101.36	                61.5178	                               46.2049	                   141.40	                            
 stratixiv_arch.timing.xml	  gsm_switch_stratixiv_arch_timing.blif	     common	         4041.31	                	       136	     21492	    0	        1848	     0	          1	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  9966740	      100	                 36	                   504627	               490068	                 5	                   200916	                23477	                   255	           189	            48195	              M9K	                        auto	         724.71	     4551112	                1892.96	     13.33	              10.4446	         -1.45394e+06	          -9.44455	              6.80222	                                                        218.28	                          1.19989	                            0.754245	               208.83	                            135.732	               5405565	            -1	                 -1	                        -1	                 -1	               0	                       0	                      8.91222e+08	         18492.0	                12	                                 11.0084	              6.96966	                                             -2.01763e+06	  -10.0084	   0	         0	         237.38	                257.139	                               175.608	                   675.92	                            
 stratixiv_arch.timing.xml	  mes_noc_stratixiv_arch_timing.blif	        common	         6013.14	                	       5	       23760	    0	        800	      0	          8	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  9206808	      3	                   2	                    577696	               547568	                 17	                  345674	                24573	                   193	           143	            27599	              LAB	                        auto	         1385.35	    4173431	                3516.81	     36.03	              14.3071	         -3.14414e+06	          -13.3071	              8.61804	                                                        111.17	                          1.834	                              1.20151	                266.557	                           176.09	                5158565	            -1	                 -1	                        -1	                 -1	               0	                       0	                      5.12586e+08	         18572.6	                47	                                 14.89	                9.10809	                                             -3.80967e+06	  -13.89	     0	         0	         356.81	                450.368	                               320.907	                   396.86	                            
 stratixiv_arch.timing.xml	  dart_stratixiv_arch_timing.blif	           common	         1441.92	                	       69	      6862	     0	        530	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  4222824	      23	                  46	                   223304	               202401	                 1	                   131203	                7461	                    138	           102	            14076	              M9K	                        auto	         393.21	     1903881	                599.92	      4.86	               13.6832	         -1.43825e+06	          -12.6832	              12.4586	                                                        53.69	                           0.613281	                           0.476969	               93.0108	                           63.9915	               2255428	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.60164e+08	         18482.8	                20	                                 14.6309	              13.2939	                                             -1.78149e+06	  -13.6309	   0	         0	         106.75	                130.569	                               94.8613	                   179.53	                            
 stratixiv_arch.timing.xml	  denoise_stratixiv_arch_timing.blif	        common	         3397.84	                	       852	     14030	    24	       359	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  6076876	      264	                 588	                  355537	               274786	                 1	                   218574	                15265	                   150	           111	            16650	              LAB	                        auto	         424.62	     2339442	                2331.63	     15.34	              863.542	         -933861	               -862.542	              863.542	                                                        62.82	                           0.959456	                           0.699348	               137.111	                           99.1415	               2980983	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.08278e+08	         18515.2	                23	                                 855.605	              855.605	                                             -1.13538e+06	  -854.605	   0	         0	         200.66	                193.765	                               145.535	                   219.73	                            
 stratixiv_arch.timing.xml	  sparcT2_core_stratixiv_arch_timing.blif	   common	         3230.91	                	       451	     14725	    0	        260	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5603352	      239	                 212	                  302755	               300220	                 1	                   184812	                15436	                   153	           113	            17289	              LAB	                        auto	         692.62	     3748976	                1839.15	     11.87	              10.7883	         -706798	               -9.78827	              10.7883	                                                        57.98	                           1.2662	                             0.852747	               135.548	                           90.362	                4747075	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.20293e+08	         18525.8	                41	                                 10.9896	              10.9896	                                             -969914	       -9.98964	   0	         0	         269.43	                220.181	                               157.444	                   220.07	                            
 stratixiv_arch.timing.xml	  cholesky_bdti_stratixiv_arch_timing.blif	  common	         1812.11	                	       162	     9680	     132	      600	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5553344	      94	                  68	                   331744	               255478	                 1	                   156536	                10574	                   169	           125	            21125	              DSP	                        auto	         277.37	     1986750	                767.59	      9.46	               8.88344	         -507170	               -7.88344	              8.88344	                                                        91.13	                           0.660071	                           0.470547	               98.7373	                           70.2673	               2625637	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.91827e+08	         18548.0	                22	                                 9.35032	              9.35032	                                             -783038	       -8.35032	   0	         0	         258.45	                139.405	                               104.055	                   272.17	                            
 stratixiv_arch.timing.xml	  minres_stratixiv_arch_timing.blif	         common	         2046.25	                	       229	     7818	     78	       1459	     0	          1	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  6976388	      129	                 100	                  316623	               257480	                 3	                   183470	                9585	                    225	           167	            37575	              M9K	                        auto	         368.92	     2096225	                671.20	      3.92	               6.95614	         -333528	               -5.95614	              4.24438	                                                        135.94	                          0.698863	                           0.503697	               103.444	                           75.3042	               2751875	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.95909e+08	         18520.5	                14	                                 8.09528	              5.27632	                                             -523849	       -7.09528	   0	         0	         134.25	                139.385	                               105.897	                   535.92	                            
 stratixiv_arch.timing.xml	  stap_qrd_stratixiv_arch_timing.blif	       common	         2054.39	                	       150	     15899	    75	       553	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5038676	      68	                  82	                   284051	               234177	                 1	                   144423	                16677	                   158	           117	            18486	              LAB	                        auto	         263.97	     2215932	                1216.77	     8.85	               6.8626	          -360157	               -5.8626	               6.73985	                                                        71.28	                           0.58753	                            0.427418	               116.441	                           83.5811	               2706355	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.42752e+08	         18541.2	                21	                                 7.25811	              7.25811	                                             -580964	       -6.25811	   0	         0	         142.86	                152.226	                               113.416	                   231.15	                            
 stratixiv_arch.timing.xml	  openCV_stratixiv_arch_timing.blif	         common	         2046.84	                	       208	     7145	     213	      785	      40	         0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  6081988	      106	                 102	                  279132	               212552	                 1	                   168784	                8391	                    209	           155	            32395	              DSP	                        auto	         328.71	     2661675	                610.37	      3.76	               10.8866	         -655004	               -9.88659	              10.8866	                                                        139.32	                          0.634252	                           0.513589	               101.197	                           74.4312	               3335716	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.00287e+08	         18530.2	                69	                                 11.4847	              11.4847	                                             -907428	       -10.4847	   0	         0	         337.49	                207.909	                               162.935	                   462.22	                            
 stratixiv_arch.timing.xml	  bitonic_mesh_stratixiv_arch_timing.blif	   common	         2792.32	                	       119	     7239	     85	       1664	     0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  7055500	      87	                  32	                   233978	               190746	                 1	                   146198	                9107	                    242	           179	            43318	              M9K	                        auto	         486.38	     3521876	                1009.68	     6.06	               12.0116	         -1.55143e+06	          -11.0116	              12.0116	                                                        192.46	                          0.972688	                           0.698992	               151.505	                           110.793	               4646784	            -1	                 -1	                        -1	                 -1	               0	                       0	                      8.01751e+08	         18508.5	                19	                                 12.7665	              12.7665	                                             -1.90128e+06	  -11.7665	   0	         0	         285.93	                206.486	                               157.141	                   608.75	                            
 stratixiv_arch.timing.xml	  segmentation_stratixiv_arch_timing.blif	   common	         1439.33	                	       441	     6937	     15	       481	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3763972	      72	                  369	                  178312	               137832	                 1	                   108345	                7874	                    136	           101	            13736	              M9K	                        auto	         186.09	     1318671	                790.41	      5.33	               861.272	         -407427	               -860.272	              861.272	                                                        52.89	                           0.433723	                           0.315595	               63.834	                            46.6993	               1716317	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.53781e+08	         18475.6	                23	                                 848.562	              848.562	                                             -549737	       -847.562	   0	         0	         142.27	                91.54	                                 69.3855	                   164.11	                            
 stratixiv_arch.timing.xml	  SLAM_spheric_stratixiv_arch_timing.blif	   common	         869.26	                 	       479	     5366	     37	       0	        0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2849824	      323	                 156	                  140638	               111354	                 1	                   78004	                 5882	                    95	            70	             6650	               LAB	                        auto	         197.71	     1268417	                406.55	      2.68	               82.4252	         -383062	               -81.4252	              82.4252	                                                        24.74	                           0.374429	                           0.284399	               51.4926	                           37.7249	               1643103	            -1	                 -1	                        -1	                 -1	               0	                       0	                      1.22432e+08	         18410.9	                17	                                 81.6903	              81.6903	                                             -426290	       -80.6903	   0	         0	         102.39	                70.7268	                               54	                        73.33	                             
 stratixiv_arch.timing.xml	  des90_stratixiv_arch_timing.blif	          common	         1368.49	                	       117	     4233	     44	       860	      0	          0	        success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  4102480	      85	                  32	                   138853	               110549	                 1	                   87969	                 5254	                    171	           127	            21717	              M9K	                        auto	         268.73	     1617551	                441.61	      2.35	               11.2194	         -770136	               -10.2194	              11.2194	                                                        85.13	                           0.462175	                           0.37274	                77.9856	                           57.3245	               2261586	            -1	                 -1	                        -1	                 -1	               0	                       0	                      4.02762e+08	         18545.9	                71	                                 11.5607	              11.5607	                                             -927296	       -10.5607	   0	         0	         188.00	                156.354	                               122.896	                   271.80	                            
