#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-57-geaea6980)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5589cec2e4a0 .scope module, "tb_uart_rx" "tb_uart_rx" 2 2;
 .timescale -9 -12;
v0x5589ceca1370_0 .var "byte_ready", 0 0;
v0x5589ceca1460_0 .var "clk", 0 0;
v0x5589ceca1530_0 .var "data_bus", 7 0;
v0x5589ceca1630_0 .net "error1", 0 0, v0x5589cec58dd0_0;  1 drivers
v0x5589ceca1700_0 .net "error2", 0 0, v0x5589cec58ed0_0;  1 drivers
v0x5589ceca17a0_0 .var "host_not_ready", 0 0;
v0x5589ceca1870_0 .var "ld_tx_datareg", 0 0;
v0x5589ceca1940_0 .var "reset_", 0 0;
v0x5589ceca1a30_0 .net "rx_datareg", 7 0, v0x5589cec9fa10_0;  1 drivers
v0x5589ceca1ad0_0 .net "rx_handshake", 0 0, v0x5589cec9faf0_0;  1 drivers
v0x5589ceca1ba0_0 .var "sample_clk", 0 0;
v0x5589ceca1c70_0 .net "serial_out", 0 0, L_0x5589ceca1db0;  1 drivers
v0x5589ceca1d10_0 .var "t_byte", 0 0;
S_0x5589cec74a00 .scope module, "RX" "uart_rx" 2 30, 3 100 0, S_0x5589cec2e4a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rx_datareg";
    .port_info 1 /OUTPUT 1 "error1";
    .port_info 2 /OUTPUT 1 "error2";
    .port_info 3 /OUTPUT 1 "rx_handshake";
    .port_info 4 /INPUT 1 "serial_in";
    .port_info 5 /INPUT 1 "sample_clk";
    .port_info 6 /INPUT 1 "reset_";
    .port_info 7 /INPUT 1 "host_not_ready";
P_0x5589cec74b90 .param/l "idle" 0 3 110, C4<00>;
P_0x5589cec74bd0 .param/l "receiving" 0 3 112, C4<11>;
P_0x5589cec74c10 .param/l "starting" 0 3 111, C4<01>;
v0x5589cec77d50_0 .var "bit_counter", 4 0;
v0x5589cec766f0_0 .var "clr_bit_counter", 0 0;
v0x5589cec76570_0 .var "clr_sample_counter", 0 0;
v0x5589cec58dd0_0 .var "error1", 0 0;
v0x5589cec58ed0_0 .var "error2", 0 0;
v0x5589cec9f570_0 .net "host_not_ready", 0 0, v0x5589ceca17a0_0;  1 drivers
v0x5589cec9f630_0 .var "inc_bit_counter", 0 0;
v0x5589cec9f6f0_0 .var "inc_sample_counter", 0 0;
v0x5589cec9f7b0_0 .var "load", 0 0;
v0x5589cec9f870_0 .var "next_state", 1 0;
v0x5589cec9f950_0 .net "reset_", 0 0, v0x5589ceca1940_0;  1 drivers
v0x5589cec9fa10_0 .var "rx_datareg", 7 0;
v0x5589cec9faf0_0 .var "rx_handshake", 0 0;
v0x5589cec9fbb0_0 .var "rx_shiftreg", 7 0;
v0x5589cec9fc90_0 .net "sample_clk", 0 0, v0x5589ceca1ba0_0;  1 drivers
v0x5589cec9fd50_0 .var "sample_counter", 3 0;
v0x5589cec9fe30_0 .net "serial_in", 0 0, L_0x5589ceca1db0;  alias, 1 drivers
v0x5589cec9fef0_0 .var "shift", 0 0;
v0x5589cec9ffb0_0 .var "state", 1 0;
E_0x5589cec65c40 .event posedge, v0x5589cec9fc90_0;
E_0x5589cec65570/0 .event edge, v0x5589cec77d50_0, v0x5589cec9fd50_0, v0x5589cec9f570_0, v0x5589cec9fe30_0;
E_0x5589cec65570/1 .event edge, v0x5589cec9ffb0_0;
E_0x5589cec65570 .event/or E_0x5589cec65570/0, E_0x5589cec65570/1;
S_0x5589ceca0190 .scope module, "TX" "uart_tx" 2 21, 3 1 0, S_0x5589cec2e4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_bus";
    .port_info 1 /INPUT 1 "byte_ready";
    .port_info 2 /INPUT 1 "ld_tx_datareg";
    .port_info 3 /INPUT 1 "t_byte";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset_";
    .port_info 6 /OUTPUT 1 "serial_out";
P_0x5589cec60bd0 .param/l "all_ones" 0 3 23, C4<111111111>;
P_0x5589cec60c10 .param/l "idle" 0 3 20, C4<001>;
P_0x5589cec60c50 .param/l "sending" 0 3 22, C4<100>;
P_0x5589cec60c90 .param/l "waiting" 0 3 21, C4<010>;
v0x5589ceca0600_0 .var "bit_count", 2 0;
v0x5589ceca0700_0 .net "byte_ready", 0 0, v0x5589ceca1370_0;  1 drivers
v0x5589ceca07c0_0 .net "clk", 0 0, v0x5589ceca1460_0;  1 drivers
v0x5589ceca0860_0 .var "clr", 0 0;
v0x5589ceca0920_0 .net "data_bus", 7 0, v0x5589ceca1530_0;  1 drivers
v0x5589ceca0a50_0 .net "ld_tx_datareg", 0 0, v0x5589ceca1870_0;  1 drivers
v0x5589ceca0b10_0 .var "ld_tx_shiftreg", 0 0;
v0x5589ceca0bd0_0 .var "next_state", 2 0;
v0x5589ceca0cb0_0 .net "reset_", 0 0, v0x5589ceca1940_0;  alias, 1 drivers
v0x5589ceca0d50_0 .net "serial_out", 0 0, L_0x5589ceca1db0;  alias, 1 drivers
v0x5589ceca0df0_0 .var "shift", 0 0;
v0x5589ceca0e90_0 .var "start", 0 0;
v0x5589ceca0f30_0 .var "state", 2 0;
v0x5589ceca1010_0 .net "t_byte", 0 0, v0x5589ceca1d10_0;  1 drivers
v0x5589ceca10d0_0 .var "tx_datareg", 7 0;
v0x5589ceca11b0_0 .var "tx_shiftreg", 8 0;
E_0x5589cec62af0/0 .event negedge, v0x5589cec9f950_0;
E_0x5589cec62af0/1 .event posedge, v0x5589ceca07c0_0;
E_0x5589cec62af0 .event/or E_0x5589cec62af0/0, E_0x5589cec62af0/1;
E_0x5589cec62d10 .event edge, v0x5589ceca0700_0, v0x5589ceca1010_0, v0x5589ceca0600_0, v0x5589ceca0f30_0;
L_0x5589ceca1db0 .part v0x5589ceca11b0_0, 0, 1;
    .scope S_0x5589ceca0190;
T_0 ;
    %wait E_0x5589cec62d10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ceca0b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ceca0860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ceca0df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ceca0e90_0, 0, 1;
    %load/vec4 v0x5589ceca0f30_0;
    %store/vec4 v0x5589ceca0bd0_0, 0, 3;
    %load/vec4 v0x5589ceca0f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5589ceca0bd0_0, 0, 3;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5589ceca0700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ceca0b10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5589ceca0bd0_0, 0, 3;
T_0.5 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5589ceca1010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ceca0e90_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5589ceca0bd0_0, 0, 3;
T_0.7 ;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x5589ceca0600_0;
    %pad/u 32;
    %cmpi/ne 9, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ceca0df0_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ceca0860_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5589ceca0bd0_0, 0, 3;
T_0.10 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5589ceca0190;
T_1 ;
    %wait E_0x5589cec62af0;
    %load/vec4 v0x5589ceca0cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5589ceca0f30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5589ceca0bd0_0;
    %assign/vec4 v0x5589ceca0f30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5589ceca0190;
T_2 ;
    %wait E_0x5589cec62af0;
    %load/vec4 v0x5589ceca0cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 511, 0, 9;
    %assign/vec4 v0x5589ceca11b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5589ceca0600_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5589ceca0a50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5589ceca0920_0;
    %assign/vec4 v0x5589ceca10d0_0, 0;
T_2.2 ;
    %load/vec4 v0x5589ceca0b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5589ceca10d0_0;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x5589ceca11b0_0, 0;
T_2.4 ;
    %load/vec4 v0x5589ceca0e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589ceca11b0_0, 4, 5;
T_2.6 ;
    %load/vec4 v0x5589ceca0860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5589ceca0600_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x5589ceca0df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x5589ceca0600_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5589ceca0600_0, 0;
T_2.10 ;
T_2.9 ;
    %load/vec4 v0x5589ceca0df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5589ceca11b0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5589ceca11b0_0, 0;
T_2.12 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5589cec74a00;
T_3 ;
    %wait E_0x5589cec65570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec9faf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec76570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec766f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec9f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec9f630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec9fef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec58dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec58ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589cec9f7b0_0, 0, 1;
    %load/vec4 v0x5589cec9ffb0_0;
    %store/vec4 v0x5589cec9f870_0, 0, 2;
    %load/vec4 v0x5589cec9ffb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589cec9f870_0, 0, 2;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5589cec9fe30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5589cec9f870_0, 0, 2;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5589cec9fe30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589cec9f870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec76570_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x5589cec9fd50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5589cec9f870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec76570_0, 0, 1;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec9f6f0_0, 0, 1;
T_3.10 ;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5589cec9fd50_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec9f6f0_0, 0, 1;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec76570_0, 0, 1;
    %load/vec4 v0x5589cec77d50_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec9fef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec9f630_0, 0, 1;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589cec9f870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec9faf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec766f0_0, 0, 1;
    %load/vec4 v0x5589cec9f570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec58dd0_0, 0, 1;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x5589cec9fe30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec58ed0_0, 0, 1;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589cec9f7b0_0, 0, 1;
T_3.18 ;
T_3.16 ;
T_3.14 ;
T_3.12 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5589cec74a00;
T_4 ;
    %wait E_0x5589cec65c40;
    %load/vec4 v0x5589cec9f950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5589cec9ffb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5589cec9fd50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5589cec77d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5589cec9fa10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5589cec9fbb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5589cec9f870_0;
    %assign/vec4 v0x5589cec9ffb0_0, 0;
    %load/vec4 v0x5589cec76570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5589cec9fd50_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5589cec9f6f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x5589cec9fd50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5589cec9fd50_0, 0;
T_4.4 ;
T_4.3 ;
    %load/vec4 v0x5589cec766f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5589cec77d50_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5589cec9f630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5589cec77d50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5589cec77d50_0, 0;
T_4.8 ;
T_4.7 ;
    %load/vec4 v0x5589cec9fef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x5589cec9fe30_0;
    %load/vec4 v0x5589cec9fbb0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5589cec9fbb0_0, 0;
T_4.10 ;
    %load/vec4 v0x5589cec9f7b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0x5589cec9fbb0_0;
    %assign/vec4 v0x5589cec9fa10_0, 0;
T_4.12 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5589cec2e4a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ceca1460_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5589cec2e4a0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x5589ceca1460_0;
    %inv;
    %store/vec4 v0x5589ceca1460_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5589cec2e4a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ceca1ba0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5589cec2e4a0;
T_8 ;
    %delay 625, 0;
    %load/vec4 v0x5589ceca1ba0_0;
    %inv;
    %store/vec4 v0x5589ceca1ba0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5589cec2e4a0;
T_9 ;
    %vpi_call 2 64 "$dumpfile", "uart_rx.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5589cec2e4a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5589cec2e4a0;
T_10 ;
    %vpi_call 2 70 "$monitor", $time, " Serial input = %x | Clock = %x | Reset = %x | Output = %x", v0x5589ceca1530_0, v0x5589ceca1ba0_0, v0x5589ceca1940_0, v0x5589ceca1a30_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5589cec2e4a0;
T_11 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ceca1940_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ceca1940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589ceca17a0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5589ceca1530_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ceca1870_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ceca1370_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589ceca1d10_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_uart.v";
    "uart.v";
