//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21124049
// Cuda compilation tools, release 8.0, V8.0.44
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_50
.address_size 64

	// .globl	Frcp

.visible .entry Frcp(
	.param .u64 _Z15XnorPopCntAccumPfS__param_0,
	.param .u64 _Z15XnorPopCntAccumPfS__param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd2, [_Z15XnorPopCntAccumPfS__param_0];
	ld.param.u64 	%rd3, [_Z15XnorPopCntAccumPfS__param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r4, %tid.x;
	cvta.to.global.u64 	%rd5, %rd2;
	mul.wide.s32 	%rd6, %r4, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f32 	 [%rd7];
	add.s64 	%rd1, %rd4, %rd6;
	ld.global.f32 	%f36, [%rd1];
	mov.u32 	%r5, -16777216;

BB0_1:
	add.s32 	%r5, %r5, 32;
	setp.ne.s32	%p1, %r5, 0;
	@%p1 bra 	BB0_1;

	st.global.f32 	[%rd1], %f36;
	ret;
}


