var g_data = {"23":[22,"clock_generator",1],"24":[22,"i2c_master_fsm",1],"25":[22,"data_path_i2c_to_core",1],"28":[27,"fifo_mem1",1],"29":[27,"rptr_empty1",1],"30":[27,"wptr_full1",1],"31":[27,"sync_r2w1",1],"32":[27,"sync_w2r1",1],"27":[26,"TX_fifo",1],"34":[33,"fifo_mem1",1],"35":[33,"rptr_empty1",1],"36":[33,"wptr_full1",1],"37":[33,"sync_r2w1",1],"38":[33,"sync_w2r1",1],"33":[26,"RX_fifo",1],"26":[22,"data_fifo_mem",1],"39":[22,"apb_slave_interface",1],"22":[20,"master",1],"40":[20,"slave",1],"42":[20,"assert_cov",1],"45":[44,"clock_generator",1],"46":[44,"i2c_master_fsm",1],"47":[44,"data_path_i2c_to_core",1],"50":[49,"fifo_mem1",1],"51":[49,"rptr_empty1",1],"52":[49,"wptr_full1",1],"53":[49,"sync_r2w1",1],"54":[49,"sync_w2r1",1],"49":[48,"TX_fifo",1],"56":[55,"fifo_mem1",1],"57":[55,"rptr_empty1",1],"58":[55,"wptr_full1",1],"59":[55,"sync_r2w1",1],"60":[55,"sync_w2r1",1],"55":[48,"RX_fifo",1],"48":[44,"data_fifo_mem",1],"61":[44,"apb_slave_interface",1],"44":[43,"master",1],"62":[43,"slave",1],"43":[20,"dut",1],"20":[-1,"top",1]};
processInstLinks(g_data);