ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	NMI_Handler:
  26              	.LFB126:
  27              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   *
   8:Core/Src/stm32f4xx_it.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
   9:Core/Src/stm32f4xx_it.c ****   *
  10:Core/Src/stm32f4xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  11:Core/Src/stm32f4xx_it.c ****   * are permitted provided that the following conditions are met:
  12:Core/Src/stm32f4xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  13:Core/Src/stm32f4xx_it.c ****   *      this list of conditions and the following disclaimer.
  14:Core/Src/stm32f4xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  15:Core/Src/stm32f4xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  16:Core/Src/stm32f4xx_it.c ****   *      and/or other materials provided with the distribution.
  17:Core/Src/stm32f4xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  18:Core/Src/stm32f4xx_it.c ****   *      may be used to endorse or promote products derived from this software
  19:Core/Src/stm32f4xx_it.c ****   *      without specific prior written permission.
  20:Core/Src/stm32f4xx_it.c ****   *
  21:Core/Src/stm32f4xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Core/Src/stm32f4xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Core/Src/stm32f4xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  24:Core/Src/stm32f4xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  25:Core/Src/stm32f4xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  26:Core/Src/stm32f4xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:Core/Src/stm32f4xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:Core/Src/stm32f4xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  29:Core/Src/stm32f4xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30:Core/Src/stm32f4xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:Core/Src/stm32f4xx_it.c ****   *
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 2


  32:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  33:Core/Src/stm32f4xx_it.c ****   */
  34:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  35:Core/Src/stm32f4xx_it.c **** 
  36:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_it.c **** #include "main.h"
  38:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  39:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  40:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  41:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  42:Core/Src/stm32f4xx_it.c **** 
  43:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  44:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  45:Core/Src/stm32f4xx_it.c **** 
  46:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  47:Core/Src/stm32f4xx_it.c **** 
  48:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  49:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  50:Core/Src/stm32f4xx_it.c ****  
  51:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  52:Core/Src/stm32f4xx_it.c **** 
  53:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  55:Core/Src/stm32f4xx_it.c **** 
  56:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  57:Core/Src/stm32f4xx_it.c **** 
  58:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  60:Core/Src/stm32f4xx_it.c **** 
  61:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  62:Core/Src/stm32f4xx_it.c **** 
  63:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  64:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  65:Core/Src/stm32f4xx_it.c **** 
  66:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  67:Core/Src/stm32f4xx_it.c **** 
  68:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  69:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  70:Core/Src/stm32f4xx_it.c **** 
  71:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  72:Core/Src/stm32f4xx_it.c **** 
  73:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  74:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  75:Core/Src/stm32f4xx_it.c **** 
  76:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  77:Core/Src/stm32f4xx_it.c **** 
  78:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  79:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */ 
  80:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  81:Core/Src/stm32f4xx_it.c **** /**
  82:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  83:Core/Src/stm32f4xx_it.c ****   */
  84:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  85:Core/Src/stm32f4xx_it.c **** {
  28              		.loc 1 85 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 3


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  86:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  87:Core/Src/stm32f4xx_it.c **** 
  88:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  89:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  90:Core/Src/stm32f4xx_it.c **** 
  91:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  92:Core/Src/stm32f4xx_it.c **** }
  33              		.loc 1 92 0
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE126:
  38              		.section	.text.HardFault_Handler,"ax",%progbits
  39              		.align	1
  40              		.global	HardFault_Handler
  41              		.syntax unified
  42              		.thumb
  43              		.thumb_func
  44              		.fpu fpv4-sp-d16
  46              	HardFault_Handler:
  47              	.LFB127:
  93:Core/Src/stm32f4xx_it.c **** 
  94:Core/Src/stm32f4xx_it.c **** /**
  95:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  96:Core/Src/stm32f4xx_it.c ****   */
  97:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  98:Core/Src/stm32f4xx_it.c **** {
  48              		.loc 1 98 0
  49              		.cfi_startproc
  50              		@ Volatile: function does not return.
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54              	.L3:
  55 0000 FEE7     		b	.L3
  56              		.cfi_endproc
  57              	.LFE127:
  59              		.section	.text.MemManage_Handler,"ax",%progbits
  60              		.align	1
  61              		.global	MemManage_Handler
  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  65              		.fpu fpv4-sp-d16
  67              	MemManage_Handler:
  68              	.LFB128:
  99:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
 100:Core/Src/stm32f4xx_it.c **** 
 101:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
 102:Core/Src/stm32f4xx_it.c ****   while (1)
 103:Core/Src/stm32f4xx_it.c ****   {
 104:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 105:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 106:Core/Src/stm32f4xx_it.c ****   }
 107:Core/Src/stm32f4xx_it.c **** }
 108:Core/Src/stm32f4xx_it.c **** 
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 4


 109:Core/Src/stm32f4xx_it.c **** /**
 110:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 111:Core/Src/stm32f4xx_it.c ****   */
 112:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 113:Core/Src/stm32f4xx_it.c **** {
  69              		.loc 1 113 0
  70              		.cfi_startproc
  71              		@ Volatile: function does not return.
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74              		@ link register save eliminated.
  75              	.L5:
  76 0000 FEE7     		b	.L5
  77              		.cfi_endproc
  78              	.LFE128:
  80              		.section	.text.BusFault_Handler,"ax",%progbits
  81              		.align	1
  82              		.global	BusFault_Handler
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu fpv4-sp-d16
  88              	BusFault_Handler:
  89              	.LFB129:
 114:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 115:Core/Src/stm32f4xx_it.c **** 
 116:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 117:Core/Src/stm32f4xx_it.c ****   while (1)
 118:Core/Src/stm32f4xx_it.c ****   {
 119:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 120:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 121:Core/Src/stm32f4xx_it.c ****   }
 122:Core/Src/stm32f4xx_it.c **** }
 123:Core/Src/stm32f4xx_it.c **** 
 124:Core/Src/stm32f4xx_it.c **** /**
 125:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 126:Core/Src/stm32f4xx_it.c ****   */
 127:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 128:Core/Src/stm32f4xx_it.c **** {
  90              		.loc 1 128 0
  91              		.cfi_startproc
  92              		@ Volatile: function does not return.
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		@ link register save eliminated.
  96              	.L7:
  97 0000 FEE7     		b	.L7
  98              		.cfi_endproc
  99              	.LFE129:
 101              		.section	.text.UsageFault_Handler,"ax",%progbits
 102              		.align	1
 103              		.global	UsageFault_Handler
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu fpv4-sp-d16
 109              	UsageFault_Handler:
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 5


 110              	.LFB130:
 129:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 130:Core/Src/stm32f4xx_it.c **** 
 131:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 132:Core/Src/stm32f4xx_it.c ****   while (1)
 133:Core/Src/stm32f4xx_it.c ****   {
 134:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 135:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 136:Core/Src/stm32f4xx_it.c ****   }
 137:Core/Src/stm32f4xx_it.c **** }
 138:Core/Src/stm32f4xx_it.c **** 
 139:Core/Src/stm32f4xx_it.c **** /**
 140:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 141:Core/Src/stm32f4xx_it.c ****   */
 142:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 143:Core/Src/stm32f4xx_it.c **** {
 111              		.loc 1 143 0
 112              		.cfi_startproc
 113              		@ Volatile: function does not return.
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117              	.L9:
 118 0000 FEE7     		b	.L9
 119              		.cfi_endproc
 120              	.LFE130:
 122              		.section	.text.SVC_Handler,"ax",%progbits
 123              		.align	1
 124              		.global	SVC_Handler
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu fpv4-sp-d16
 130              	SVC_Handler:
 131              	.LFB131:
 144:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 145:Core/Src/stm32f4xx_it.c **** 
 146:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 147:Core/Src/stm32f4xx_it.c ****   while (1)
 148:Core/Src/stm32f4xx_it.c ****   {
 149:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 150:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 151:Core/Src/stm32f4xx_it.c ****   }
 152:Core/Src/stm32f4xx_it.c **** }
 153:Core/Src/stm32f4xx_it.c **** 
 154:Core/Src/stm32f4xx_it.c **** /**
 155:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 156:Core/Src/stm32f4xx_it.c ****   */
 157:Core/Src/stm32f4xx_it.c **** void SVC_Handler(void)
 158:Core/Src/stm32f4xx_it.c **** {
 132              		.loc 1 158 0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 159:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 160:Core/Src/stm32f4xx_it.c **** 
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 6


 161:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 162:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 163:Core/Src/stm32f4xx_it.c **** 
 164:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 165:Core/Src/stm32f4xx_it.c **** }
 137              		.loc 1 165 0
 138 0000 7047     		bx	lr
 139              		.cfi_endproc
 140              	.LFE131:
 142              		.section	.text.DebugMon_Handler,"ax",%progbits
 143              		.align	1
 144              		.global	DebugMon_Handler
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu fpv4-sp-d16
 150              	DebugMon_Handler:
 151              	.LFB132:
 166:Core/Src/stm32f4xx_it.c **** 
 167:Core/Src/stm32f4xx_it.c **** /**
 168:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 169:Core/Src/stm32f4xx_it.c ****   */
 170:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 171:Core/Src/stm32f4xx_it.c **** {
 152              		.loc 1 171 0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		@ link register save eliminated.
 172:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 173:Core/Src/stm32f4xx_it.c **** 
 174:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 175:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 176:Core/Src/stm32f4xx_it.c **** 
 177:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 178:Core/Src/stm32f4xx_it.c **** }
 157              		.loc 1 178 0
 158 0000 7047     		bx	lr
 159              		.cfi_endproc
 160              	.LFE132:
 162              		.section	.text.PendSV_Handler,"ax",%progbits
 163              		.align	1
 164              		.global	PendSV_Handler
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu fpv4-sp-d16
 170              	PendSV_Handler:
 171              	.LFB133:
 179:Core/Src/stm32f4xx_it.c **** 
 180:Core/Src/stm32f4xx_it.c **** /**
 181:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pendable request for system service.
 182:Core/Src/stm32f4xx_it.c ****   */
 183:Core/Src/stm32f4xx_it.c **** void PendSV_Handler(void)
 184:Core/Src/stm32f4xx_it.c **** {
 172              		.loc 1 184 0
 173              		.cfi_startproc
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 7


 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 185:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 186:Core/Src/stm32f4xx_it.c **** 
 187:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 188:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 189:Core/Src/stm32f4xx_it.c **** 
 190:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 191:Core/Src/stm32f4xx_it.c **** }
 177              		.loc 1 191 0
 178 0000 7047     		bx	lr
 179              		.cfi_endproc
 180              	.LFE133:
 182              		.section	.text.SysTick_Handler,"ax",%progbits
 183              		.align	1
 184              		.global	SysTick_Handler
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 188              		.fpu fpv4-sp-d16
 190              	SysTick_Handler:
 191              	.LFB134:
 192:Core/Src/stm32f4xx_it.c **** 
 193:Core/Src/stm32f4xx_it.c **** /**
 194:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System tick timer.
 195:Core/Src/stm32f4xx_it.c ****   */
 196:Core/Src/stm32f4xx_it.c **** void SysTick_Handler(void)
 197:Core/Src/stm32f4xx_it.c **** {
 192              		.loc 1 197 0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196 0000 08B5     		push	{r3, lr}
 197              	.LCFI0:
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 3, -8
 200              		.cfi_offset 14, -4
 198:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 199:Core/Src/stm32f4xx_it.c **** 
 200:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 201:Core/Src/stm32f4xx_it.c ****   HAL_IncTick();
 201              		.loc 1 201 0
 202 0002 FFF7FEFF 		bl	HAL_IncTick
 203              	.LVL0:
 202:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 203:Core/Src/stm32f4xx_it.c **** 
 204:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 205:Core/Src/stm32f4xx_it.c **** }
 204              		.loc 1 205 0
 205 0006 08BD     		pop	{r3, pc}
 206              		.cfi_endproc
 207              	.LFE134:
 209              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 210              		.align	1
 211              		.global	EXTI0_IRQHandler
 212              		.syntax unified
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 8


 213              		.thumb
 214              		.thumb_func
 215              		.fpu fpv4-sp-d16
 217              	EXTI0_IRQHandler:
 218              	.LFB135:
 206:Core/Src/stm32f4xx_it.c **** 
 207:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 208:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 209:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 210:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 211:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 212:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 213:Core/Src/stm32f4xx_it.c **** 
 214:Core/Src/stm32f4xx_it.c **** /**
 215:Core/Src/stm32f4xx_it.c ****   * @brief This function handles EXTI line0 interrupt.
 216:Core/Src/stm32f4xx_it.c ****   */
 217:Core/Src/stm32f4xx_it.c **** void EXTI0_IRQHandler(void)
 218:Core/Src/stm32f4xx_it.c **** {
 219              		.loc 1 218 0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223 0000 08B5     		push	{r3, lr}
 224              	.LCFI1:
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 3, -8
 227              		.cfi_offset 14, -4
 219:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI0_IRQn 0 */
 220:Core/Src/stm32f4xx_it.c **** 
 221:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI0_IRQn 0 */
 222:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 228              		.loc 1 222 0
 229 0002 0120     		movs	r0, #1
 230 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 231              	.LVL1:
 223:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI0_IRQn 1 */
 224:Core/Src/stm32f4xx_it.c **** 
 225:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI0_IRQn 1 */
 226:Core/Src/stm32f4xx_it.c **** }
 232              		.loc 1 226 0
 233 0008 08BD     		pop	{r3, pc}
 234              		.cfi_endproc
 235              	.LFE135:
 237              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 238              		.align	1
 239              		.global	EXTI1_IRQHandler
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	EXTI1_IRQHandler:
 246              	.LFB136:
 227:Core/Src/stm32f4xx_it.c **** 
 228:Core/Src/stm32f4xx_it.c **** /**
 229:Core/Src/stm32f4xx_it.c ****   * @brief This function handles EXTI line1 interrupt.
 230:Core/Src/stm32f4xx_it.c ****   */
 231:Core/Src/stm32f4xx_it.c **** void EXTI1_IRQHandler(void)
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 9


 232:Core/Src/stm32f4xx_it.c **** {
 247              		.loc 1 232 0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251 0000 08B5     		push	{r3, lr}
 252              	.LCFI2:
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 3, -8
 255              		.cfi_offset 14, -4
 233:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI1_IRQn 0 */
 234:Core/Src/stm32f4xx_it.c **** 
 235:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI1_IRQn 0 */
 236:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 256              		.loc 1 236 0
 257 0002 0220     		movs	r0, #2
 258 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 259              	.LVL2:
 237:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI1_IRQn 1 */
 238:Core/Src/stm32f4xx_it.c **** 
 239:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI1_IRQn 1 */
 240:Core/Src/stm32f4xx_it.c **** }
 260              		.loc 1 240 0
 261 0008 08BD     		pop	{r3, pc}
 262              		.cfi_endproc
 263              	.LFE136:
 265              		.section	.text.EXTI2_IRQHandler,"ax",%progbits
 266              		.align	1
 267              		.global	EXTI2_IRQHandler
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu fpv4-sp-d16
 273              	EXTI2_IRQHandler:
 274              	.LFB137:
 241:Core/Src/stm32f4xx_it.c **** 
 242:Core/Src/stm32f4xx_it.c **** /**
 243:Core/Src/stm32f4xx_it.c ****   * @brief This function handles EXTI line2 interrupt.
 244:Core/Src/stm32f4xx_it.c ****   */
 245:Core/Src/stm32f4xx_it.c **** void EXTI2_IRQHandler(void)
 246:Core/Src/stm32f4xx_it.c **** {
 275              		.loc 1 246 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279 0000 08B5     		push	{r3, lr}
 280              	.LCFI3:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 3, -8
 283              		.cfi_offset 14, -4
 247:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI2_IRQn 0 */
 248:Core/Src/stm32f4xx_it.c **** 
 249:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI2_IRQn 0 */
 250:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 284              		.loc 1 250 0
 285 0002 0420     		movs	r0, #4
 286 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 10


 287              	.LVL3:
 251:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI2_IRQn 1 */
 252:Core/Src/stm32f4xx_it.c **** 
 253:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI2_IRQn 1 */
 254:Core/Src/stm32f4xx_it.c **** }
 288              		.loc 1 254 0
 289 0008 08BD     		pop	{r3, pc}
 290              		.cfi_endproc
 291              	.LFE137:
 293              		.section	.text.EXTI3_IRQHandler,"ax",%progbits
 294              		.align	1
 295              		.global	EXTI3_IRQHandler
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 299              		.fpu fpv4-sp-d16
 301              	EXTI3_IRQHandler:
 302              	.LFB138:
 255:Core/Src/stm32f4xx_it.c **** 
 256:Core/Src/stm32f4xx_it.c **** /**
 257:Core/Src/stm32f4xx_it.c ****   * @brief This function handles EXTI line3 interrupt.
 258:Core/Src/stm32f4xx_it.c ****   */
 259:Core/Src/stm32f4xx_it.c **** void EXTI3_IRQHandler(void)
 260:Core/Src/stm32f4xx_it.c **** {
 303              		.loc 1 260 0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307 0000 08B5     		push	{r3, lr}
 308              	.LCFI4:
 309              		.cfi_def_cfa_offset 8
 310              		.cfi_offset 3, -8
 311              		.cfi_offset 14, -4
 261:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI3_IRQn 0 */
 262:Core/Src/stm32f4xx_it.c **** 
 263:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI3_IRQn 0 */
 264:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 312              		.loc 1 264 0
 313 0002 0820     		movs	r0, #8
 314 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 315              	.LVL4:
 265:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI3_IRQn 1 */
 266:Core/Src/stm32f4xx_it.c **** 
 267:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI3_IRQn 1 */
 268:Core/Src/stm32f4xx_it.c **** }
 316              		.loc 1 268 0
 317 0008 08BD     		pop	{r3, pc}
 318              		.cfi_endproc
 319              	.LFE138:
 321              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 322              		.align	1
 323              		.global	EXTI9_5_IRQHandler
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 327              		.fpu fpv4-sp-d16
 329              	EXTI9_5_IRQHandler:
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 11


 330              	.LFB139:
 269:Core/Src/stm32f4xx_it.c **** 
 270:Core/Src/stm32f4xx_it.c **** /**
 271:Core/Src/stm32f4xx_it.c ****   * @brief This function handles EXTI line[9:5] interrupts.
 272:Core/Src/stm32f4xx_it.c ****   */
 273:Core/Src/stm32f4xx_it.c **** void EXTI9_5_IRQHandler(void)
 274:Core/Src/stm32f4xx_it.c **** {
 331              		.loc 1 274 0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335 0000 08B5     		push	{r3, lr}
 336              	.LCFI5:
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 3, -8
 339              		.cfi_offset 14, -4
 275:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI9_5_IRQn 0 */
 276:Core/Src/stm32f4xx_it.c **** 
 277:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI9_5_IRQn 0 */
 278:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 340              		.loc 1 278 0
 341 0002 2020     		movs	r0, #32
 342 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 343              	.LVL5:
 279:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 344              		.loc 1 279 0
 345 0008 8020     		movs	r0, #128
 346 000a FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 347              	.LVL6:
 280:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 348              		.loc 1 280 0
 349 000e 4FF40070 		mov	r0, #512
 350 0012 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 351              	.LVL7:
 281:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI9_5_IRQn 1 */
 282:Core/Src/stm32f4xx_it.c **** 
 283:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI9_5_IRQn 1 */
 284:Core/Src/stm32f4xx_it.c **** }
 352              		.loc 1 284 0
 353 0016 08BD     		pop	{r3, pc}
 354              		.cfi_endproc
 355              	.LFE139:
 357              		.section	.text.EXTI15_10_IRQHandler,"ax",%progbits
 358              		.align	1
 359              		.global	EXTI15_10_IRQHandler
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 363              		.fpu fpv4-sp-d16
 365              	EXTI15_10_IRQHandler:
 366              	.LFB140:
 285:Core/Src/stm32f4xx_it.c **** 
 286:Core/Src/stm32f4xx_it.c **** /**
 287:Core/Src/stm32f4xx_it.c ****   * @brief This function handles EXTI line[15:10] interrupts.
 288:Core/Src/stm32f4xx_it.c ****   */
 289:Core/Src/stm32f4xx_it.c **** void EXTI15_10_IRQHandler(void)
 290:Core/Src/stm32f4xx_it.c **** {
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 12


 367              		.loc 1 290 0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371 0000 08B5     		push	{r3, lr}
 372              	.LCFI6:
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 3, -8
 375              		.cfi_offset 14, -4
 291:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI15_10_IRQn 0 */
 292:Core/Src/stm32f4xx_it.c **** 
 293:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI15_10_IRQn 0 */
 294:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 376              		.loc 1 294 0
 377 0002 4FF48050 		mov	r0, #4096
 378 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 379              	.LVL8:
 295:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 380              		.loc 1 295 0
 381 000a 4FF40050 		mov	r0, #8192
 382 000e FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 383              	.LVL9:
 296:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 384              		.loc 1 296 0
 385 0012 4FF48040 		mov	r0, #16384
 386 0016 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 387              	.LVL10:
 297:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 388              		.loc 1 297 0
 389 001a 4FF40040 		mov	r0, #32768
 390 001e FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 391              	.LVL11:
 298:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI15_10_IRQn 1 */
 299:Core/Src/stm32f4xx_it.c **** 
 300:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI15_10_IRQn 1 */
 301:Core/Src/stm32f4xx_it.c **** }
 392              		.loc 1 301 0
 393 0022 08BD     		pop	{r3, pc}
 394              		.cfi_endproc
 395              	.LFE140:
 397              		.text
 398              	.Letext0:
 399              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 400              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 401              		.file 4 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/CMSIS/Include/core_cm4.h"
 402              		.file 5 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/CMSIS/Device/ST/STM32F4xx/Inclu
 403              		.file 6 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 404              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 405              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\lib\\gcc\\arm-none-eabi
 406              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 407              		.file 10 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/STM32F4xx_HAL_Driver/Inc/stm32
 408              		.file 11 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/STM32F4xx_HAL_Driver/Inc/stm32
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_it.c
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:18     .text.NMI_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:25     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:39     .text.HardFault_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:46     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:60     .text.MemManage_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:67     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:81     .text.BusFault_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:88     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:102    .text.UsageFault_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:109    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:123    .text.SVC_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:130    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:143    .text.DebugMon_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:150    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:163    .text.PendSV_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:170    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:183    .text.SysTick_Handler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:190    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:210    .text.EXTI0_IRQHandler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:217    .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:238    .text.EXTI1_IRQHandler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:245    .text.EXTI1_IRQHandler:00000000 EXTI1_IRQHandler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:266    .text.EXTI2_IRQHandler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:273    .text.EXTI2_IRQHandler:00000000 EXTI2_IRQHandler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:294    .text.EXTI3_IRQHandler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:301    .text.EXTI3_IRQHandler:00000000 EXTI3_IRQHandler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:322    .text.EXTI9_5_IRQHandler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:329    .text.EXTI9_5_IRQHandler:00000000 EXTI9_5_IRQHandler
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:358    .text.EXTI15_10_IRQHandler:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\cc9wsxsg.s:365    .text.EXTI15_10_IRQHandler:00000000 EXTI15_10_IRQHandler

UNDEFINED SYMBOLS
HAL_IncTick
HAL_GPIO_EXTI_IRQHandler
