// Seed: 609845922
module module_0 ();
  assign id_1 = -1;
  wire id_2;
  generate
    assign id_1 = -1'd0;
  endgenerate
  wire id_3;
endmodule : SymbolIdentifier
module module_1 (
    input tri1 id_0,
    input supply1 id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_3;
endmodule
module module_2 (
    output supply0 id_0
);
endmodule
module module_3 (
    output tri0 id_0,
    output wire id_1,
    input  wire id_2,
    input  wire id_3,
    output wire id_4,
    output tri0 id_5,
    output wor  id_6
);
  logic [7:0][{  1  ==  (  -1  /  1 'b0 )  }] id_8 (-1 == 1 - -1);
  wire id_9, id_10, id_11, id_12;
  module_2 modCall_1 (id_4);
  assign modCall_1.type_0 = 0;
  supply0 id_13 = 1;
endmodule
