,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/em/mpw/UETRV-ECORE/openlane/UART,UART,UART,flow completed,0h5m35s0ms,0h5m0s0ms,58844.444444444445,0.0225,29422.222222222223,38.08,549.5,662,0,0,0,0,0,0,0,0,0,0,-1,16690,4894,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,11815759.0,0.0,28.03,23.82,4.49,2.01,-1,414,902,95,583,0,0,0,448,17,9,10,15,61,38,8,81,127,116,8,94,245,0,339,50.0,20.0,20,AREA 0,5,50,1,46.31999999999999,42.74666666666667,0.65,0.3,sky130_fd_sc_hd,2,4
