Information: Updating design information... (UID-85)
Warning: Design 'vga_enh_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : vga_enh_top
Version: R-2020.09-SP3
Date   : Mon Nov  6 10:37:34 2023
****************************************


  Timing Path Group 'MY_CLK'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          1.48
  Critical Path Slack:           3.21
  Critical Path Clk Period:      9.38
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1367
  Hierarchical Port Count:       5720
  Leaf Cell Count:              38057
  Buf/Inv Cell Count:            4737
  Buf Cell Count:                2247
  Inv Cell Count:                2490
  CT Buf/Inv Cell Count:         1359
  Combinational Cell Count:     19641
  Sequential Cell Count:        18416
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    46013.025556
  Noncombinational Area:
                        126055.934833
  Buf/Inv Area:           8084.066700
  Total Buffer Area:          4693.28
  Total Inverter Area:        3390.79
  Macro/Black Box Area:      0.000000
  Net Area:              18988.534358
  -----------------------------------
  Cell Area:            172068.960388
  Design Area:          191057.494746


  Design Rules
  -----------------------------------
  Total Number of Nets:         38558
  Nets With Violations:            27
  Max Trans Violations:            27
  Max Cap Violations:               0
  -----------------------------------


  Hostname: wappinger

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.24
  Logic Optimization:                  2.69
  Mapping Optimization:              192.08
  -----------------------------------------
  Overall Compile Time:              209.39
  Overall Compile Wall Clock Time:   201.01

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
