#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001854820c9d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001854815c6d0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v00000185482b4d90_0 .var "clk", 0 0;
v00000185482b5a10_0 .net "dataadr", 31 0, v0000018548297390_0;  1 drivers
v00000185482b4610_0 .net "memwrite", 0 0, L_00000185482b4bb0;  1 drivers
v00000185482b51f0_0 .var "reset", 0 0;
v00000185482b4750_0 .net "writedata", 31 0, v0000018548297250_0;  1 drivers
S_000001854815c860 .scope module, "dut" "top" 3 8, 4 5 0, S_000001854815c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v00000185482b3ad0_0 .net "ALUOut", 31 0, v0000018548297390_0;  alias, 1 drivers
v00000185482b3e90_0 .net "LoadW", 0 0, L_00000185482b41b0;  1 drivers
v00000185482b4070_0 .net "MemWrite", 0 0, L_00000185482b4bb0;  alias, 1 drivers
v00000185482b44d0_0 .net "ReadData", 31 0, v00000185481fa630_0;  1 drivers
v00000185482b5bf0_0 .net "WriteData", 31 0, v0000018548297250_0;  alias, 1 drivers
v00000185482b3cb0_0 .net "clk", 0 0, v00000185482b4d90_0;  1 drivers
v00000185482b5290_0 .net "dhit", 0 0, v00000185481f9050_0;  1 drivers
v00000185482b53d0_0 .net "ihit", 0 0, v00000185481d69a0_0;  1 drivers
v00000185482b4cf0_0 .net "instr", 31 0, v00000185482941d0_0;  1 drivers
v00000185482b37b0_0 .net "pc", 31 0, v00000185482a2f20_0;  1 drivers
v00000185482b46b0_0 .net "reset", 0 0, v00000185482b51f0_0;  1 drivers
S_000001854815c9f0 .scope module, "dcache" "dcache" 4 12, 5 9 0, S_000001854815c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 32 "rd";
v00000185481f9a50_0 .net "a", 31 0, v0000018548297390_0;  alias, 1 drivers
v00000185481f8b50_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185481f8dd0_0 .net "data", 127 0, v00000185481fa810_0;  1 drivers
v00000185481fa090_0 .var "data0", 127 0;
v00000185481fa270_0 .var "data1", 127 0;
v00000185481f8fb0_0 .var "data2", 127 0;
v00000185481f9730_0 .var "data3", 127 0;
v00000185481f9ff0 .array "dcache", 0 3, 154 0;
v00000185481f9050_0 .var "hit", 0 0;
v00000185481f95f0_0 .net "load", 0 0, L_00000185482b41b0;  alias, 1 drivers
v00000185481fa630_0 .var "rd", 31 0;
v00000185481fa9f0_0 .var "set", 1 0;
v00000185481f9690_0 .var "tag0", 25 0;
v00000185481f9d70_0 .var "tag1", 25 0;
v00000185481fa950_0 .var "tag2", 25 0;
v00000185481fa310_0 .var "tag3", 25 0;
v00000185481f9e10_0 .var "valid0", 0 0;
v00000185481f97d0_0 .var "valid1", 0 0;
v00000185481f8c90_0 .var "valid2", 0 0;
v00000185481fa450_0 .var "valid3", 0 0;
v00000185481f9870_0 .net "wd", 31 0, v0000018548297250_0;  alias, 1 drivers
v00000185481f9c30_0 .net "we", 0 0, L_00000185482b4bb0;  alias, 1 drivers
v00000185481f9ff0_0 .array/port v00000185481f9ff0, 0;
v00000185481f9ff0_1 .array/port v00000185481f9ff0, 1;
v00000185481f9ff0_2 .array/port v00000185481f9ff0, 2;
v00000185481f9ff0_3 .array/port v00000185481f9ff0, 3;
E_000001854822cc10/0 .event anyedge, v00000185481f9ff0_0, v00000185481f9ff0_1, v00000185481f9ff0_2, v00000185481f9ff0_3;
E_000001854822cc10/1 .event anyedge, v00000185481f99b0_0, v00000185481f9cd0_0, v00000185481f95f0_0, v00000185481fa810_0;
E_000001854822cc10/2 .event anyedge, v00000185481f9550_0;
E_000001854822cc10 .event/or E_000001854822cc10/0, E_000001854822cc10/1, E_000001854822cc10/2;
S_0000018548155d40 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_000001854815c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v00000185481f90f0 .array "RAM", 0 63, 31 0;
v00000185481f99b0_0 .net "a", 31 0, v0000018548297390_0;  alias, 1 drivers
v00000185481f9410_0 .var "add0", 31 0;
v00000185481fa1d0_0 .var "add1", 31 0;
v00000185481f8bf0_0 .var "add2", 31 0;
v00000185481fa4f0_0 .var "add3", 31 0;
v00000185481f94b0_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185481fa810_0 .var "rd", 127 0;
v00000185481f9550_0 .net "wd", 31 0, v0000018548297250_0;  alias, 1 drivers
v00000185481f9cd0_0 .net "we", 0 0, L_00000185482b4bb0;  alias, 1 drivers
E_000001854822cc50 .event negedge, v00000185481f94b0_0;
E_000001854822cc90 .event posedge, v00000185481f94b0_0;
v00000185481f90f0_0 .array/port v00000185481f90f0, 0;
E_000001854822ce10/0 .event anyedge, v00000185481f99b0_0, v00000185481f9410_0, v00000185481fa4f0_0, v00000185481f90f0_0;
v00000185481f90f0_1 .array/port v00000185481f90f0, 1;
v00000185481f90f0_2 .array/port v00000185481f90f0, 2;
v00000185481f90f0_3 .array/port v00000185481f90f0, 3;
v00000185481f90f0_4 .array/port v00000185481f90f0, 4;
E_000001854822ce10/1 .event anyedge, v00000185481f90f0_1, v00000185481f90f0_2, v00000185481f90f0_3, v00000185481f90f0_4;
v00000185481f90f0_5 .array/port v00000185481f90f0, 5;
v00000185481f90f0_6 .array/port v00000185481f90f0, 6;
v00000185481f90f0_7 .array/port v00000185481f90f0, 7;
v00000185481f90f0_8 .array/port v00000185481f90f0, 8;
E_000001854822ce10/2 .event anyedge, v00000185481f90f0_5, v00000185481f90f0_6, v00000185481f90f0_7, v00000185481f90f0_8;
v00000185481f90f0_9 .array/port v00000185481f90f0, 9;
v00000185481f90f0_10 .array/port v00000185481f90f0, 10;
v00000185481f90f0_11 .array/port v00000185481f90f0, 11;
v00000185481f90f0_12 .array/port v00000185481f90f0, 12;
E_000001854822ce10/3 .event anyedge, v00000185481f90f0_9, v00000185481f90f0_10, v00000185481f90f0_11, v00000185481f90f0_12;
v00000185481f90f0_13 .array/port v00000185481f90f0, 13;
v00000185481f90f0_14 .array/port v00000185481f90f0, 14;
v00000185481f90f0_15 .array/port v00000185481f90f0, 15;
v00000185481f90f0_16 .array/port v00000185481f90f0, 16;
E_000001854822ce10/4 .event anyedge, v00000185481f90f0_13, v00000185481f90f0_14, v00000185481f90f0_15, v00000185481f90f0_16;
v00000185481f90f0_17 .array/port v00000185481f90f0, 17;
v00000185481f90f0_18 .array/port v00000185481f90f0, 18;
v00000185481f90f0_19 .array/port v00000185481f90f0, 19;
v00000185481f90f0_20 .array/port v00000185481f90f0, 20;
E_000001854822ce10/5 .event anyedge, v00000185481f90f0_17, v00000185481f90f0_18, v00000185481f90f0_19, v00000185481f90f0_20;
v00000185481f90f0_21 .array/port v00000185481f90f0, 21;
v00000185481f90f0_22 .array/port v00000185481f90f0, 22;
v00000185481f90f0_23 .array/port v00000185481f90f0, 23;
v00000185481f90f0_24 .array/port v00000185481f90f0, 24;
E_000001854822ce10/6 .event anyedge, v00000185481f90f0_21, v00000185481f90f0_22, v00000185481f90f0_23, v00000185481f90f0_24;
v00000185481f90f0_25 .array/port v00000185481f90f0, 25;
v00000185481f90f0_26 .array/port v00000185481f90f0, 26;
v00000185481f90f0_27 .array/port v00000185481f90f0, 27;
v00000185481f90f0_28 .array/port v00000185481f90f0, 28;
E_000001854822ce10/7 .event anyedge, v00000185481f90f0_25, v00000185481f90f0_26, v00000185481f90f0_27, v00000185481f90f0_28;
v00000185481f90f0_29 .array/port v00000185481f90f0, 29;
v00000185481f90f0_30 .array/port v00000185481f90f0, 30;
v00000185481f90f0_31 .array/port v00000185481f90f0, 31;
v00000185481f90f0_32 .array/port v00000185481f90f0, 32;
E_000001854822ce10/8 .event anyedge, v00000185481f90f0_29, v00000185481f90f0_30, v00000185481f90f0_31, v00000185481f90f0_32;
v00000185481f90f0_33 .array/port v00000185481f90f0, 33;
v00000185481f90f0_34 .array/port v00000185481f90f0, 34;
v00000185481f90f0_35 .array/port v00000185481f90f0, 35;
v00000185481f90f0_36 .array/port v00000185481f90f0, 36;
E_000001854822ce10/9 .event anyedge, v00000185481f90f0_33, v00000185481f90f0_34, v00000185481f90f0_35, v00000185481f90f0_36;
v00000185481f90f0_37 .array/port v00000185481f90f0, 37;
v00000185481f90f0_38 .array/port v00000185481f90f0, 38;
v00000185481f90f0_39 .array/port v00000185481f90f0, 39;
v00000185481f90f0_40 .array/port v00000185481f90f0, 40;
E_000001854822ce10/10 .event anyedge, v00000185481f90f0_37, v00000185481f90f0_38, v00000185481f90f0_39, v00000185481f90f0_40;
v00000185481f90f0_41 .array/port v00000185481f90f0, 41;
v00000185481f90f0_42 .array/port v00000185481f90f0, 42;
v00000185481f90f0_43 .array/port v00000185481f90f0, 43;
v00000185481f90f0_44 .array/port v00000185481f90f0, 44;
E_000001854822ce10/11 .event anyedge, v00000185481f90f0_41, v00000185481f90f0_42, v00000185481f90f0_43, v00000185481f90f0_44;
v00000185481f90f0_45 .array/port v00000185481f90f0, 45;
v00000185481f90f0_46 .array/port v00000185481f90f0, 46;
v00000185481f90f0_47 .array/port v00000185481f90f0, 47;
v00000185481f90f0_48 .array/port v00000185481f90f0, 48;
E_000001854822ce10/12 .event anyedge, v00000185481f90f0_45, v00000185481f90f0_46, v00000185481f90f0_47, v00000185481f90f0_48;
v00000185481f90f0_49 .array/port v00000185481f90f0, 49;
v00000185481f90f0_50 .array/port v00000185481f90f0, 50;
v00000185481f90f0_51 .array/port v00000185481f90f0, 51;
v00000185481f90f0_52 .array/port v00000185481f90f0, 52;
E_000001854822ce10/13 .event anyedge, v00000185481f90f0_49, v00000185481f90f0_50, v00000185481f90f0_51, v00000185481f90f0_52;
v00000185481f90f0_53 .array/port v00000185481f90f0, 53;
v00000185481f90f0_54 .array/port v00000185481f90f0, 54;
v00000185481f90f0_55 .array/port v00000185481f90f0, 55;
v00000185481f90f0_56 .array/port v00000185481f90f0, 56;
E_000001854822ce10/14 .event anyedge, v00000185481f90f0_53, v00000185481f90f0_54, v00000185481f90f0_55, v00000185481f90f0_56;
v00000185481f90f0_57 .array/port v00000185481f90f0, 57;
v00000185481f90f0_58 .array/port v00000185481f90f0, 58;
v00000185481f90f0_59 .array/port v00000185481f90f0, 59;
v00000185481f90f0_60 .array/port v00000185481f90f0, 60;
E_000001854822ce10/15 .event anyedge, v00000185481f90f0_57, v00000185481f90f0_58, v00000185481f90f0_59, v00000185481f90f0_60;
v00000185481f90f0_61 .array/port v00000185481f90f0, 61;
v00000185481f90f0_62 .array/port v00000185481f90f0, 62;
v00000185481f90f0_63 .array/port v00000185481f90f0, 63;
E_000001854822ce10/16 .event anyedge, v00000185481f90f0_61, v00000185481f90f0_62, v00000185481f90f0_63, v00000185481f8bf0_0;
E_000001854822ce10/17 .event anyedge, v00000185481fa1d0_0;
E_000001854822ce10 .event/or E_000001854822ce10/0, E_000001854822ce10/1, E_000001854822ce10/2, E_000001854822ce10/3, E_000001854822ce10/4, E_000001854822ce10/5, E_000001854822ce10/6, E_000001854822ce10/7, E_000001854822ce10/8, E_000001854822ce10/9, E_000001854822ce10/10, E_000001854822ce10/11, E_000001854822ce10/12, E_000001854822ce10/13, E_000001854822ce10/14, E_000001854822ce10/15, E_000001854822ce10/16, E_000001854822ce10/17;
S_00000185481495c0 .scope module, "icache" "icache" 4 13, 7 9 0, S_000001854815c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v00000185481c6c90_0 .net "a", 31 0, v00000185482a2f20_0;  alias, 1 drivers
v00000185481c54d0_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185481c5750_0 .var "data0", 127 0;
v00000185481d7f80_0 .var "data1", 127 0;
v00000185481d80c0_0 .var "data2", 127 0;
v00000185481d85c0_0 .var "data3", 127 0;
v00000185481d69a0_0 .var "hit", 0 0;
v00000185481c0cb0 .array "icache", 0 3, 154 0;
v00000185481c0530_0 .net "instr", 127 0, v00000185481c65b0_0;  1 drivers
v00000185482941d0_0 .var "rd", 31 0;
v0000018548292dd0_0 .var "set", 1 0;
v0000018548293af0_0 .var "tag0", 25 0;
v0000018548294270_0 .var "tag1", 25 0;
v0000018548294310_0 .var "tag2", 25 0;
v0000018548293910_0 .var "tag3", 25 0;
v0000018548292ab0_0 .var "valid0", 0 0;
v00000185482926f0_0 .var "valid1", 0 0;
v0000018548293b90_0 .var "valid2", 0 0;
v0000018548293050_0 .var "valid3", 0 0;
v00000185481c0cb0_0 .array/port v00000185481c0cb0, 0;
v00000185481c0cb0_1 .array/port v00000185481c0cb0, 1;
v00000185481c0cb0_2 .array/port v00000185481c0cb0, 2;
v00000185481c0cb0_3 .array/port v00000185481c0cb0, 3;
E_000001854822c450/0 .event anyedge, v00000185481c0cb0_0, v00000185481c0cb0_1, v00000185481c0cb0_2, v00000185481c0cb0_3;
E_000001854822c450/1 .event anyedge, v00000185481fa130_0, v00000185481c65b0_0;
E_000001854822c450 .event/or E_000001854822c450/0, E_000001854822c450/1;
S_0000018548151b70 .scope module, "imem" "imem" 7 21, 8 1 0, S_00000185481495c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v00000185481f9eb0 .array "RAM", 0 63, 31 0;
v00000185481fa130_0 .net "a", 31 0, v00000185482a2f20_0;  alias, 1 drivers
v00000185481fa3b0_0 .var "add0", 31 0;
v00000185481fa6d0_0 .var "add1", 31 0;
v00000185481c5f70_0 .var "add2", 31 0;
v00000185481c6150_0 .var "add3", 31 0;
v00000185481c65b0_0 .var "rd", 127 0;
v00000185481f9eb0_0 .array/port v00000185481f9eb0, 0;
E_000001854822c490/0 .event anyedge, v00000185481fa130_0, v00000185481fa3b0_0, v00000185481c6150_0, v00000185481f9eb0_0;
v00000185481f9eb0_1 .array/port v00000185481f9eb0, 1;
v00000185481f9eb0_2 .array/port v00000185481f9eb0, 2;
v00000185481f9eb0_3 .array/port v00000185481f9eb0, 3;
v00000185481f9eb0_4 .array/port v00000185481f9eb0, 4;
E_000001854822c490/1 .event anyedge, v00000185481f9eb0_1, v00000185481f9eb0_2, v00000185481f9eb0_3, v00000185481f9eb0_4;
v00000185481f9eb0_5 .array/port v00000185481f9eb0, 5;
v00000185481f9eb0_6 .array/port v00000185481f9eb0, 6;
v00000185481f9eb0_7 .array/port v00000185481f9eb0, 7;
v00000185481f9eb0_8 .array/port v00000185481f9eb0, 8;
E_000001854822c490/2 .event anyedge, v00000185481f9eb0_5, v00000185481f9eb0_6, v00000185481f9eb0_7, v00000185481f9eb0_8;
v00000185481f9eb0_9 .array/port v00000185481f9eb0, 9;
v00000185481f9eb0_10 .array/port v00000185481f9eb0, 10;
v00000185481f9eb0_11 .array/port v00000185481f9eb0, 11;
v00000185481f9eb0_12 .array/port v00000185481f9eb0, 12;
E_000001854822c490/3 .event anyedge, v00000185481f9eb0_9, v00000185481f9eb0_10, v00000185481f9eb0_11, v00000185481f9eb0_12;
v00000185481f9eb0_13 .array/port v00000185481f9eb0, 13;
v00000185481f9eb0_14 .array/port v00000185481f9eb0, 14;
v00000185481f9eb0_15 .array/port v00000185481f9eb0, 15;
v00000185481f9eb0_16 .array/port v00000185481f9eb0, 16;
E_000001854822c490/4 .event anyedge, v00000185481f9eb0_13, v00000185481f9eb0_14, v00000185481f9eb0_15, v00000185481f9eb0_16;
v00000185481f9eb0_17 .array/port v00000185481f9eb0, 17;
v00000185481f9eb0_18 .array/port v00000185481f9eb0, 18;
v00000185481f9eb0_19 .array/port v00000185481f9eb0, 19;
v00000185481f9eb0_20 .array/port v00000185481f9eb0, 20;
E_000001854822c490/5 .event anyedge, v00000185481f9eb0_17, v00000185481f9eb0_18, v00000185481f9eb0_19, v00000185481f9eb0_20;
v00000185481f9eb0_21 .array/port v00000185481f9eb0, 21;
v00000185481f9eb0_22 .array/port v00000185481f9eb0, 22;
v00000185481f9eb0_23 .array/port v00000185481f9eb0, 23;
v00000185481f9eb0_24 .array/port v00000185481f9eb0, 24;
E_000001854822c490/6 .event anyedge, v00000185481f9eb0_21, v00000185481f9eb0_22, v00000185481f9eb0_23, v00000185481f9eb0_24;
v00000185481f9eb0_25 .array/port v00000185481f9eb0, 25;
v00000185481f9eb0_26 .array/port v00000185481f9eb0, 26;
v00000185481f9eb0_27 .array/port v00000185481f9eb0, 27;
v00000185481f9eb0_28 .array/port v00000185481f9eb0, 28;
E_000001854822c490/7 .event anyedge, v00000185481f9eb0_25, v00000185481f9eb0_26, v00000185481f9eb0_27, v00000185481f9eb0_28;
v00000185481f9eb0_29 .array/port v00000185481f9eb0, 29;
v00000185481f9eb0_30 .array/port v00000185481f9eb0, 30;
v00000185481f9eb0_31 .array/port v00000185481f9eb0, 31;
v00000185481f9eb0_32 .array/port v00000185481f9eb0, 32;
E_000001854822c490/8 .event anyedge, v00000185481f9eb0_29, v00000185481f9eb0_30, v00000185481f9eb0_31, v00000185481f9eb0_32;
v00000185481f9eb0_33 .array/port v00000185481f9eb0, 33;
v00000185481f9eb0_34 .array/port v00000185481f9eb0, 34;
v00000185481f9eb0_35 .array/port v00000185481f9eb0, 35;
v00000185481f9eb0_36 .array/port v00000185481f9eb0, 36;
E_000001854822c490/9 .event anyedge, v00000185481f9eb0_33, v00000185481f9eb0_34, v00000185481f9eb0_35, v00000185481f9eb0_36;
v00000185481f9eb0_37 .array/port v00000185481f9eb0, 37;
v00000185481f9eb0_38 .array/port v00000185481f9eb0, 38;
v00000185481f9eb0_39 .array/port v00000185481f9eb0, 39;
v00000185481f9eb0_40 .array/port v00000185481f9eb0, 40;
E_000001854822c490/10 .event anyedge, v00000185481f9eb0_37, v00000185481f9eb0_38, v00000185481f9eb0_39, v00000185481f9eb0_40;
v00000185481f9eb0_41 .array/port v00000185481f9eb0, 41;
v00000185481f9eb0_42 .array/port v00000185481f9eb0, 42;
v00000185481f9eb0_43 .array/port v00000185481f9eb0, 43;
v00000185481f9eb0_44 .array/port v00000185481f9eb0, 44;
E_000001854822c490/11 .event anyedge, v00000185481f9eb0_41, v00000185481f9eb0_42, v00000185481f9eb0_43, v00000185481f9eb0_44;
v00000185481f9eb0_45 .array/port v00000185481f9eb0, 45;
v00000185481f9eb0_46 .array/port v00000185481f9eb0, 46;
v00000185481f9eb0_47 .array/port v00000185481f9eb0, 47;
v00000185481f9eb0_48 .array/port v00000185481f9eb0, 48;
E_000001854822c490/12 .event anyedge, v00000185481f9eb0_45, v00000185481f9eb0_46, v00000185481f9eb0_47, v00000185481f9eb0_48;
v00000185481f9eb0_49 .array/port v00000185481f9eb0, 49;
v00000185481f9eb0_50 .array/port v00000185481f9eb0, 50;
v00000185481f9eb0_51 .array/port v00000185481f9eb0, 51;
v00000185481f9eb0_52 .array/port v00000185481f9eb0, 52;
E_000001854822c490/13 .event anyedge, v00000185481f9eb0_49, v00000185481f9eb0_50, v00000185481f9eb0_51, v00000185481f9eb0_52;
v00000185481f9eb0_53 .array/port v00000185481f9eb0, 53;
v00000185481f9eb0_54 .array/port v00000185481f9eb0, 54;
v00000185481f9eb0_55 .array/port v00000185481f9eb0, 55;
v00000185481f9eb0_56 .array/port v00000185481f9eb0, 56;
E_000001854822c490/14 .event anyedge, v00000185481f9eb0_53, v00000185481f9eb0_54, v00000185481f9eb0_55, v00000185481f9eb0_56;
v00000185481f9eb0_57 .array/port v00000185481f9eb0, 57;
v00000185481f9eb0_58 .array/port v00000185481f9eb0, 58;
v00000185481f9eb0_59 .array/port v00000185481f9eb0, 59;
v00000185481f9eb0_60 .array/port v00000185481f9eb0, 60;
E_000001854822c490/15 .event anyedge, v00000185481f9eb0_57, v00000185481f9eb0_58, v00000185481f9eb0_59, v00000185481f9eb0_60;
v00000185481f9eb0_61 .array/port v00000185481f9eb0, 61;
v00000185481f9eb0_62 .array/port v00000185481f9eb0, 62;
v00000185481f9eb0_63 .array/port v00000185481f9eb0, 63;
E_000001854822c490/16 .event anyedge, v00000185481f9eb0_61, v00000185481f9eb0_62, v00000185481f9eb0_63, v00000185481c5f70_0;
E_000001854822c490/17 .event anyedge, v00000185481fa6d0_0;
E_000001854822c490 .event/or E_000001854822c490/0, E_000001854822c490/1, E_000001854822c490/2, E_000001854822c490/3, E_000001854822c490/4, E_000001854822c490/5, E_000001854822c490/6, E_000001854822c490/7, E_000001854822c490/8, E_000001854822c490/9, E_000001854822c490/10, E_000001854822c490/11, E_000001854822c490/12, E_000001854822c490/13, E_000001854822c490/14, E_000001854822c490/15, E_000001854822c490/16, E_000001854822c490/17;
S_0000018548128ec0 .scope module, "riscv" "riscv" 4 11, 9 4 0, S_000001854815c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v00000185482ab110_0 .net "ALUControl", 2 0, v0000018548292790_0;  1 drivers
v00000185482ab390_0 .net "ALUOut", 31 0, v0000018548297390_0;  alias, 1 drivers
v00000185482aa850_0 .net "ALUSrcE", 0 0, L_00000185482b4b10;  1 drivers
v00000185482aa210_0 .net "BranchD", 0 0, L_00000185482b4ed0;  1 drivers
v00000185482aa3f0_0 .net "BranchM", 0 0, L_00000185482b4250;  1 drivers
v00000185482aab70_0 .net "ByteD", 0 0, L_00000185482b5470;  1 drivers
v00000185482ab4d0_0 .net "ByteW", 0 0, L_00000185482b5830;  1 drivers
v00000185482aa8f0_0 .net "JumpD", 0 0, L_00000185482b3850;  1 drivers
v00000185482aa2b0_0 .net "LoadD", 0 0, L_00000185482b3710;  1 drivers
v00000185482aa350_0 .net "LoadM", 0 0, L_00000185482b41b0;  alias, 1 drivers
v00000185482aaad0_0 .net "MemWrite", 0 0, L_00000185482b4bb0;  alias, 1 drivers
v00000185482aac10_0 .net "MemWriteD", 0 0, L_00000185482b5dd0;  1 drivers
v00000185482b3df0_0 .net "MemtoRegW", 0 0, L_00000185482b6af0;  1 drivers
v00000185482b5ab0_0 .net "ReadData", 31 0, v00000185481fa630_0;  alias, 1 drivers
v00000185482b5e70_0 .net "RegWrite", 0 0, L_00000185482b4390;  1 drivers
v00000185482b4890_0 .net "WriteData", 31 0, v0000018548297250_0;  alias, 1 drivers
v00000185482b49d0_0 .net "alu_busy", 0 0, v0000018548297ed0_0;  1 drivers
v00000185482b5b50_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185482b5330_0 .net "dhit", 0 0, v00000185481f9050_0;  alias, 1 drivers
v00000185482b3990_0 .net "instr", 31 0, v00000185482941d0_0;  alias, 1 drivers
v00000185482b4c50_0 .net "pc", 31 0, v00000185482a2f20_0;  alias, 1 drivers
v00000185482b5c90_0 .net "pc_en", 0 0, v00000185481d69a0_0;  alias, 1 drivers
v00000185482b3a30_0 .net "reset", 0 0, v00000185482b51f0_0;  alias, 1 drivers
L_00000185482b6eb0 .part v00000185482941d0_0, 0, 7;
L_00000185482b64b0 .part v00000185482941d0_0, 12, 3;
L_00000185482b5f10 .part v00000185482941d0_0, 25, 7;
S_00000185480b2ad0 .scope module, "c" "controller" 9 16, 10 4 0, S_0000018548128ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 1 "alu_busy";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct3";
    .port_info 7 /INPUT 7 "funct7";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemWriteD";
    .port_info 11 /OUTPUT 1 "LoadD";
    .port_info 12 /OUTPUT 1 "BranchD";
    .port_info 13 /OUTPUT 1 "JumpD";
    .port_info 14 /OUTPUT 1 "ByteD";
    .port_info 15 /OUTPUT 1 "ALUSrcE";
    .port_info 16 /OUTPUT 1 "BranchM";
    .port_info 17 /OUTPUT 1 "LoadM";
    .port_info 18 /OUTPUT 1 "ByteW";
    .port_info 19 /OUTPUT 1 "MemtoRegW";
    .port_info 20 /OUTPUT 3 "ALUControl";
v0000018548295f60_0 .net "ALUControl", 2 0, v0000018548292790_0;  alias, 1 drivers
v0000018548296500_0 .net "ALUSrcE", 0 0, L_00000185482b4b10;  alias, 1 drivers
v0000018548294fc0_0 .net "BranchD", 0 0, L_00000185482b4ed0;  alias, 1 drivers
v00000185482947a0_0 .net "BranchM", 0 0, L_00000185482b4250;  alias, 1 drivers
v0000018548294840_0 .net "ByteD", 0 0, L_00000185482b5470;  alias, 1 drivers
v00000185482948e0_0 .net "ByteW", 0 0, L_00000185482b5830;  alias, 1 drivers
v0000018548294980_0 .net "JumpD", 0 0, L_00000185482b3850;  alias, 1 drivers
v0000018548294a20_0 .net "LoadD", 0 0, L_00000185482b3710;  alias, 1 drivers
v0000018548296ad0_0 .net "LoadM", 0 0, L_00000185482b41b0;  alias, 1 drivers
v0000018548297750_0 .net "MemWrite", 0 0, L_00000185482b4bb0;  alias, 1 drivers
v0000018548296df0_0 .net "MemWriteD", 0 0, L_00000185482b5dd0;  alias, 1 drivers
v0000018548297570_0 .net "MemtoRegW", 0 0, L_00000185482b6af0;  alias, 1 drivers
v00000185482968f0_0 .net "RegWrite", 0 0, L_00000185482b4390;  alias, 1 drivers
v0000018548296990_0 .net "alu_busy", 0 0, v0000018548297ed0_0;  alias, 1 drivers
v0000018548296b70_0 .net "aluop", 1 0, L_00000185482b4a70;  1 drivers
v00000185482977f0_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548297890_0 .net "dhit", 0 0, v00000185481f9050_0;  alias, 1 drivers
v00000185482981f0_0 .net "funct3", 2 0, L_00000185482b64b0;  1 drivers
v00000185482971b0_0 .net "funct7", 6 0, L_00000185482b5f10;  1 drivers
v00000185482980b0_0 .net "ihit", 0 0, v00000185481d69a0_0;  alias, 1 drivers
v00000185482974d0_0 .net "opcode", 6 0, L_00000185482b6eb0;  1 drivers
v0000018548298010_0 .net "reset", 0 0, v00000185482b51f0_0;  alias, 1 drivers
S_00000185480b2c60 .scope module, "aludec" "aludec" 10 16, 11 1 0, S_00000185480b2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dhit";
    .port_info 3 /INPUT 1 "alu_busy";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /INPUT 2 "aluop";
    .port_info 6 /OUTPUT 3 "alucontrolE";
L_00000185481f4be0 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f4e80 .functor AND 1, v00000185481f9050_0, L_00000185481f4be0, C4<1>, C4<1>;
L_00000185481f4470 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f4cc0 .functor AND 1, v00000185481f9050_0, L_00000185481f4470, C4<1>, C4<1>;
v0000018548294090_0 .net *"_ivl_0", 0 0, L_00000185481f4be0;  1 drivers
v0000018548292830_0 .net *"_ivl_4", 0 0, L_00000185481f4470;  1 drivers
v0000018548294130_0 .net "alu_busy", 0 0, v0000018548297ed0_0;  alias, 1 drivers
v0000018548293550_0 .net "alucontrolD", 2 0, v0000018548293a50_0;  1 drivers
v0000018548293730_0 .net "alucontrolE", 2 0, v0000018548292790_0;  alias, 1 drivers
v00000185482943b0_0 .var "alucontrolF", 2 0;
v00000185482939b0_0 .net "aluop", 1 0, L_00000185482b4a70;  alias, 1 drivers
v0000018548292bf0_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548293c30_0 .net "dhit", 0 0, v00000185481f9050_0;  alias, 1 drivers
v00000185482937d0_0 .net "funct7", 6 0, L_00000185482b5f10;  alias, 1 drivers
v0000018548293230_0 .net "reset", 0 0, v00000185482b51f0_0;  alias, 1 drivers
E_000001854822d790 .event anyedge, v0000018548293230_0, v00000185482939b0_0, v00000185482937d0_0;
S_00000185480b2df0 .scope module, "cregD" "creg" 11 22, 12 1 0, S_00000185480b2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001854822e290 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000018548292b50_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548293a50_0 .var "controls", 2 0;
v00000185482930f0_0 .net "controls_", 2 0, v00000185482943b0_0;  1 drivers
v0000018548293690_0 .net "en", 0 0, L_00000185481f4e80;  1 drivers
S_000001854809dc00 .scope module, "cregE" "creg" 11 23, 12 1 0, S_00000185480b2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001854822dcd0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000018548293ff0_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548292790_0 .var "controls", 2 0;
v0000018548293190_0 .net "controls_", 2 0, v0000018548293a50_0;  alias, 1 drivers
v00000185482935f0_0 .net "en", 0 0, L_00000185481f4cc0;  1 drivers
S_000001854809dd90 .scope module, "maindec" "maindec" 10 13, 13 3 0, S_00000185480b2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 1 "alu_busy";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct";
    .port_info 7 /OUTPUT 1 "RegWriteW";
    .port_info 8 /OUTPUT 1 "MemWriteM";
    .port_info 9 /OUTPUT 1 "MemWriteD";
    .port_info 10 /OUTPUT 1 "LoadD";
    .port_info 11 /OUTPUT 1 "BranchD";
    .port_info 12 /OUTPUT 1 "JumpD";
    .port_info 13 /OUTPUT 1 "ByteD";
    .port_info 14 /OUTPUT 1 "ALUSrcE";
    .port_info 15 /OUTPUT 1 "BranchM";
    .port_info 16 /OUTPUT 1 "LoadM";
    .port_info 17 /OUTPUT 1 "ByteW";
    .port_info 18 /OUTPUT 1 "MemtoRegW";
    .port_info 19 /OUTPUT 2 "aluop";
L_00000185481f5580 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f4320 .functor AND 1, v00000185481f9050_0, L_00000185481f5580, C4<1>, C4<1>;
L_00000185481f4b00 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f49b0 .functor AND 1, v00000185481f9050_0, L_00000185481f4b00, C4<1>, C4<1>;
L_00000185481f4a20 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f5740 .functor AND 1, v00000185481f9050_0, L_00000185481f4a20, C4<1>, C4<1>;
L_00000185481f4b70 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f3fa0 .functor AND 1, v00000185481f9050_0, L_00000185481f4b70, C4<1>, C4<1>;
v00000185482944f0_0 .net "ALUSrcD", 0 0, L_00000185482b5010;  1 drivers
v0000018548292650_0 .net "ALUSrcE", 0 0, L_00000185482b4b10;  alias, 1 drivers
v0000018548292a10_0 .net "ALUSrcF", 0 0, L_00000185482b4430;  1 drivers
v00000185482934b0_0 .net "BranchD", 0 0, L_00000185482b4ed0;  alias, 1 drivers
v0000018548292c90_0 .net "BranchE", 0 0, L_00000185482b55b0;  1 drivers
v0000018548294d40_0 .net "BranchF", 0 0, L_00000185482b38f0;  1 drivers
v0000018548295100_0 .net "BranchM", 0 0, L_00000185482b4250;  alias, 1 drivers
v0000018548295060_0 .net "ByteD", 0 0, L_00000185482b5470;  alias, 1 drivers
v0000018548295600_0 .net "ByteE", 0 0, L_00000185482b50b0;  1 drivers
v00000185482951a0_0 .net "ByteF", 0 0, L_00000185482b5d30;  1 drivers
v0000018548295740_0 .net "ByteM", 0 0, L_00000185482b56f0;  1 drivers
v0000018548295ec0_0 .net "ByteW", 0 0, L_00000185482b5830;  alias, 1 drivers
v0000018548294700_0 .net "JumpD", 0 0, L_00000185482b3850;  alias, 1 drivers
v0000018548295240_0 .net "JumpE", 0 0, L_00000185482b4570;  1 drivers
v0000018548296320_0 .net "JumpF", 0 0, L_00000185482b4930;  1 drivers
v00000185482959c0_0 .net "LoadD", 0 0, L_00000185482b3710;  alias, 1 drivers
v00000185482957e0_0 .net "LoadE", 0 0, L_00000185482b3fd0;  1 drivers
v00000185482961e0_0 .net "LoadF", 0 0, L_00000185482b4f70;  1 drivers
v0000018548296140_0 .net "LoadM", 0 0, L_00000185482b41b0;  alias, 1 drivers
v00000185482956a0_0 .net "MemWriteD", 0 0, L_00000185482b5dd0;  alias, 1 drivers
v00000185482960a0_0 .net "MemWriteE", 0 0, L_00000185482b3d50;  1 drivers
v00000185482954c0_0 .net "MemWriteF", 0 0, L_00000185482b58d0;  1 drivers
v0000018548295880_0 .net "MemWriteM", 0 0, L_00000185482b4bb0;  alias, 1 drivers
v0000018548294ca0_0 .net "MemtoRegD", 0 0, L_00000185482b3c10;  1 drivers
v0000018548296280_0 .net "MemtoRegE", 0 0, L_00000185482b4110;  1 drivers
v0000018548295ce0_0 .net "MemtoRegF", 0 0, L_00000185482b47f0;  1 drivers
v0000018548295920_0 .net "MemtoRegM", 0 0, L_00000185482b5790;  1 drivers
v00000185482952e0_0 .net "MemtoRegW", 0 0, L_00000185482b6af0;  alias, 1 drivers
v0000018548295380_0 .net "RegWriteD", 0 0, L_00000185482b5970;  1 drivers
v0000018548295420_0 .net "RegWriteE", 0 0, L_00000185482b3f30;  1 drivers
v0000018548294c00_0 .net "RegWriteF", 0 0, L_00000185482b4e30;  1 drivers
v00000185482963c0_0 .net "RegWriteM", 0 0, L_00000185482b5150;  1 drivers
v0000018548294e80_0 .net "RegWriteW", 0 0, L_00000185482b4390;  alias, 1 drivers
v0000018548295a60_0 .net *"_ivl_11", 9 0, v0000018548294ac0_0;  1 drivers
v0000018548295b00_0 .net *"_ivl_12", 0 0, L_00000185481f5580;  1 drivers
v0000018548295560_0 .net *"_ivl_27", 0 0, L_00000185481f4b00;  1 drivers
v0000018548294f20_0 .net *"_ivl_42", 0 0, L_00000185481f4a20;  1 drivers
v0000018548296460_0 .net *"_ivl_55", 0 0, L_00000185481f4b70;  1 drivers
v0000018548294660_0 .net "alu_busy", 0 0, v0000018548297ed0_0;  alias, 1 drivers
v0000018548295ba0_0 .net "aluop", 1 0, L_00000185482b4a70;  alias, 1 drivers
v0000018548295c40_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548294ac0_0 .var "controls", 9 0;
v0000018548296000_0 .net "dhit", 0 0, v00000185481f9050_0;  alias, 1 drivers
v0000018548295d80_0 .net "funct", 2 0, L_00000185482b64b0;  alias, 1 drivers
v0000018548294b60_0 .net "ihit", 0 0, v00000185481d69a0_0;  alias, 1 drivers
v0000018548295e20_0 .net "opcode", 6 0, L_00000185482b6eb0;  alias, 1 drivers
v0000018548294de0_0 .net "reset", 0 0, v00000185482b51f0_0;  alias, 1 drivers
E_000001854822c4d0 .event anyedge, v0000018548293230_0, v00000185481d69a0_0, v0000018548295e20_0, v0000018548295d80_0;
L_00000185482b4e30 .part v0000018548294ac0_0, 9, 1;
L_00000185482b58d0 .part v0000018548294ac0_0, 8, 1;
L_00000185482b4f70 .part v0000018548294ac0_0, 7, 1;
L_00000185482b38f0 .part v0000018548294ac0_0, 6, 1;
L_00000185482b4930 .part v0000018548294ac0_0, 5, 1;
L_00000185482b5d30 .part v0000018548294ac0_0, 4, 1;
L_00000185482b4430 .part v0000018548294ac0_0, 3, 1;
L_00000185482b47f0 .part v0000018548294ac0_0, 2, 1;
L_00000185482b4a70 .part v0000018548294ac0_0, 0, 2;
LS_00000185482b3b70_0_0 .concat [ 1 1 1 1], L_00000185482b47f0, L_00000185482b4430, L_00000185482b5d30, L_00000185482b4930;
LS_00000185482b3b70_0_4 .concat [ 1 1 1 1], L_00000185482b38f0, L_00000185482b4f70, L_00000185482b58d0, L_00000185482b4e30;
L_00000185482b3b70 .concat [ 4 4 0 0], LS_00000185482b3b70_0_0, LS_00000185482b3b70_0_4;
L_00000185482b5970 .part v00000185482928d0_0, 7, 1;
L_00000185482b5dd0 .part v00000185482928d0_0, 6, 1;
L_00000185482b3710 .part v00000185482928d0_0, 5, 1;
L_00000185482b4ed0 .part v00000185482928d0_0, 4, 1;
L_00000185482b3850 .part v00000185482928d0_0, 3, 1;
L_00000185482b5470 .part v00000185482928d0_0, 2, 1;
L_00000185482b5010 .part v00000185482928d0_0, 1, 1;
L_00000185482b3c10 .part v00000185482928d0_0, 0, 1;
LS_00000185482b5510_0_0 .concat [ 1 1 1 1], L_00000185482b3c10, L_00000185482b5010, L_00000185482b5470, L_00000185482b3850;
LS_00000185482b5510_0_4 .concat [ 1 1 1 1], L_00000185482b4ed0, L_00000185482b3710, L_00000185482b5dd0, L_00000185482b5970;
L_00000185482b5510 .concat [ 4 4 0 0], LS_00000185482b5510_0_0, LS_00000185482b5510_0_4;
L_00000185482b3f30 .part v0000018548292e70_0, 7, 1;
L_00000185482b3d50 .part v0000018548292e70_0, 6, 1;
L_00000185482b3fd0 .part v0000018548292e70_0, 5, 1;
L_00000185482b55b0 .part v0000018548292e70_0, 4, 1;
L_00000185482b4570 .part v0000018548292e70_0, 3, 1;
L_00000185482b50b0 .part v0000018548292e70_0, 2, 1;
L_00000185482b4b10 .part v0000018548292e70_0, 1, 1;
L_00000185482b4110 .part v0000018548292e70_0, 0, 1;
LS_00000185482b5650_0_0 .concat [ 1 1 1 1], L_00000185482b4110, L_00000185482b50b0, L_00000185482b55b0, L_00000185482b3fd0;
LS_00000185482b5650_0_4 .concat [ 1 1 0 0], L_00000185482b3d50, L_00000185482b3f30;
L_00000185482b5650 .concat [ 4 2 0 0], LS_00000185482b5650_0_0, LS_00000185482b5650_0_4;
L_00000185482b5150 .part v0000018548293370_0, 5, 1;
L_00000185482b4bb0 .part v0000018548293370_0, 4, 1;
L_00000185482b41b0 .part v0000018548293370_0, 3, 1;
L_00000185482b4250 .part v0000018548293370_0, 2, 1;
L_00000185482b56f0 .part v0000018548293370_0, 1, 1;
L_00000185482b5790 .part v0000018548293370_0, 0, 1;
L_00000185482b42f0 .concat [ 1 1 1 0], L_00000185482b5790, L_00000185482b56f0, L_00000185482b5150;
L_00000185482b4390 .part v0000018548293f50_0, 2, 1;
L_00000185482b5830 .part v0000018548293f50_0, 1, 1;
L_00000185482b6af0 .part v0000018548293f50_0, 0, 1;
S_000001854809df20 .scope module, "cregD" "creg" 13 49, 12 1 0, S_000001854809dd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_000001854822d7d0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v0000018548293eb0_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548292e70_0 .var "controls", 7 0;
v0000018548292d30_0 .net "controls_", 7 0, L_00000185482b5510;  1 drivers
v00000185482932d0_0 .net "en", 0 0, L_00000185481f49b0;  1 drivers
S_00000185480feb30 .scope module, "cregE" "creg" 13 50, 12 1 0, S_000001854809dd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 6 "controls_";
    .port_info 3 /OUTPUT 6 "controls";
P_000001854822db50 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000110>;
v0000018548292f10_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548293370_0 .var "controls", 5 0;
v0000018548293e10_0 .net "controls_", 5 0, L_00000185482b5650;  1 drivers
v0000018548293870_0 .net "en", 0 0, L_00000185481f5740;  1 drivers
S_00000185480fecc0 .scope module, "cregF" "creg" 13 48, 12 1 0, S_000001854809dd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_000001854822dd10 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v0000018548294450_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185482928d0_0 .var "controls", 7 0;
v0000018548293cd0_0 .net "controls_", 7 0, L_00000185482b3b70;  1 drivers
v0000018548293d70_0 .net "en", 0 0, L_00000185481f4320;  1 drivers
S_00000185480fee50 .scope module, "cregM" "creg" 13 51, 12 1 0, S_000001854809dd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001854822df10 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000018548293410_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548293f50_0 .var "controls", 2 0;
v0000018548292fb0_0 .net "controls_", 2 0, L_00000185482b42f0;  1 drivers
v0000018548292970_0 .net "en", 0 0, L_00000185481f3fa0;  1 drivers
S_0000018548299490 .scope module, "dp" "datapath" 9 19, 14 20 0, S_0000018548128ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "MemWriteD";
    .port_info 7 /INPUT 1 "LoadD";
    .port_info 8 /INPUT 1 "BranchD";
    .port_info 9 /INPUT 1 "JumpD";
    .port_info 10 /INPUT 3 "AluControlE";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /INPUT 1 "ByteD";
    .port_info 13 /INPUT 1 "ALUSrcE";
    .port_info 14 /INPUT 1 "BranchM";
    .port_info 15 /INPUT 1 "ByteW";
    .port_info 16 /INPUT 1 "MemtoRegW";
    .port_info 17 /OUTPUT 32 "pcf";
    .port_info 18 /OUTPUT 1 "alu_busy";
    .port_info 19 /OUTPUT 32 "ALUOutM";
    .port_info 20 /OUTPUT 32 "WriteDataM";
L_00000185481f42b0 .functor AND 1, v00000185481d69a0_0, v00000185481f9050_0, C4<1>, C4<1>;
L_00000185481f4d30 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f5820 .functor AND 1, L_00000185481f42b0, L_00000185481f4d30, C4<1>, C4<1>;
L_00000185481f4ef0 .functor AND 1, L_00000185482b4250, v0000018548296850_0, C4<1>, C4<1>;
L_00000185481f48d0 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f3e50 .functor AND 1, v00000185481f9050_0, L_00000185481f48d0, C4<1>, C4<1>;
L_00000185481f50b0 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f4390 .functor AND 1, v00000185481f9050_0, L_00000185481f50b0, C4<1>, C4<1>;
L_00000185481f4080 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f5970 .functor AND 1, v00000185481f9050_0, L_00000185481f4080, C4<1>, C4<1>;
L_00000185481f5040 .functor NOT 1, v0000018548297ed0_0, C4<0>, C4<0>, C4<0>;
L_00000185481f5120 .functor AND 1, v00000185481f9050_0, L_00000185481f5040, C4<1>, C4<1>;
v00000185482a9270_0 .net "ALUOutM", 31 0, v0000018548297390_0;  alias, 1 drivers
v00000185482a96d0_0 .net "ALUOutW", 31 0, v00000185482a2020_0;  1 drivers
v00000185482a87d0_0 .net "ALUSrcE", 0 0, L_00000185482b4b10;  alias, 1 drivers
v00000185482a9d10_0 .net "AluControlE", 2 0, v0000018548292790_0;  alias, 1 drivers
v00000185482a8b90_0 .net "BranchD", 0 0, L_00000185482b4ed0;  alias, 1 drivers
v00000185482a8d70_0 .net "BranchM", 0 0, L_00000185482b4250;  alias, 1 drivers
v00000185482a99f0_0 .net "ByteD", 0 0, L_00000185482b5470;  alias, 1 drivers
v00000185482a9770_0 .net "ByteResultW", 7 0, L_0000018548312290;  1 drivers
v00000185482a8a50_0 .net "ByteStoreExt", 31 0, L_00000185482b65f0;  1 drivers
v00000185482a8eb0_0 .net "ByteW", 0 0, L_00000185482b5830;  alias, 1 drivers
v00000185482a8f50_0 .net "ExtByteResultW", 31 0, L_0000018548312150;  1 drivers
v00000185482a9810_0 .net "JumpD", 0 0, L_00000185482b3850;  alias, 1 drivers
v00000185482a7f10_0 .net "LoadD", 0 0, L_00000185482b3710;  alias, 1 drivers
v00000185482a8370_0 .net "MemWriteD", 0 0, L_00000185482b5dd0;  alias, 1 drivers
v00000185482a98b0_0 .net "MemtoRegW", 0 0, L_00000185482b6af0;  alias, 1 drivers
v00000185482a9090_0 .net "ReadData", 31 0, v00000185481fa630_0;  alias, 1 drivers
v00000185482a9130_0 .net "ReadDataW", 31 0, v00000185482a1a80_0;  1 drivers
v00000185482a91d0_0 .net "RegWriteW", 0 0, L_00000185482b4390;  alias, 1 drivers
v00000185482a9a90_0 .net "ResultW", 31 0, L_0000018548311d90;  1 drivers
v00000185482a93b0_0 .net "SignImmD", 31 0, v00000185482a7a10_0;  1 drivers
v00000185482a9db0_0 .net "SignImmE", 31 0, v0000018548296cb0_0;  1 drivers
v00000185482a9450_0 .net "SrcAE", 31 0, v0000018548297070_0;  1 drivers
v00000185482a94f0_0 .net "SrcBE", 31 0, L_00000185482b6cd0;  1 drivers
v00000185482a9630_0 .net "StoreDataD", 31 0, L_00000185482b6410;  1 drivers
v00000185482a9b30_0 .net "WriteDataE", 31 0, v000001854829ef00_0;  1 drivers
v00000185482a9e50_0 .net "WriteDataM", 31 0, v0000018548297250_0;  alias, 1 drivers
v00000185482a76f0_0 .net "WriteDataRFW", 31 0, L_0000018548312c90;  1 drivers
v00000185482a7790_0 .net "WriteRegE", 4 0, v000001854829ee60_0;  1 drivers
v00000185482a78d0_0 .net "WriteRegM", 4 0, v00000185482983d0_0;  1 drivers
v00000185482a7b50_0 .net "WriteRegW", 4 0, v00000185482a20c0_0;  1 drivers
v00000185482a7ab0_0 .net *"_ivl_0", 0 0, L_00000185481f42b0;  1 drivers
v00000185482a7e70_0 .net *"_ivl_18", 0 0, L_00000185481f50b0;  1 drivers
v00000185482a7fb0_0 .net *"_ivl_2", 0 0, L_00000185481f4d30;  1 drivers
v00000185482a8050_0 .net *"_ivl_24", 0 0, L_00000185481f4080;  1 drivers
v00000185482aa030_0 .net *"_ivl_28", 0 0, L_00000185481f5040;  1 drivers
v00000185482aaf30_0 .net *"_ivl_8", 0 0, L_00000185481f48d0;  1 drivers
v00000185482aacb0_0 .net "alu_busy", 0 0, v0000018548297ed0_0;  alias, 1 drivers
v00000185482ab430_0 .net "aluresult", 31 0, v00000185482979d0_0;  1 drivers
v00000185482aae90_0 .net "bjMux_PC_output", 31 0, L_00000185482b7310;  1 drivers
v00000185482aa490_0 .net "bj_alu_result", 31 0, v00000185482967b0_0;  1 drivers
v00000185482ab250_0 .net "bj_alu_result_", 31 0, v0000018548296fd0_0;  1 drivers
v00000185482aa990_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185482aa5d0_0 .net "dhit", 0 0, v00000185481f9050_0;  alias, 1 drivers
v00000185482ab570_0 .net "instr", 31 0, v000001854829e820_0;  1 drivers
v00000185482aafd0_0 .net "pcDE", 31 0, v000001854829e1e0_0;  1 drivers
v00000185482ab1b0_0 .net "pcEM", 31 0, v0000018548298290_0;  1 drivers
v00000185482ab2f0_0 .net "pcFD", 31 0, v000001854829dd80_0;  1 drivers
v00000185482a9ef0_0 .net "pc_", 31 0, v00000185482a32e0_0;  1 drivers
v00000185482aaa30_0 .net "pc_en", 0 0, v00000185481d69a0_0;  alias, 1 drivers
v00000185482aa670_0 .net "pcf", 31 0, v00000185482a2f20_0;  alias, 1 drivers
v00000185482aad50_0 .net "ra1", 4 0, L_00000185482b67d0;  1 drivers
v00000185482a9f90_0 .net "ra2", 4 0, L_00000185482b6370;  1 drivers
v00000185482aa710_0 .net "rd1", 31 0, L_00000185482b7130;  1 drivers
v00000185482aa530_0 .net "rd2", 31 0, L_00000185482b60f0;  1 drivers
v00000185482aa0d0_0 .net "rd2E", 31 0, v000001854829da60_0;  1 drivers
v00000185482aa170_0 .net "reset", 0 0, v00000185482b51f0_0;  alias, 1 drivers
v00000185482aa7b0_0 .net "ri", 31 0, v00000185482941d0_0;  alias, 1 drivers
v00000185482aadf0_0 .net "zero_", 0 0, v0000018548296850_0;  1 drivers
v00000185482ab070_0 .net "zero_flag", 0 0, v0000018548298330_0;  1 drivers
L_00000185482b67d0 .part v000001854829e820_0, 15, 5;
L_00000185482b6370 .part v000001854829e820_0, 20, 5;
L_00000185482b6c30 .part L_00000185482b60f0, 0, 8;
L_00000185482b6910 .part v000001854829e820_0, 7, 5;
L_0000018548313e10 .part v00000185482a2020_0, 0, 2;
L_0000018548313d70 .part v00000185482a1a80_0, 24, 8;
L_0000018548312ab0 .part v00000185482a1a80_0, 16, 8;
L_0000018548312330 .part v00000185482a1a80_0, 8, 8;
L_0000018548312fb0 .part v00000185482a1a80_0, 0, 8;
S_0000018548298cc0 .scope module, "alu" "alu" 14 72, 15 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 32 "Y";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "busy";
L_00000185481f47f0 .functor NOT 32, L_00000185482b6cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018548297930_0 .net "A", 31 0, v0000018548297070_0;  alias, 1 drivers
v0000018548296710_0 .net "B", 31 0, L_00000185482b6cd0;  alias, 1 drivers
v0000018548297a70_0 .net "Bout", 31 0, L_00000185483134b0;  1 drivers
v0000018548297b10_0 .net "F", 2 0, v0000018548292790_0;  alias, 1 drivers
v0000018548297d90_0 .net "M", 31 0, L_0000018548313370;  1 drivers
v0000018548297110_0 .net "S", 31 0, L_0000018548312a10;  1 drivers
v00000185482979d0_0 .var "Y", 31 0;
v0000018548297bb0_0 .net *"_ivl_1", 0 0, L_00000185482b6d70;  1 drivers
v0000018548297610_0 .net *"_ivl_10", 31 0, L_0000018548313910;  1 drivers
L_00000185482b9a38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018548298150_0 .net *"_ivl_13", 30 0, L_00000185482b9a38;  1 drivers
v00000185482976b0_0 .net *"_ivl_2", 31 0, L_00000185481f47f0;  1 drivers
v0000018548297c50_0 .net *"_ivl_6", 31 0, L_0000018548312bf0;  1 drivers
v0000018548296c10_0 .net *"_ivl_9", 0 0, L_00000185483121f0;  1 drivers
v0000018548297ed0_0 .var "busy", 0 0;
v0000018548297cf0_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548298330_0 .var "zero_flag", 0 0;
E_000001854822da10/0 .event anyedge, v0000018548292790_0, v0000018548297930_0, v0000018548297a70_0, v0000018548297110_0;
E_000001854822da10/1 .event anyedge, v0000018548296710_0, v00000185482979d0_0;
E_000001854822da10 .event/or E_000001854822da10/0, E_000001854822da10/1;
L_00000185482b6d70 .part v0000018548292790_0, 2, 1;
L_00000185483134b0 .functor MUXZ 32, L_00000185482b6cd0, L_00000185481f47f0, L_00000185482b6d70, C4<>;
L_0000018548312bf0 .arith/sum 32, v0000018548297070_0, L_00000185483134b0;
L_00000185483121f0 .part v0000018548292790_0, 2, 1;
L_0000018548313910 .concat [ 1 31 0 0], L_00000185483121f0, L_00000185482b9a38;
L_0000018548312a10 .arith/sum 32, L_0000018548312bf0, L_0000018548313910;
L_0000018548313370 .arith/mult 32, v0000018548297070_0, L_00000185482b6cd0;
S_0000018548299170 .scope module, "aluPC" "aluPC" 14 73, 16 1 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "bj_alu_result";
v0000018548298470_0 .net "PC", 31 0, v000001854829e1e0_0;  alias, 1 drivers
v00000185482967b0_0 .var "bj_alu_result", 31 0;
v0000018548296f30_0 .net "imm", 31 0, v0000018548296cb0_0;  alias, 1 drivers
E_000001854822d310 .event anyedge, v0000018548298470_0, v0000018548296f30_0;
S_00000185482989a0 .scope module, "alureg" "alureg" 14 74, 17 1 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "bj_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /OUTPUT 32 "aluout";
    .port_info 9 /OUTPUT 1 "zero_flagM";
    .port_info 10 /OUTPUT 32 "bj_alu_result_";
    .port_info 11 /OUTPUT 32 "WriteDataM";
    .port_info 12 /OUTPUT 5 "writereg";
    .port_info 13 /OUTPUT 32 "pcEM";
v0000018548296d50_0 .net "WriteDataE", 31 0, v000001854829ef00_0;  alias, 1 drivers
v0000018548297250_0 .var "WriteDataM", 31 0;
v0000018548297390_0 .var "aluout", 31 0;
v00000185482972f0_0 .net "aluresult", 31 0, v00000185482979d0_0;  alias, 1 drivers
v0000018548297430_0 .net "bj_alu_result", 31 0, v00000185482967b0_0;  alias, 1 drivers
v0000018548296fd0_0 .var "bj_alu_result_", 31 0;
v0000018548297e30_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v0000018548296a30_0 .net "en", 0 0, L_00000185481f5970;  1 drivers
v0000018548297f70_0 .net "pcDE", 31 0, v000001854829e1e0_0;  alias, 1 drivers
v0000018548298290_0 .var "pcEM", 31 0;
v00000185482983d0_0 .var "writereg", 4 0;
v0000018548298510_0 .net "writereg_", 4 0, v000001854829ee60_0;  alias, 1 drivers
v0000018548296670_0 .net "zero_flag", 0 0, v0000018548298330_0;  alias, 1 drivers
v0000018548296850_0 .var "zero_flagM", 0 0;
S_0000018548298b30 .scope module, "areg" "areg" 14 68, 18 1 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /OUTPUT 32 "SrcAE";
    .port_info 8 /OUTPUT 32 "SrcBE";
    .port_info 9 /OUTPUT 5 "WriteRegE";
    .port_info 10 /OUTPUT 32 "WriteDataE";
    .port_info 11 /OUTPUT 32 "SignImm";
    .port_info 12 /OUTPUT 32 "pcDE";
v0000018548296cb0_0 .var "SignImm", 31 0;
v0000018548296e90_0 .net "SignImm_", 31 0, v00000185482a7a10_0;  alias, 1 drivers
v0000018548297070_0 .var "SrcAE", 31 0;
v000001854829da60_0 .var "SrcBE", 31 0;
v000001854829ef00_0 .var "WriteDataE", 31 0;
v000001854829ee60_0 .var "WriteRegE", 4 0;
v000001854829e320_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v000001854829e640_0 .net "en", 0 0, L_00000185481f4390;  1 drivers
v000001854829e1e0_0 .var "pcDE", 31 0;
v000001854829e6e0_0 .net "pcFD", 31 0, v000001854829dd80_0;  alias, 1 drivers
v000001854829ea00_0 .net "rd", 4 0, L_00000185482b6910;  1 drivers
v000001854829df60_0 .net "rd1", 31 0, L_00000185482b7130;  alias, 1 drivers
v000001854829f0e0_0 .net "rd2", 31 0, L_00000185482b6410;  alias, 1 drivers
S_0000018548298e50 .scope module, "extbytewrite" "signext" 14 82, 19 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000001854822d350 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v000001854829e500_0 .net *"_ivl_1", 0 0, L_0000018548312b50;  1 drivers
v000001854829db00_0 .net *"_ivl_2", 7 0, L_0000018548313eb0;  1 drivers
v000001854829d9c0_0 .net *"_ivl_4", 15 0, L_0000018548311750;  1 drivers
L_00000185482b9a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001854829d880_0 .net *"_ivl_9", 15 0, L_00000185482b9a80;  1 drivers
v000001854829e460_0 .net "a", 7 0, L_0000018548312290;  alias, 1 drivers
v000001854829f220_0 .net "y", 31 0, L_0000018548312150;  alias, 1 drivers
L_0000018548312b50 .part L_0000018548312290, 7, 1;
LS_0000018548313eb0_0_0 .concat [ 1 1 1 1], L_0000018548312b50, L_0000018548312b50, L_0000018548312b50, L_0000018548312b50;
LS_0000018548313eb0_0_4 .concat [ 1 1 1 1], L_0000018548312b50, L_0000018548312b50, L_0000018548312b50, L_0000018548312b50;
L_0000018548313eb0 .concat [ 4 4 0 0], LS_0000018548313eb0_0_0, LS_0000018548313eb0_0_4;
L_0000018548311750 .concat [ 8 8 0 0], L_0000018548312290, L_0000018548313eb0;
L_0000018548312150 .concat [ 16 16 0 0], L_0000018548311750, L_00000185482b9a80;
S_0000018548298680 .scope module, "extrd2" "signext" 14 65, 19 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000001854822d850 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v000001854829e140_0 .net *"_ivl_1", 0 0, L_00000185482b7450;  1 drivers
v000001854829dc40_0 .net *"_ivl_2", 7 0, L_00000185482b6190;  1 drivers
v000001854829ec80_0 .net *"_ivl_4", 15 0, L_00000185482b6230;  1 drivers
L_00000185482b99f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001854829e5a0_0 .net *"_ivl_9", 15 0, L_00000185482b99f0;  1 drivers
v000001854829e280_0 .net "a", 7 0, L_00000185482b6c30;  1 drivers
v000001854829eaa0_0 .net "y", 31 0, L_00000185482b65f0;  alias, 1 drivers
L_00000185482b7450 .part L_00000185482b6c30, 7, 1;
LS_00000185482b6190_0_0 .concat [ 1 1 1 1], L_00000185482b7450, L_00000185482b7450, L_00000185482b7450, L_00000185482b7450;
LS_00000185482b6190_0_4 .concat [ 1 1 1 1], L_00000185482b7450, L_00000185482b7450, L_00000185482b7450, L_00000185482b7450;
L_00000185482b6190 .concat [ 4 4 0 0], LS_00000185482b6190_0_0, LS_00000185482b6190_0_4;
L_00000185482b6230 .concat [ 8 8 0 0], L_00000185482b6c30, L_00000185482b6190;
L_00000185482b65f0 .concat [ 16 16 0 0], L_00000185482b6230, L_00000185482b99f0;
S_0000018548298810 .scope module, "instreg" "instreg" 14 59, 20 1 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v000001854829eb40_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v000001854829e3c0_0 .net "dhit", 0 0, L_00000185481f3e50;  1 drivers
v000001854829e820_0 .var "instr", 31 0;
v000001854829f180_0 .net "pc", 31 0, v00000185482a2f20_0;  alias, 1 drivers
v000001854829dd80_0 .var "pcFD", 31 0;
v000001854829d7e0_0 .net "rd", 31 0, v00000185482941d0_0;  alias, 1 drivers
S_0000018548298fe0 .scope module, "muxALUSrcBE" "mux2" 14 71, 21 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001854822d950 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000001854829ebe0_0 .net "d0", 31 0, v000001854829da60_0;  alias, 1 drivers
v000001854829e780_0 .net "d1", 31 0, v0000018548296cb0_0;  alias, 1 drivers
v000001854829d6a0_0 .net "s", 0 0, L_00000185482b4b10;  alias, 1 drivers
v000001854829d920_0 .net "y", 31 0, L_00000185482b6cd0;  alias, 1 drivers
L_00000185482b6cd0 .functor MUXZ 32, v000001854829da60_0, v0000018548296cb0_0, L_00000185482b4b10, C4<>;
S_0000018548299300 .scope module, "muxMemToReg" "mux2" 14 85, 21 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001854822d450 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000001854829ed20_0 .net "d0", 31 0, v00000185482a2020_0;  alias, 1 drivers
v000001854829edc0_0 .net "d1", 31 0, v00000185482a1a80_0;  alias, 1 drivers
v000001854829f2c0_0 .net "s", 0 0, L_00000185482b6af0;  alias, 1 drivers
v000001854829dec0_0 .net "y", 31 0, L_0000018548311d90;  alias, 1 drivers
L_0000018548311d90 .functor MUXZ 32, v00000185482a2020_0, v00000185482a1a80_0, L_00000185482b6af0, C4<>;
S_00000185482a0330 .scope module, "muxPCJumpBranch" "mux2" 14 57, 21 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001854822df50 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000001854829dba0_0 .net "d0", 31 0, v00000185482a32e0_0;  alias, 1 drivers
v000001854829e000_0 .net "d1", 31 0, v0000018548296fd0_0;  alias, 1 drivers
v000001854829e8c0_0 .net "s", 0 0, L_00000185481f4ef0;  1 drivers
v000001854829dce0_0 .net "y", 31 0, L_00000185482b7310;  alias, 1 drivers
L_00000185482b7310 .functor MUXZ 32, v00000185482a32e0_0, v0000018548296fd0_0, L_00000185481f4ef0, C4<>;
S_00000185482a04c0 .scope module, "muxStoreData" "mux2" 14 66, 21 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001854822d9d0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000001854829d740_0 .net "d0", 31 0, L_00000185482b60f0;  alias, 1 drivers
v000001854829de20_0 .net "d1", 31 0, L_00000185482b65f0;  alias, 1 drivers
v000001854829f4a0_0 .net "s", 0 0, L_00000185482b5470;  alias, 1 drivers
v000001854829efa0_0 .net "y", 31 0, L_00000185482b6410;  alias, 1 drivers
L_00000185482b6410 .functor MUXZ 32, L_00000185482b60f0, L_00000185482b65f0, L_00000185482b5470, C4<>;
S_00000185482a01a0 .scope module, "muxbyte" "mux4" 14 81, 22 8 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_000001854822dad0 .param/l "WIDTH" 0 22 8, +C4<00000000000000000000000000001000>;
v00000185482a1f80_0 .net "d0", 7 0, L_0000018548312fb0;  1 drivers
v00000185482a19e0_0 .net "d1", 7 0, L_0000018548312330;  1 drivers
v00000185482a1d00_0 .net "d2", 7 0, L_0000018548312ab0;  1 drivers
v00000185482a28e0_0 .net "d3", 7 0, L_0000018548313d70;  1 drivers
v00000185482a3060_0 .net "i0", 7 0, L_0000018548313230;  1 drivers
v00000185482a2c00_0 .net "i1", 7 0, L_0000018548313690;  1 drivers
v00000185482a25c0_0 .net "s", 1 0, L_0000018548313e10;  1 drivers
v00000185482a3100_0 .net "y", 7 0, L_0000018548312290;  alias, 1 drivers
E_000001854822df90/0 .event anyedge, v000001854829e0a0_0, v000001854829f040_0, v000001854829f360_0, v000001854829f400_0;
E_000001854822df90/1 .event anyedge, v000001854829e460_0, v00000185482a25c0_0;
E_000001854822df90 .event/or E_000001854822df90/0, E_000001854822df90/1;
L_00000185483139b0 .part L_0000018548313e10, 1, 1;
L_00000185483117f0 .part L_0000018548313e10, 1, 1;
L_0000018548311890 .part L_0000018548313e10, 0, 1;
S_00000185482a0650 .scope module, "mux0" "mux2" 22 15, 21 6 0, S_00000185482a01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001854822d8d0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v000001854829e0a0_0 .net "d0", 7 0, L_0000018548312fb0;  alias, 1 drivers
v000001854829f360_0 .net "d1", 7 0, L_0000018548312ab0;  alias, 1 drivers
v000001854829f540_0 .net "s", 0 0, L_00000185483139b0;  1 drivers
v000001854829e960_0 .net "y", 7 0, L_0000018548313230;  alias, 1 drivers
L_0000018548313230 .functor MUXZ 8, L_0000018548312fb0, L_0000018548312ab0, L_00000185483139b0, C4<>;
S_00000185482a07e0 .scope module, "mux1" "mux2" 22 16, 21 6 0, S_00000185482a01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001854822ded0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v000001854829f040_0 .net "d0", 7 0, L_0000018548312330;  alias, 1 drivers
v000001854829f400_0 .net "d1", 7 0, L_0000018548313d70;  alias, 1 drivers
v00000185482a3240_0 .net "s", 0 0, L_00000185483117f0;  1 drivers
v00000185482a16c0_0 .net "y", 7 0, L_0000018548313690;  alias, 1 drivers
L_0000018548313690 .functor MUXZ 8, L_0000018548312330, L_0000018548313d70, L_00000185483117f0, C4<>;
S_00000185482a0970 .scope module, "mux2" "mux2" 22 17, 21 6 0, S_00000185482a01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001854822d490 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v00000185482a1ee0_0 .net "d0", 7 0, L_0000018548313230;  alias, 1 drivers
v00000185482a1c60_0 .net "d1", 7 0, L_0000018548313690;  alias, 1 drivers
v00000185482a2e80_0 .net "s", 0 0, L_0000018548311890;  1 drivers
v00000185482a2700_0 .net "y", 7 0, L_0000018548312290;  alias, 1 drivers
L_0000018548312290 .functor MUXZ 8, L_0000018548313230, L_0000018548313690, L_0000018548311890, C4<>;
S_000001854829f840 .scope module, "muxbytewrite" "mux2" 14 83, 21 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001854822dfd0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v00000185482a31a0_0 .net "d0", 31 0, L_0000018548311d90;  alias, 1 drivers
v00000185482a23e0_0 .net "d1", 31 0, L_0000018548312150;  alias, 1 drivers
v00000185482a2a20_0 .net "s", 0 0, L_00000185482b5830;  alias, 1 drivers
v00000185482a2520_0 .net "y", 31 0, L_0000018548312c90;  alias, 1 drivers
L_0000018548312c90 .functor MUXZ 32, L_0000018548311d90, L_0000018548312150, L_00000185482b5830, C4<>;
S_000001854829fb60 .scope module, "pc" "pc" 14 56, 23 1 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v00000185482a1da0_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185482a2d40_0 .net "en", 0 0, L_00000185481f5820;  1 drivers
v00000185482a2f20_0 .var "pc", 31 0;
v00000185482a2480_0 .net "pc_", 31 0, L_00000185482b7310;  alias, 1 drivers
v00000185482a1e40_0 .net "reset", 0 0, v00000185482b51f0_0;  alias, 1 drivers
E_000001854822da50 .event posedge, v0000018548293230_0, v00000185481f94b0_0;
S_00000185482a0b00 .scope module, "pc_plus4" "pc_plus4" 14 58, 24 1 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v00000185482a27a0_0 .net "pc", 31 0, v00000185482a2f20_0;  alias, 1 drivers
v00000185482a32e0_0 .var "pc_", 31 0;
E_000001854822d6d0 .event anyedge, v00000185481fa130_0;
S_00000185482a0c90 .scope module, "rdreg" "rdreg" 14 79, 25 1 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v00000185482a3380_0 .net "ALUOutM", 31 0, v0000018548297390_0;  alias, 1 drivers
v00000185482a2020_0 .var "ALUOutW", 31 0;
v00000185482a2660_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185482a2fc0_0 .net "en", 0 0, L_00000185481f5120;  1 drivers
v00000185482a3420_0 .net "rd", 31 0, v00000185481fa630_0;  alias, 1 drivers
v00000185482a1a80_0 .var "result", 31 0;
v00000185482a2840_0 .net "wrE", 4 0, v00000185482983d0_0;  alias, 1 drivers
v00000185482a20c0_0 .var "wrW", 4 0;
S_000001854829fcf0 .scope module, "regfile" "regfile" 14 64, 26 7 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v00000185482a2ac0_0 .net *"_ivl_0", 31 0, L_00000185482b6730;  1 drivers
v00000185482a2b60_0 .net *"_ivl_10", 6 0, L_00000185482b6b90;  1 drivers
L_00000185482b9768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000185482a34c0_0 .net *"_ivl_13", 1 0, L_00000185482b9768;  1 drivers
L_00000185482b97b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185482a3560_0 .net/2u *"_ivl_14", 31 0, L_00000185482b97b0;  1 drivers
v00000185482a2ca0_0 .net *"_ivl_18", 31 0, L_00000185482b6550;  1 drivers
L_00000185482b97f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185482a1760_0 .net *"_ivl_21", 26 0, L_00000185482b97f8;  1 drivers
L_00000185482b9840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185482a2160_0 .net/2u *"_ivl_22", 31 0, L_00000185482b9840;  1 drivers
v00000185482a1800_0 .net *"_ivl_24", 0 0, L_00000185482b6e10;  1 drivers
v00000185482a18a0_0 .net *"_ivl_26", 31 0, L_00000185482b6ff0;  1 drivers
L_00000185482b9888 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185482a1940_0 .net *"_ivl_29", 26 0, L_00000185482b9888;  1 drivers
L_00000185482b96d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185482a2200_0 .net *"_ivl_3", 26 0, L_00000185482b96d8;  1 drivers
L_00000185482b98d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000185482a2de0_0 .net/2u *"_ivl_30", 31 0, L_00000185482b98d0;  1 drivers
v00000185482a1b20_0 .net *"_ivl_32", 0 0, L_00000185482b6a50;  1 drivers
v00000185482a1bc0_0 .net *"_ivl_34", 31 0, L_00000185482b69b0;  1 drivers
v00000185482a22a0_0 .net *"_ivl_36", 6 0, L_00000185482b73b0;  1 drivers
L_00000185482b9918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000185482a2340_0 .net *"_ivl_39", 1 0, L_00000185482b9918;  1 drivers
L_00000185482b9720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185482a9bd0_0 .net/2u *"_ivl_4", 31 0, L_00000185482b9720;  1 drivers
L_00000185482b9960 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v00000185482a7bf0_0 .net/2u *"_ivl_40", 31 0, L_00000185482b9960;  1 drivers
v00000185482a80f0_0 .net *"_ivl_42", 31 0, L_00000185482b6050;  1 drivers
L_00000185482b99a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000185482a7c90_0 .net/2u *"_ivl_44", 31 0, L_00000185482b99a8;  1 drivers
v00000185482a8c30_0 .net *"_ivl_6", 0 0, L_00000185482b7090;  1 drivers
v00000185482a8550_0 .net *"_ivl_8", 31 0, L_00000185482b5fb0;  1 drivers
v00000185482a7d30_0 .net "clk", 0 0, v00000185482b4d90_0;  alias, 1 drivers
v00000185482a7dd0_0 .net "ra1", 4 0, L_00000185482b67d0;  alias, 1 drivers
v00000185482a9950_0 .net "ra2", 4 0, L_00000185482b6370;  alias, 1 drivers
v00000185482a9590_0 .net "rd1", 31 0, L_00000185482b7130;  alias, 1 drivers
v00000185482a8730_0 .net "rd2", 31 0, L_00000185482b60f0;  alias, 1 drivers
v00000185482a85f0_0 .net "reset", 0 0, v00000185482b51f0_0;  alias, 1 drivers
v00000185482a8cd0 .array "rf", 0 31, 31 0;
v00000185482a8af0_0 .net "wa3", 4 0, v00000185482a20c0_0;  alias, 1 drivers
v00000185482a8ff0_0 .net "wd3", 31 0, L_0000018548311d90;  alias, 1 drivers
v00000185482a8230_0 .net "we3", 0 0, L_00000185482b4390;  alias, 1 drivers
E_000001854822e010/0 .event anyedge, v0000018548293230_0;
E_000001854822e010/1 .event posedge, v00000185481f94b0_0;
E_000001854822e010 .event/or E_000001854822e010/0, E_000001854822e010/1;
L_00000185482b6730 .concat [ 5 27 0 0], L_00000185482b67d0, L_00000185482b96d8;
L_00000185482b7090 .cmp/ne 32, L_00000185482b6730, L_00000185482b9720;
L_00000185482b5fb0 .array/port v00000185482a8cd0, L_00000185482b6b90;
L_00000185482b6b90 .concat [ 5 2 0 0], L_00000185482b67d0, L_00000185482b9768;
L_00000185482b7130 .functor MUXZ 32, L_00000185482b97b0, L_00000185482b5fb0, L_00000185482b7090, C4<>;
L_00000185482b6550 .concat [ 5 27 0 0], L_00000185482b6370, L_00000185482b97f8;
L_00000185482b6e10 .cmp/ne 32, L_00000185482b6550, L_00000185482b9840;
L_00000185482b6ff0 .concat [ 5 27 0 0], L_00000185482b6370, L_00000185482b9888;
L_00000185482b6a50 .cmp/ne 32, L_00000185482b6ff0, L_00000185482b98d0;
L_00000185482b69b0 .array/port v00000185482a8cd0, L_00000185482b73b0;
L_00000185482b73b0 .concat [ 5 2 0 0], L_00000185482b6370, L_00000185482b9918;
L_00000185482b6050 .functor MUXZ 32, L_00000185482b9960, L_00000185482b69b0, L_00000185482b6a50, C4<>;
L_00000185482b60f0 .functor MUXZ 32, L_00000185482b99a8, L_00000185482b6050, L_00000185482b6e10, C4<>;
S_00000185482a0e20 .scope module, "signImm" "signextD" 14 67, 27 6 0, S_0000018548299490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v00000185482a8690_0 .net *"_ivl_1", 0 0, L_00000185482b6690;  1 drivers
v00000185482a7830_0 .net *"_ivl_11", 6 0, L_00000185482b62d0;  1 drivers
v00000185482a84b0_0 .net *"_ivl_13", 4 0, L_00000185482b7590;  1 drivers
v00000185482a89b0_0 .net *"_ivl_3", 0 0, L_00000185482b74f0;  1 drivers
v00000185482a9310_0 .net *"_ivl_5", 5 0, L_00000185482b6f50;  1 drivers
v00000185482a8e10_0 .net *"_ivl_7", 3 0, L_00000185482b7270;  1 drivers
v00000185482a7970_0 .net "instr", 31 0, v000001854829e820_0;  alias, 1 drivers
v00000185482a8870_0 .net "isBranch", 0 0, L_00000185482b4ed0;  alias, 1 drivers
v00000185482a82d0_0 .net "isJump", 0 0, L_00000185482b3850;  alias, 1 drivers
v00000185482a9c70_0 .net "isLoad", 0 0, L_00000185482b3710;  alias, 1 drivers
v00000185482a8910_0 .net "isStore", 0 0, L_00000185482b5dd0;  alias, 1 drivers
v00000185482a8190_0 .net "tempBranch", 11 0, L_00000185482b71d0;  1 drivers
v00000185482a8410_0 .net "tempStore", 11 0, L_00000185482b6870;  1 drivers
v00000185482a7a10_0 .var "y", 31 0;
E_000001854822db10/0 .event anyedge, v00000185482959c0_0, v000001854829e820_0, v00000185482956a0_0, v00000185482a8410_0;
E_000001854822db10/1 .event anyedge, v00000185482934b0_0, v00000185482a8190_0, v0000018548294700_0;
E_000001854822db10 .event/or E_000001854822db10/0, E_000001854822db10/1;
L_00000185482b6690 .part v000001854829e820_0, 31, 1;
L_00000185482b74f0 .part v000001854829e820_0, 7, 1;
L_00000185482b6f50 .part v000001854829e820_0, 25, 6;
L_00000185482b7270 .part v000001854829e820_0, 8, 4;
L_00000185482b71d0 .concat [ 4 6 1 1], L_00000185482b7270, L_00000185482b6f50, L_00000185482b74f0, L_00000185482b6690;
L_00000185482b62d0 .part v000001854829e820_0, 25, 7;
L_00000185482b7590 .part v000001854829e820_0, 7, 5;
L_00000185482b6870 .concat [ 5 7 0 0], L_00000185482b7590, L_00000185482b62d0;
    .scope S_00000185480fecc0;
T_0 ;
    %wait E_000001854822cc90;
    %load/vec4 v0000018548293d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000018548293cd0_0;
    %assign/vec4 v00000185482928d0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001854809df20;
T_1 ;
    %wait E_000001854822cc90;
    %load/vec4 v00000185482932d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000018548292d30_0;
    %assign/vec4 v0000018548292e70_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000185480feb30;
T_2 ;
    %wait E_000001854822cc90;
    %load/vec4 v0000018548293870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000018548293e10_0;
    %assign/vec4 v0000018548293370_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000185480fee50;
T_3 ;
    %wait E_000001854822cc90;
    %load/vec4 v0000018548292970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000018548292fb0_0;
    %assign/vec4 v0000018548293f50_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001854809dd90;
T_4 ;
    %wait E_000001854822c4d0;
    %load/vec4 v0000018548294de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000018548294b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000018548295e20_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 927, 927, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0000018548295d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0000018548295d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0000018548295d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0000018548295d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 32, 0, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0000018548295d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000018548294ac0_0, 0;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000185480b2df0;
T_5 ;
    %wait E_000001854822cc90;
    %load/vec4 v0000018548293690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000185482930f0_0;
    %assign/vec4 v0000018548293a50_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001854809dc00;
T_6 ;
    %wait E_000001854822cc90;
    %load/vec4 v00000185482935f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000018548293190_0;
    %assign/vec4 v0000018548292790_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000185480b2c60;
T_7 ;
    %wait E_000001854822d790;
    %load/vec4 v0000018548293230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000185482939b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v00000185482937d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v00000185482943b0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000185482943b0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000185482943b0_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000185482943b0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000185482943b0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000185482943b0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000185480b2ad0;
T_8 ;
    %wait E_000001854822cc50;
    %vpi_call/w 10 20 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 10 21 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v00000185482981f0_0, v00000185482971b0_0, v00000185482974d0_0, v00000185482968f0_0, v0000018548297750_0, v0000018548294a20_0, v0000018548294840_0, v0000018548296500_0, v00000185482948e0_0, v0000018548297570_0, v0000018548296b70_0, v0000018548295f60_0 {0 0 0};
    %vpi_call/w 10 23 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_000001854829fb60;
T_9 ;
    %wait E_000001854822da50;
    %load/vec4 v00000185482a1e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000185482a2f20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000185482a2d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000185482a2480_0;
    %assign/vec4 v00000185482a2f20_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000185482a0b00;
T_10 ;
    %wait E_000001854822d6d0;
    %load/vec4 v00000185482a27a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000185482a32e0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000018548298810;
T_11 ;
    %wait E_000001854822cc90;
    %load/vec4 v000001854829e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001854829d7e0_0;
    %assign/vec4 v000001854829e820_0, 0;
    %load/vec4 v000001854829f180_0;
    %assign/vec4 v000001854829dd80_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001854829fcf0;
T_12 ;
    %wait E_000001854822e010;
    %load/vec4 v00000185482a85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
T_12.0 ;
    %load/vec4 v00000185482a85f0_0;
    %nor/r;
    %load/vec4 v00000185482a8230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000185482a8ff0_0;
    %load/vec4 v00000185482a8af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185482a8cd0, 0, 4;
    %vpi_call/w 26 42 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v00000185482a8af0_0, v00000185482a8ff0_0 {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000185482a0e20;
T_13 ;
    %wait E_000001854822db10;
    %load/vec4 v00000185482a9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000185482a7970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000185482a7970_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000185482a7a10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000185482a8910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000185482a7970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000185482a8410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000185482a7a10_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000185482a8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v00000185482a7970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000185482a8190_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000185482a7a10_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v00000185482a82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v00000185482a7970_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000185482a7970_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000185482a7a10_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000018548298b30;
T_14 ;
    %wait E_000001854822cc90;
    %load/vec4 v000001854829e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001854829df60_0;
    %assign/vec4 v0000018548297070_0, 0;
    %load/vec4 v000001854829f0e0_0;
    %assign/vec4 v000001854829da60_0, 0;
    %load/vec4 v000001854829ea00_0;
    %assign/vec4 v000001854829ee60_0, 0;
    %load/vec4 v000001854829f0e0_0;
    %assign/vec4 v000001854829ef00_0, 0;
    %load/vec4 v0000018548296e90_0;
    %assign/vec4 v0000018548296cb0_0, 0;
    %load/vec4 v000001854829e6e0_0;
    %assign/vec4 v000001854829e1e0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000018548298cc0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018548298330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018548297ed0_0, 0;
    %end;
    .thread T_15;
    .scope S_0000018548298cc0;
T_16 ;
    %wait E_000001854822da10;
    %load/vec4 v0000018548297b10_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018548297ed0_0, 0;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v0000018548297930_0;
    %load/vec4 v0000018548297a70_0;
    %and;
    %assign/vec4 v00000185482979d0_0, 0;
    %jmp T_16.6;
T_16.1 ;
    %load/vec4 v0000018548297930_0;
    %load/vec4 v0000018548297a70_0;
    %or;
    %assign/vec4 v00000185482979d0_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0000018548297110_0;
    %assign/vec4 v00000185482979d0_0, 0;
    %jmp T_16.6;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018548297ed0_0, 0;
    %pushi/vec4 4, 0, 32;
T_16.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.8, 5;
    %jmp/1 T_16.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %load/vec4 v0000018548297930_0;
    %load/vec4 v0000018548296710_0;
    %mul;
    %assign/vec4 v00000185482979d0_0, 0;
    %jmp T_16.7;
T_16.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018548297ed0_0, 0;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0000018548297110_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v00000185482979d0_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %load/vec4 v00000185482979d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018548298330_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018548298330_0, 0;
T_16.10 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000018548299170;
T_17 ;
    %wait E_000001854822d310;
    %load/vec4 v0000018548298470_0;
    %load/vec4 v0000018548296f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v00000185482967b0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000185482989a0;
T_18 ;
    %wait E_000001854822cc90;
    %load/vec4 v0000018548296a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000185482972f0_0;
    %assign/vec4 v0000018548297390_0, 0;
    %load/vec4 v0000018548296670_0;
    %assign/vec4 v0000018548296850_0, 0;
    %load/vec4 v0000018548297430_0;
    %assign/vec4 v0000018548296fd0_0, 0;
    %load/vec4 v0000018548296d50_0;
    %assign/vec4 v0000018548297250_0, 0;
    %load/vec4 v0000018548298510_0;
    %assign/vec4 v00000185482983d0_0, 0;
    %load/vec4 v0000018548297f70_0;
    %assign/vec4 v0000018548298290_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000185482a0c90;
T_19 ;
    %wait E_000001854822cc90;
    %load/vec4 v00000185482a2fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v00000185482a3420_0;
    %assign/vec4 v00000185482a1a80_0, 0;
    %load/vec4 v00000185482a2840_0;
    %assign/vec4 v00000185482a20c0_0, 0;
    %load/vec4 v00000185482a3380_0;
    %assign/vec4 v00000185482a2020_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000185482a01a0;
T_20 ;
    %wait E_000001854822df90;
    %vpi_call/w 22 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v00000185482a1f80_0, v00000185482a19e0_0, v00000185482a1d00_0, v00000185482a28e0_0, v00000185482a3100_0, v00000185482a25c0_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000018548299490;
T_21 ;
    %wait E_000001854822cc50;
    %delay 1, 0;
    %vpi_call/w 14 90 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 14 91 "$display", "INSTREG: instr=%h", v00000185482ab570_0 {0 0 0};
    %vpi_call/w 14 92 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v00000185482a9450_0, v00000185482aa0d0_0, v00000185482a7790_0, v00000185482a9b30_0, v00000185482a9db0_0 {0 0 0};
    %vpi_call/w 14 93 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v00000185482a9450_0, v00000185482a94f0_0, v00000185482a9d10_0, v00000185482ab430_0 {0 0 0};
    %vpi_call/w 14 94 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v00000185482a9270_0, v00000185482a9e50_0, v00000185482a78d0_0 {0 0 0};
    %vpi_call/w 14 95 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v00000185482a9130_0, v00000185482a7b50_0, v00000185482a96d0_0 {0 0 0};
    %vpi_call/w 14 96 "$display", "======================================================================================================" {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_0000018548128ec0;
T_22 ;
    %wait E_000001854822cc50;
    %load/vec4 v00000185482aaad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 9 24 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v00000185482aaad0_0, v00000185482ab390_0, v00000185482b4890_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000018548155d40;
T_23 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000185481f90f0, 4, 0;
    %end;
    .thread T_23;
    .scope S_0000018548155d40;
T_24 ;
    %wait E_000001854822ce10;
    %load/vec4 v00000185481f99b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000185481f9410_0, 0, 32;
    %load/vec4 v00000185481f9410_0;
    %addi 1, 0, 32;
    %store/vec4 v00000185481fa1d0_0, 0, 32;
    %load/vec4 v00000185481f9410_0;
    %addi 2, 0, 32;
    %store/vec4 v00000185481f8bf0_0, 0, 32;
    %load/vec4 v00000185481f9410_0;
    %addi 3, 0, 32;
    %store/vec4 v00000185481fa4f0_0, 0, 32;
    %ix/getv 4, v00000185481fa4f0_0;
    %load/vec4a v00000185481f90f0, 4;
    %ix/getv 4, v00000185481f8bf0_0;
    %load/vec4a v00000185481f90f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000185481fa1d0_0;
    %load/vec4a v00000185481f90f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000185481f9410_0;
    %load/vec4a v00000185481f90f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000185481fa810_0, 0, 128;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000018548155d40;
T_25 ;
    %wait E_000001854822cc90;
    %load/vec4 v00000185481f9cd0_0;
    %load/vec4 v00000185481f99b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v00000185481f9550_0;
    %load/vec4 v00000185481f99b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f90f0, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018548155d40;
T_26 ;
    %wait E_000001854822cc50;
    %load/vec4 v00000185481f9cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v00000185481f99b0_0, v00000185481f9550_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001854815c9f0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %end;
    .thread T_27;
    .scope S_000001854815c9f0;
T_28 ;
    %wait E_000001854822cc10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000185481f9e10_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000185481f9690_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000185481fa090_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000185481f97d0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000185481f9d70_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000185481fa270_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000185481f8c90_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000185481fa950_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000185481f8fb0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000185481fa450_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000185481fa310_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000185481f9730_0, 0;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v00000185481fa9f0_0, 0;
    %load/vec4 v00000185481f9c30_0;
    %load/vec4 v00000185481f95f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.10, 5;
    %jmp/1 T_28.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %jmp T_28.9;
T_28.10 ;
    %pop/vec4 1;
    %load/vec4 v00000185481f8dd0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
T_28.8 ;
    %load/vec4 v00000185481f9c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %jmp T_28.17;
T_28.13 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 0, 4;
    %jmp T_28.17;
T_28.14 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.17;
T_28.15 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.17;
T_28.16 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.17;
T_28.17 ;
    %pop/vec4 1;
    %jmp T_28.12;
T_28.11 ;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %jmp T_28.22;
T_28.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.22;
T_28.19 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.22;
T_28.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.22;
T_28.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.22;
T_28.22 ;
    %pop/vec4 1;
T_28.12 ;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %jmp T_28.24;
T_28.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.26, 5;
    %jmp/1 T_28.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %jmp T_28.25;
T_28.26 ;
    %pop/vec4 1;
    %load/vec4 v00000185481f8dd0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
T_28.24 ;
    %load/vec4 v00000185481f9c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.27, 8;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %jmp T_28.33;
T_28.29 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 0, 4;
    %jmp T_28.33;
T_28.30 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.33;
T_28.31 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.33;
T_28.32 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.33;
T_28.33 ;
    %pop/vec4 1;
    %jmp T_28.28;
T_28.27 ;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %jmp T_28.38;
T_28.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.38;
T_28.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.38;
T_28.36 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.38;
T_28.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.38;
T_28.38 ;
    %pop/vec4 1;
T_28.28 ;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %jmp T_28.40;
T_28.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.42, 5;
    %jmp/1 T_28.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %jmp T_28.41;
T_28.42 ;
    %pop/vec4 1;
    %load/vec4 v00000185481f8dd0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
T_28.40 ;
    %load/vec4 v00000185481f9c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.43, 8;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %jmp T_28.49;
T_28.45 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 0, 4;
    %jmp T_28.49;
T_28.46 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.49;
T_28.47 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.49;
T_28.49 ;
    %pop/vec4 1;
    %jmp T_28.44;
T_28.43 ;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.53, 6;
    %jmp T_28.54;
T_28.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.54;
T_28.51 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.54;
T_28.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.54;
T_28.53 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.54;
T_28.54 ;
    %pop/vec4 1;
T_28.44 ;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %jmp T_28.56;
T_28.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.57 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.58, 5;
    %jmp/1 T_28.58, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %jmp T_28.57;
T_28.58 ;
    %pop/vec4 1;
    %load/vec4 v00000185481f8dd0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481f9050_0, 0;
T_28.56 ;
    %load/vec4 v00000185481f9c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.59, 8;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.64, 6;
    %jmp T_28.65;
T_28.61 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 0, 4;
    %jmp T_28.65;
T_28.62 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.65;
T_28.63 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.65;
T_28.64 ;
    %load/vec4 v00000185481f9870_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481f9ff0, 4, 5;
    %jmp T_28.65;
T_28.65 ;
    %pop/vec4 1;
    %jmp T_28.60;
T_28.59 ;
    %load/vec4 v00000185481f9a50_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.69, 6;
    %jmp T_28.70;
T_28.66 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.70;
T_28.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.70;
T_28.68 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.70;
T_28.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481f9ff0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000185481fa630_0, 0;
    %jmp T_28.70;
T_28.70 ;
    %pop/vec4 1;
T_28.60 ;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000018548151b70;
T_29 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v00000185481f9eb0 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0000018548151b70;
T_30 ;
    %wait E_000001854822c490;
    %load/vec4 v00000185481fa130_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000185481fa3b0_0, 0, 32;
    %load/vec4 v00000185481fa3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000185481fa6d0_0, 0, 32;
    %load/vec4 v00000185481fa3b0_0;
    %addi 2, 0, 32;
    %store/vec4 v00000185481c5f70_0, 0, 32;
    %load/vec4 v00000185481fa3b0_0;
    %addi 3, 0, 32;
    %store/vec4 v00000185481c6150_0, 0, 32;
    %ix/getv 4, v00000185481c6150_0;
    %load/vec4a v00000185481f9eb0, 4;
    %ix/getv 4, v00000185481c5f70_0;
    %load/vec4a v00000185481f9eb0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000185481fa6d0_0;
    %load/vec4a v00000185481f9eb0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000185481fa3b0_0;
    %load/vec4a v00000185481f9eb0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000185481c65b0_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000185481495c0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %end;
    .thread T_31;
    .scope S_00000185481495c0;
T_32 ;
    %wait E_000001854822c450;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000018548292ab0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000018548293af0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000185481c5750_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000185482926f0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000018548294270_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000185481d7f80_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000018548293b90_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000018548294310_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000185481d80c0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000018548293050_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000018548293910_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000185481d85c0_0, 0;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000018548292dd0_0, 0;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %jmp T_32.11;
T_32.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.11;
T_32.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.11;
T_32.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %jmp T_32.6;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.13, 5;
    %jmp/1 T_32.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %jmp T_32.12;
T_32.13 ;
    %pop/vec4 1;
    %load/vec4 v00000185481c0530_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
T_32.6 ;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %jmp T_32.20;
T_32.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.20;
T_32.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.20;
T_32.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.20;
T_32.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.20;
T_32.20 ;
    %pop/vec4 1;
    %jmp T_32.15;
T_32.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.22, 5;
    %jmp/1 T_32.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %jmp T_32.21;
T_32.22 ;
    %pop/vec4 1;
    %load/vec4 v00000185481c0530_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
T_32.15 ;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %jmp T_32.29;
T_32.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.29;
T_32.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.29;
T_32.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.29;
T_32.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.29;
T_32.29 ;
    %pop/vec4 1;
    %jmp T_32.24;
T_32.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.31, 5;
    %jmp/1 T_32.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %jmp T_32.30;
T_32.31 ;
    %pop/vec4 1;
    %load/vec4 v00000185481c0530_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
T_32.24 ;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %jmp T_32.38;
T_32.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.38;
T_32.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.38;
T_32.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.38;
T_32.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000185481c0cb0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000185482941d0_0, 0;
    %jmp T_32.38;
T_32.38 ;
    %pop/vec4 1;
    %jmp T_32.33;
T_32.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %load/vec4 v00000185481c6c90_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.40, 5;
    %jmp/1 T_32.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001854822cc90;
    %jmp T_32.39;
T_32.40 ;
    %pop/vec4 1;
    %load/vec4 v00000185481c0530_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185481c0cb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000185481d69a0_0, 0;
T_32.33 ;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001854815c6d0;
T_33 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001854815c6d0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_000001854815c6d0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185482b51f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185482b51f0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_000001854815c6d0;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185482b4d90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185482b4d90_0, 0, 1;
    %delay 5, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_000001854815c6d0;
T_36 ;
    %wait E_000001854822cc50;
    %load/vec4 v00000185482b4610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v00000185482b5a10_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000185482b4750_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_36.2 ;
    %jmp T_36.1;
T_36.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
