{
  "id": "aug_gh_architecture_01898_Inf_3",
  "source": "augmented_real_structure",
  "source_url": "https://github.com/raktim-mondol/hist2RNA/blob/33fbe0205f35701cdc69e225af2e5275f4ab35f4/hist2scRNA/docs/diagrams/12_input_preprocessing_workflow.mmd",
  "github_repo": "raktim-mondol/hist2RNA",
  "github_file_path": "hist2scRNA/docs/diagrams/12_input_preprocessing_workflow.mmd",
  "diagram_type": "architecture",
  "code": "flowchart TD\n    subgraph \"Input Data\"\n        A1[Infra_IngressController]\n        A2[Infra_RedisCache]\n        A3[Infra_WorkerNode]\n    end\n\n    subgraph \"Step 1: Load Data\"\n        B1[Infra_LoadBalancer]\n        B2[Infra_WorkerNode]\n        B3[Infra_LoadBalancer]\n\n        A1 --> B1\n        A2 --> B2\n        A3 --> B3\n    end\n\n    subgraph \"Step 2: Coordinate Alignment\"\n        C1[Infra_IngressController]\n        C2{Infra_RedisCache}\n        C3[Infra_RedisCache]\n        C4[Infra_LoadBalancer]\n\n        B2 --> C1\n        C1 --> C2\n        C2 -->|Yes| D1\n        C2 -->|No| C3\n        C3 --> C4\n        C4 --> D1\n    end\n\n    subgraph \"Step 3: Quality Control\"\n        D1[Infra_WorkerNode]\n        D2[Infra_LoadBalancer]\n        D3[Infra_IngressController]\n\n        D1 --> D2\n        D2 --> D3\n    end\n\n    subgraph \"Step 4: Patch Extraction\"\n        E1[Infra_EtcdCluster]\n        E2[Infra_LoadBalancer]\n        E3[Infra_LoadBalancer]\n        E4[Infra_EtcdCluster]\n        E5[Infra_EtcdCluster]\n\n        D3 --> E1\n        E1 --> E2\n        E2 --> E3\n        E3 --> E4\n        E4 --> E5\n    end\n\n    subgraph \"Step 5: Spatial Graph\"\n        F1[Infra_RedisCache]\n        F2[Infra_IngressController]\n        F3[Infra_RedisCache]\n        F4[Infra_IngressController]\n\n        E5 --> F1\n        F1 --> F2\n        F2 --> F3\n        F3 --> F4\n    end\n\n    subgraph \"Step 6: Save Dataset\"\n        G1[Infra_WorkerNode]\n        G2[Infra_RedisCache]\n        G3[Infra_EtcdCluster]\n        G4[Infra_LoadBalancer]\n\n        E5 --> G1\n        F4 --> G2\n        B3 --> G3\n        G1 --> G4\n        G2 --> G4\n        G3 --> G4\n    end\n\n    subgraph \"Output: Ready for Training\"\n        H1[Infra_IngressController]\n        H2[Infra_RedisCache]\n        H3[Infra_RedisCache]\n\n        G4 --> H1\n        H1 --> H2\n        H2 --> H3\n    end\n\n    style A1 fill:#ffe1e1\n    style A2 fill:#ffe1e1\n    style B1 fill:#e1f5ff\n    style E5 fill:#fff4e1\n    style F4 fill:#ffe1f5\n    style H3 fill:#e1ffe1\n",
  "content_size": 2606,
  "collected_at": "2026-02-06T02:04:43.404658",
  "compilation_status": "failed",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 7,
  "repo_forks": 2,
  "augmentation_domain": "Infra",
  "seed_id": "gh_architecture_01898"
}