# Verilog_Final_public
Contributors:
lsy1205
jerry34567

Final project of computer architecture
a project using Verilog to simulate a simple cpu