{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547091307114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 10 11:35:06 2019 " "Processing started: Thu Jan 10 11:35:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547091307114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547091307114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd " "Command: quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547091307115 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1547091307220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1547091307430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547091307490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547091307490 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547091307865 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547091307865 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1547091307865 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_rgb565_lcd.out.sdc " "Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1547091307873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 52 i2c_dri:u_i2c_dri\|dri_clk register " "Ignored filter at ov5640_rgb565_lcd.out.sdc(52): i2c_dri:u_i2c_dri\|dri_clk could not be matched with a register" {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1547091307874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_rgb565_lcd.out.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_rgb565_lcd.out.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dri_clk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 400 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{i2c_dri:u_i2c_dri\|dri_clk\}\]  " "create_generated_clock -name \{dri_clk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 400 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{i2c_dri:u_i2c_dri\|dri_clk\}\] " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307875 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 78 dri_clk clock " "Ignored filter at ov5640_rgb565_lcd.out.sdc(78): dri_clk could not be matched with a clock" {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1547091307876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 78 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307876 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 78 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 79 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307876 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 79 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 80 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(80): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307877 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 81 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(81): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307877 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 82 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(82): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307877 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 83 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(83): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307877 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 84 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(84): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 85 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(85): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 86 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 86 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 87 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 87 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 88 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(88): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307879 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 89 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(89): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307879 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 90 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(90): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307879 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 91 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(91): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307879 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 92 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(92): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307880 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 93 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(93): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307880 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 96 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(96): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307880 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 97 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(97): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307880 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 102 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(102): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307881 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 103 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(103): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547091307881 ""}  } { { "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/project/32_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1547091307881 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr\|dri_clk " "Node: i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547091307886 "|ov5640_rgb565_lcd|i2c_dri:u_i2c_dr|dri_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547091307999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1547091308009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.194 " "Worst-case setup slack is 1.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.194               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.194               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.324               0.000 clk_10m  " "    3.324               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.063               0.000 cam_pclk  " "    4.063               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.062               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.062               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091308045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 clk_10m  " "    0.117               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.433               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.531               0.000 cam_pclk  " "    1.531               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.647               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.647               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091308050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.619 " "Worst-case recovery slack is 6.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.619               0.000 cam_pclk  " "    6.619               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091308053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.608 " "Worst-case removal slack is 1.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.608               0.000 cam_pclk  " "    1.608               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091308056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.715 " "Worst-case minimum pulse width slack is 4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.715               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.718               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.718               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 cam_pclk  " "    9.629               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 sys_clk  " "    9.934               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.704               0.000 clk_10m  " "   49.704               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091308058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091308058 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1547091308227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547091308274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547091308843 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr\|dri_clk " "Node: i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547091309036 "|ov5640_rgb565_lcd|i2c_dri:u_i2c_dr|dri_clk"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.653 " "Worst-case setup slack is 1.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.653               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.653               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.764               0.000 clk_10m  " "    3.764               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.220               0.000 cam_pclk  " "    4.220               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.159               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.159               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clk_10m  " "    0.108               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.381               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.371               0.000 cam_pclk  " "    1.371               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.346               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.346               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.771 " "Worst-case recovery slack is 6.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.771               0.000 cam_pclk  " "    6.771               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.480 " "Worst-case removal slack is 1.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.480               0.000 cam_pclk  " "    1.480               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.715 " "Worst-case minimum pulse width slack is 4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.715               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.717               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.717               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.504               0.000 cam_pclk  " "    9.504               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 sys_clk  " "    9.943               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.630               0.000 clk_10m  " "   49.630               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309077 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1547091309267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr\|dri_clk " "Node: i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547091309541 "|ov5640_rgb565_lcd|i2c_dri:u_i2c_dr|dri_clk"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.090 " "Worst-case setup slack is 6.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.090               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.090               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.073               0.000 clk_10m  " "    7.073               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.323               0.000 cam_pclk  " "    7.323               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.592               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.592               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clk_10m  " "    0.087               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.167               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 cam_pclk  " "    0.569               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.524               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.524               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.457 " "Worst-case recovery slack is 8.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.457               0.000 cam_pclk  " "    8.457               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.630 " "Worst-case removal slack is 0.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 cam_pclk  " "    0.630               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.756               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.337               0.000 cam_pclk  " "    9.337               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 sys_clk  " "    9.594               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.662               0.000 clk_10m  " "   49.662               0.000 clk_10m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547091309590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547091309590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547091310262 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547091310263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547091310421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 10 11:35:10 2019 " "Processing ended: Thu Jan 10 11:35:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547091310421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547091310421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547091310421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547091310421 ""}
