<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH V2] net-next-2.6:can: add TI CAN (HECC) driver
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20V2%5D%20net-next-2.6%3Acan%3A%20add%20TI%20CAN%20%28HECC%29%20driver&In-Reply-To=%3C4A9F8589.9050302%40grandegger.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002964.html">
   <LINK REL="Next"  HREF="002986.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH V2] net-next-2.6:can: add TI CAN (HECC) driver</H1>
    <B>Wolfgang Grandegger</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20V2%5D%20net-next-2.6%3Acan%3A%20add%20TI%20CAN%20%28HECC%29%20driver&In-Reply-To=%3C4A9F8589.9050302%40grandegger.com%3E"
       TITLE="[PATCH V2] net-next-2.6:can: add TI CAN (HECC) driver">wg at grandegger.com
       </A><BR>
    <I>Thu Sep  3 10:59:53 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="002964.html">[PATCH V2] net-next-2.6:can: add TI CAN (HECC) driver
</A></li>
        <LI>Next message: <A HREF="002986.html">[PATCH V2] net-next-2.6:can: add TI CAN (HECC) driver
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2965">[ date ]</a>
              <a href="thread.html#2965">[ thread ]</a>
              <a href="subject.html#2965">[ subject ]</a>
              <a href="author.html#2965">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Anant Gole wrote:
&gt;<i> TI HECC (High End CAN Ctonroller) module is found on many TI devices.
</I>&gt;<i> It has 32 hardware mailboxes with full implementation of CAN protocol
</I>&gt;<i> version 2.0B with bus speeds up to 1Mbps. Specifications of the
</I>&gt;<i> module are available at TI web &lt;<A HREF="http://www.ti.com">http://www.ti.com</A>&gt;
</I>&gt;<i> 
</I>&gt;<i> This driver is tested on a newer OMAP device EVM.
</I>&gt;<i>
</I>&gt;<i> Signed-off-by: Anant Gole &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">anantgole at ti.com</A>&gt;
</I>
Much better now :-). Still a few issues, though.

&gt;<i> ---
</I>&gt;<i>  drivers/net/can/Kconfig              |    9 +
</I>&gt;<i>  drivers/net/can/Makefile             |    2 +
</I>&gt;<i>  drivers/net/can/ti_hecc.c            |  997 ++++++++++++++++++++++++++++++++++
</I>&gt;<i>  include/linux/can/platform/ti_hecc.h |   40 ++
</I>&gt;<i>  4 files changed, 1048 insertions(+), 0 deletions(-)
</I>&gt;<i>  delete mode 100644 drivers/mtd/maps/sbc8240.c
</I>&gt;<i>  create mode 100644 drivers/net/can/ti_hecc.c
</I>&gt;<i>  create mode 100644 include/linux/can/platform/ti_hecc.h
</I>&gt;<i> 
</I>&gt;<i> diff --git a/drivers/mtd/maps/sbc8240.c b/drivers/mtd/maps/sbc8240.c
</I>&gt;<i> deleted file mode 100644
</I>&gt;<i> index e69de29..0000000
</I>&gt;<i> diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
</I>&gt;<i> index 30ae55d..fae62df 100644
</I>&gt;<i> --- a/drivers/net/can/Kconfig
</I>&gt;<i> +++ b/drivers/net/can/Kconfig
</I>&gt;<i> @@ -75,6 +75,15 @@ config CAN_KVASER_PCI
</I>&gt;<i>  	  This driver is for the the PCIcanx and PCIcan cards (1, 2 or
</I>&gt;<i>  	  4 channel) from Kvaser (<A HREF="http://www.kvaser.com">http://www.kvaser.com</A>).
</I>&gt;<i>  
</I>&gt;<i> +config CAN_TI_HECC
</I>&gt;<i> +        depends on CAN_DEV
</I>&gt;<i> +        tristate &quot;TI High End CAN Controller (HECC)&quot;
</I>&gt;<i> +        default N
</I>&gt;<i> +        ---help---
</I>&gt;<i> +	  This driver adds support for TI High End CAN Controller module
</I>&gt;<i> +	  found on many TI devices. The specifications of this module are
</I>&gt;<i> +	  are available from TI web (<A HREF="http://www.ti.com">http://www.ti.com</A>)
</I>&gt;<i> +
</I>&gt;<i>  config CAN_DEBUG_DEVICES
</I>&gt;<i>  	bool &quot;CAN devices debugging messages&quot;
</I>&gt;<i>  	depends on CAN
</I>&gt;<i> diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
</I>&gt;<i> index 523a941..d923512 100644
</I>&gt;<i> --- a/drivers/net/can/Makefile
</I>&gt;<i> +++ b/drivers/net/can/Makefile
</I>&gt;<i> @@ -9,4 +9,6 @@ can-dev-y			:= dev.o
</I>&gt;<i>  
</I>&gt;<i>  obj-$(CONFIG_CAN_SJA1000)	+= sja1000/
</I>&gt;<i>  
</I>&gt;<i> +obj-$(CONFIG_CAN_TI_HECC)	+= ti_hecc.o
</I>&gt;<i> +
</I>&gt;<i>  ccflags-$(CONFIG_CAN_DEBUG_DEVICES) := -DDEBUG
</I>&gt;<i> diff --git a/drivers/net/can/ti_hecc.c b/drivers/net/can/ti_hecc.c
</I>&gt;<i> new file mode 100644
</I>&gt;<i> index 0000000..e8c2763
</I>&gt;<i> --- /dev/null
</I>&gt;<i> +++ b/drivers/net/can/ti_hecc.c
</I>&gt;<i> @@ -0,0 +1,997 @@
</I>&gt;<i> +/*
</I>&gt;<i> + * TI HECC (CAN) device driver
</I>&gt;<i> + *
</I>&gt;<i> + * This driver supports TI's HECC (High End CAN Controller module) and the
</I>&gt;<i> + * specs for the same is available at &lt;<A HREF="http://www.ti.com">http://www.ti.com</A>&gt;
</I>&gt;<i> + *
</I>&gt;<i> + * Copyright (C) 2009 Texas Instruments Incorporated - <A HREF="http://www.ti.com/">http://www.ti.com/</A>
</I>&gt;<i> + *
</I>&gt;<i> + * This program is free software; you can redistribute it and/or
</I>&gt;<i> + * modify it under the terms of the GNU General Public License as
</I>&gt;<i> + * published by the Free Software Foundation version 2.
</I>&gt;<i> + *
</I>&gt;<i> + * This program is distributed as is WITHOUT ANY WARRANTY of any
</I>&gt;<i> + * kind, whether express or implied; without even the implied warranty
</I>&gt;<i> + * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
</I>&gt;<i> + * GNU General Public License for more details.
</I>&gt;<i> + *
</I>&gt;<i> + *
</I>&gt;<i> + * Your platform definitions should specify module ram offsets and interrupt
</I>&gt;<i> + * number to use as follows:
</I>&gt;<i> + *
</I>&gt;<i> + * static struct ti_hecc_platform_data omap3517_evm_hecc_pdata = {
</I>&gt;<i> + *         .scc_hecc_offset        = 0,
</I>&gt;<i> + *         .scc_ram_offset         = 0x3000,
</I>&gt;<i> + *         .hecc_ram_offset        = 0x3000,
</I>&gt;<i> + *         .mbox_offset            = 0x2000,
</I>&gt;<i> + *         .int_line               = 0,
</I>&gt;<i> + *         .revision               = 1,
</I>&gt;<i> + * };
</I>&gt;<i> + *
</I>&gt;<i> + * Please see include/can/platform/ti_hecc.h for description of above fields
</I>
Nice.

[snip]
&gt;<i> +static int ti_hecc_set_bittiming(struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +	/* NOTE: TI HECC module requires bittimings to be programmed only in
</I>&gt;<i> +	 * initialization mode - this is handled only in ti_hecc_reset() in
</I>&gt;<i> +	 * this driver and hence this function is dummy. The can bittiming
</I>&gt;<i> +	 * structure should be populated before hand (via ip utility)
</I>&gt;<i> +	 */
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>
OK, then it could be removed completely.

&gt;<i> +static int ti_hecc_set_btc(struct ti_hecc_priv *priv)
</I>&gt;<i> +{
</I>&gt;<i> +	struct can_bittiming *bit_timing = &amp;priv-&gt;can.bittiming;
</I>&gt;<i> +	u32 can_btc = 0;
</I>&gt;<i> +
</I>&gt;<i> +	can_btc = ((bit_timing-&gt;phase_seg2 - 1) &amp; 0x7);
</I>&gt;<i> +	can_btc |= (((bit_timing-&gt;phase_seg1 + bit_timing-&gt;prop_seg - 1)
</I>&gt;<i> +			&amp; 0xF) &lt;&lt; 3);
</I>&gt;<i> +	if ((bit_timing-&gt;brp &gt; 4) &amp;&amp;
</I>&gt;<i> +		(priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_3_SAMPLES))
</I>&gt;<i> +			can_btc |= HECC_CANBTC_SAM;
</I>
Why must brp be greater than 4 to allow triple sampling?

&gt;<i> +	can_btc |= (((bit_timing-&gt;sjw - 1) &amp; 0x3) &lt;&lt; 8);
</I>&gt;<i> +	can_btc |= (((bit_timing-&gt;brp - 1) &amp; 0xFF) &lt;&lt; 16);
</I>&gt;<i> +
</I>&gt;<i> +	/* ERM being set to 0 by default meaning resync at falling edge */
</I>&gt;<i> +
</I>&gt;<i> +	hecc_write(priv, HECC_CANBTC, can_btc);
</I>&gt;<i> +	dev_info(priv-&gt;ndev-&gt;dev.parent, &quot;setting CANBTC=%#x\n&quot;, can_btc);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static void ti_hecc_reset(struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +#define HECC_CCE_WAIT_COUNT     100
</I>
Nitpicking: I would move it up to the other HECC_* defines.

&gt;<i> +	u32 cnt;
</I>&gt;<i> +	struct ti_hecc_priv *priv = netdev_priv(ndev);
</I>&gt;<i> +
</I>&gt;<i> +	dev_dbg(ndev-&gt;dev.parent, &quot;resetting hecc ...\n&quot;);
</I>&gt;<i> +	hecc_set_bit(priv, HECC_CANMC, HECC_CANMC_SRES);
</I>&gt;<i> +
</I>&gt;<i> +	/* Set change control request and wait till enabled */
</I>&gt;<i> +	hecc_set_bit(priv, HECC_CANMC, HECC_CANMC_CCR);
</I>&gt;<i> +
</I>&gt;<i> +	/* INFO: It has been observed that at times CCE bit may not be
</I>&gt;<i> +	 * set and hw seems to be ok even if this bit is not set so
</I>&gt;<i> +	 * timing out with a timing of 1ms to respect the specs
</I>&gt;<i> +	 */
</I>&gt;<i> +	cnt = HECC_CCE_WAIT_COUNT;
</I>&gt;<i> +	while (!hecc_get_bit(priv, HECC_CANES, HECC_CANES_CCE) &amp;&amp; (0 != cnt)) {
</I>&gt;<i> +		--cnt;
</I>&gt;<i> +		udelay(10);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* Note: On HECC, BTC can be programmed only in initialization mode, so
</I>&gt;<i> +	 * it is expected that the can bittiming parameters are set via ip
</I>&gt;<i> +	 * utility before the device is opened
</I>&gt;<i> +	 */
</I>&gt;<i> +	ti_hecc_set_btc(priv);
</I>&gt;<i> +
</I>&gt;<i> +	/* Clear CCR (and CANMC register) and wait for CCE = 0 enable */
</I>&gt;<i> +	hecc_write(priv, HECC_CANMC, 0);
</I>&gt;<i> +
</I>&gt;<i> +	/* INFO: CAN net stack handles bus off and hence disabling auto-bus-on
</I>&gt;<i> +	 * hecc_set_bit(priv, HECC_CANMC, HECC_CANMC_ABO);
</I>&gt;<i> +	 */
</I>&gt;<i> +
</I>&gt;<i> +	/* INFO: It has been observed that at times CCE bit may not be
</I>&gt;<i> +	 * set and hw seems to be ok even if this bit is not set so
</I>&gt;<i> +	 */
</I>&gt;<i> +	cnt = HECC_CCE_WAIT_COUNT;
</I>&gt;<i> +	while (hecc_get_bit(priv, HECC_CANES, HECC_CANES_CCE) &amp;&amp; (0 != cnt)) {
</I>&gt;<i> +		--cnt;
</I>&gt;<i> +		udelay(10);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* Enable TX and RX I/O Control pins */
</I>&gt;<i> +	hecc_write(priv, HECC_CANTIOC, HECC_CANTIOC_EN);
</I>&gt;<i> +	hecc_write(priv, HECC_CANRIOC, HECC_CANRIOC_EN);
</I>&gt;<i> +
</I>&gt;<i> +	/* Clear registers for clean operation */
</I>&gt;<i> +	hecc_write(priv, HECC_CANTA, HECC_SET_REG);
</I>&gt;<i> +	hecc_write(priv, HECC_CANRMP, HECC_SET_REG);
</I>&gt;<i> +	hecc_write(priv, HECC_CANGIF0, HECC_SET_REG);
</I>&gt;<i> +	hecc_write(priv, HECC_CANGIF1, HECC_SET_REG);
</I>&gt;<i> +	hecc_write(priv, HECC_CANME, 0);
</I>&gt;<i> +	hecc_write(priv, HECC_CANMD, 0);
</I>&gt;<i> +
</I>&gt;<i> +	/* SCC compat mode NOT supported (and not needed too) */
</I>&gt;<i> +	hecc_set_bit(priv, HECC_CANMC, HECC_CANMC_SCM);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/**
</I>&gt;<i> + * ti_hecc_start: Starts HECC module
</I>&gt;<i> + *
</I>&gt;<i> + * If CAN state is not stopped, reset the module, init bit timings
</I>&gt;<i> + * and start the device for operation
</I>&gt;<i> + */
</I>
Nitpicking: this comment is for doc book. Is it by intention? If yes,
you should problably document the arguments as well. Here and for the
other functions as well.

[snip]
&gt;<i> +static int ti_hecc_do_set_mode(struct net_device *ndev, enum can_mode mode)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ti_hecc_priv *priv = netdev_priv(ndev);
</I>&gt;<i> +	int ret = 0;
</I>&gt;<i> +
</I>&gt;<i> +	switch (mode) {
</I>&gt;<i> +	case CAN_MODE_START:
</I>&gt;<i> +		dev_info(priv-&gt;ndev-&gt;dev.parent, &quot;device (re)starting\n&quot;);
</I>
There is already a dev_dbg() in dev.c:can_restart(), please remove.

&gt;<i> +		++priv-&gt;can.can_stats.restarts;
</I>
Already incremented in dev.c:can_restart().

&gt;<i> +		ti_hecc_start(ndev);
</I>&gt;<i> +		if (netif_queue_stopped(ndev))
</I>&gt;<i> +			netif_wake_queue(ndev);
</I>&gt;<i> +		break;
</I>&gt;<i> +	default:
</I>&gt;<i> +		ret = -EOPNOTSUPP;
</I>&gt;<i> +		break;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	return ret;
</I>&gt;<i> +}
</I>
BTW: did you test bus-off recovery? It usually also a source of trouble,
depending on the hardware.

&gt;<i> +/**
</I>&gt;<i> + * ti_hecc_xmit: HECC Transmit
</I>&gt;<i> + *
</I>&gt;<i> + * The transmit mailboxes start from 0 to TI_HECC_MAX_TX_MBOX. In HECC the
</I>&gt;<i> + * priority of the mailbox for tranmission depends upon the setting of priority
</I>&gt;<i> + * field in mailbox registers. The mailbox with highest value in priority field
</I>&gt;<i> + * is transmitted first. Only when two mailboxes have the same value in
</I>&gt;<i> + * priority field the highest numbered mailbox is transmitted first.
</I>&gt;<i> + *
</I>&gt;<i> + * To utilize the HECC priority feature as described above we start with the
</I>&gt;<i> + * highest numbered mailbox with highest priority level and move on to the next
</I>&gt;<i> + * mailbox with the same priority level and so on. Once we loop through all the
</I>&gt;<i> + * transmit mailboxes we choose the next priority level (lower) and so on
</I>&gt;<i> + * untill we reach the lowest priority level on the lowest numbered mailbox
</I>&gt;<i> + * when we stop transmission untill all mailboxes are transmitted and then
</I>&gt;<i> + * restart at highest numbered mailbox with highest priority.
</I>&gt;<i> + *
</I>&gt;<i> + * To keep track of next transmit mailbox priv-&gt;tx_mbxno is used along with
</I>&gt;<i> + * priv-&gt;prio for priority. priv-&gt;stop_xmit helps sync transmit complete
</I>&gt;<i> + * interrupt when we re-start the queue if it was stopped after the mailbox
</I>&gt;<i> + * priority roll-over.
</I>&gt;<i> + */
</I>&gt;<i> +static int ti_hecc_xmit(struct sk_buff *skb, struct net_device *ndev)
</I>
Please use netdev_tx_t, which has been introduced recently. See &quot;git
show 61357325&quot; of the Dave's net-next-2.6 branch.

&gt;<i> +{
</I>&gt;<i> +	struct ti_hecc_priv *priv = netdev_priv(ndev);
</I>&gt;<i> +	struct can_frame *cf = (struct can_frame *)skb-&gt;data;
</I>&gt;<i> +	u32 mbxno = 0;
</I>&gt;<i> +	u32 data;
</I>&gt;<i> +	unsigned long flags;
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;priv-&gt;tx_lock, flags);
</I>&gt;<i> +	mbxno = priv-&gt;tx_mbxno;
</I>&gt;<i> +	set_bit(mbxno, priv-&gt;tx_free_mbx);
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;priv-&gt;tx_lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* Prepare mailbox for transmission */
</I>&gt;<i> +	hecc_clear_bit(priv, HECC_CANME, (1 &lt;&lt; mbxno));
</I>&gt;<i> +	data = cf-&gt;can_dlc &amp; 0xF;
</I>&gt;<i> +	if (cf-&gt;can_id &amp; CAN_RTR_FLAG) /* Remote transmission request */
</I>&gt;<i> +		data |= HECC_CANMCF_RTR;
</I>&gt;<i> +	data |= ((priv-&gt;prio &amp; 0x3F) &lt;&lt; 8); /* set tx priority level */
</I>&gt;<i> +	hecc_write(priv, HECC_CANMCF(mbxno), data);
</I>&gt;<i> +
</I>&gt;<i> +	if (cf-&gt;can_id &amp; CAN_EFF_FLAG) /* Extended frame format */
</I>&gt;<i> +		data = ((cf-&gt;can_id &amp; CAN_EFF_MASK) | HECC_CANMID_IDE);
</I>&gt;<i> +	else /* Standard frame format */
</I>&gt;<i> +		data = ((cf-&gt;can_id &amp; CAN_SFF_MASK) &lt;&lt; 18);
</I>&gt;<i> +
</I>&gt;<i> +	hecc_write(priv, HECC_CANMID(mbxno), data);
</I>&gt;<i> +	data = (cf-&gt;data[0] &lt;&lt; 24) | (cf-&gt;data[1] &lt;&lt; 16) |
</I>&gt;<i> +			(cf-&gt;data[2] &lt;&lt; 8) | cf-&gt;data[3];
</I>&gt;<i> +	hecc_write(priv, HECC_CANMDL(mbxno), data);
</I>&gt;<i> +	if (cf-&gt;can_dlc &gt; 4) {
</I>&gt;<i> +		data = (cf-&gt;data[4] &lt;&lt; 24) | (cf-&gt;data[5] &lt;&lt; 16) |
</I>&gt;<i> +			(cf-&gt;data[6] &lt;&lt; 8) | cf-&gt;data[7];
</I>&gt;<i> +		hecc_write(priv, HECC_CANMDH(mbxno), data);
</I>&gt;<i> +	}
</I>&gt;<i> +	can_put_echo_skb(skb, ndev, mbxno);
</I>&gt;<i> +
</I>&gt;<i> +	/* check if next mailbox is free - if not hold queue */
</I>&gt;<i> +	spin_lock_irqsave(&amp;priv-&gt;tx_lock, flags);
</I>&gt;<i> +	if (priv-&gt;tx_mbxno)
</I>&gt;<i> +		--priv-&gt;tx_mbxno;
</I>&gt;<i> +	else {
</I>&gt;<i> +		priv-&gt;tx_mbxno = (TI_HECC_MAX_TX_MBOX - 1);
</I>&gt;<i> +		if (priv-&gt;prio)
</I>&gt;<i> +			--priv-&gt;prio;
</I>&gt;<i> +		else {
</I>&gt;<i> +			priv-&gt;stop_xmit = 1;
</I>&gt;<i> +			priv-&gt;prio = MAX_TX_PRIO;
</I>&gt;<i> +		}
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* Stop the queue if next transmit mailbox is not free or if there
</I>&gt;<i> +	 * is a wrap over in priority and queue should be stopped
</I>&gt;<i> +	 */
</I>&gt;<i> +	if (test_bit(priv-&gt;tx_mbxno, priv-&gt;tx_free_mbx) || priv-&gt;stop_xmit)
</I>&gt;<i> +		netif_stop_queue(priv-&gt;ndev);
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;priv-&gt;tx_lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* Enable interrupt for mbox and start transmission */
</I>&gt;<i> +	hecc_clear_bit(priv, HECC_CANMD, (1 &lt;&lt; mbxno));
</I>&gt;<i> +	hecc_set_bit(priv, HECC_CANME, (1 &lt;&lt; mbxno));
</I>&gt;<i> +	hecc_set_bit(priv, HECC_CANMIM, (1 &lt;&lt; mbxno));
</I>&gt;<i> +	hecc_set_bit(priv, HECC_CANTRS, (1 &lt;&lt; mbxno));
</I>&gt;<i> +	ndev-&gt;trans_start = jiffies;
</I>&gt;<i> +
</I>&gt;<i> +	return NETDEV_TX_OK;
</I>&gt;<i> +}
</I>
Ensuring proper ordering of out-going messages is tricky. I suggest
using Vladislav's test programs posted recently for validation:

<A HREF="https://lists.berlios.de/pipermail/socketcan-core/2009-August/002871.html">https://lists.berlios.de/pipermail/socketcan-core/2009-August/002871.html</A>

[snip]
&gt;<i> +static int
</I>&gt;<i> +ti_hecc_error(struct net_device *ndev, int int_status, int err_status)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ti_hecc_priv *priv = netdev_priv(ndev);
</I>&gt;<i> +	struct net_device_stats *stats = &amp;ndev-&gt;stats;
</I>&gt;<i> +	struct can_frame *cf;
</I>&gt;<i> +	struct sk_buff *skb;
</I>&gt;<i> +
</I>&gt;<i> +	/* propogate the error condition to the can stack */
</I>&gt;<i> +	skb = dev_alloc_skb(sizeof(struct can_frame));
</I>&gt;<i> +	if (!skb) {
</I>&gt;<i> +		if (printk_ratelimit())
</I>&gt;<i> +			dev_err(priv-&gt;ndev-&gt;dev.parent,
</I>&gt;<i> +				&quot;dev_alloc_skb() failed in err processing\n&quot;);
</I>&gt;<i> +		return -ENOMEM;
</I>&gt;<i> +	}
</I>&gt;<i> +	skb-&gt;dev = ndev;
</I>&gt;<i> +	skb-&gt;protocol = htons(ETH_P_CAN);
</I>&gt;<i> +	cf = (struct can_frame *)skb_put(skb, sizeof(struct can_frame));
</I>&gt;<i> +	memset(cf, 0, sizeof(struct can_frame));
</I>&gt;<i> +	cf-&gt;can_id = CAN_ERR_FLAG;
</I>&gt;<i> +	cf-&gt;can_dlc = CAN_ERR_DLC;
</I>&gt;<i> +
</I>&gt;<i> +	if (int_status &amp; HECC_CANGIF_WLIF) { /* warning level int */
</I>&gt;<i> +		if (0 == (int_status &amp; HECC_CANGIF_BOIF)) {
</I>&gt;<i> +			priv-&gt;can.state = CAN_STATE_ERROR_WARNING;
</I>&gt;<i> +			++priv-&gt;can.can_stats.error_warning;
</I>&gt;<i> +			cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i> +			if (hecc_read(priv, HECC_CANTEC) &gt; 96)
</I>&gt;<i> +				cf-&gt;data[1] |= CAN_ERR_CRTL_TX_WARNING;
</I>&gt;<i> +			if (hecc_read(priv, HECC_CANREC) &gt; 96)
</I>&gt;<i> +				cf-&gt;data[1] |= CAN_ERR_CRTL_RX_WARNING;
</I>&gt;<i> +		}
</I>&gt;<i> +		hecc_set_bit(priv, HECC_CANES, HECC_CANES_EW);
</I>&gt;<i> +		dev_dbg(priv-&gt;ndev-&gt;dev.parent, &quot;Error Warning interrupt\n&quot;);
</I>&gt;<i> +		hecc_clear_bit(priv, HECC_CANMC, HECC_CANMC_CCR);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	if (int_status &amp; HECC_CANGIF_EPIF) { /* error passive int */
</I>&gt;<i> +		if (0 == (int_status &amp; HECC_CANGIF_BOIF)) {
</I>&gt;<i> +			priv-&gt;can.state = CAN_STATE_ERROR_PASSIVE;
</I>&gt;<i> +			++priv-&gt;can.can_stats.error_passive;
</I>&gt;<i> +			cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i> +			if (hecc_read(priv, HECC_CANTEC) &gt; 127)
</I>&gt;<i> +				cf-&gt;data[1] |= CAN_ERR_CRTL_TX_PASSIVE;
</I>&gt;<i> +			if (hecc_read(priv, HECC_CANREC) &gt; 127)
</I>&gt;<i> +				cf-&gt;data[1] |= CAN_ERR_CRTL_RX_PASSIVE;
</I>
Currently we set the flag as show:

			cf-&gt;data[1] = (txerr &gt; rxerr) ?
				CAN_ERR_CRTL_TX_PASSIVE :
				CAN_ERR_CRTL_RX_PASSIVE;

Making clear that the state change was triggered by TX or RX. If this is
the best choice for the user is debatable, though.

&gt;<i> +		}
</I>&gt;<i> +		hecc_set_bit(priv, HECC_CANES, HECC_CANES_EP);
</I>&gt;<i> +		dev_dbg(priv-&gt;ndev-&gt;dev.parent, &quot;Error passive interrupt\n&quot;);
</I>&gt;<i> +		hecc_clear_bit(priv, HECC_CANMC, HECC_CANMC_CCR);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* Need to check busoff condition in error status register too to
</I>&gt;<i> +	 * ensure warning interrupts don't hog the system
</I>&gt;<i> +	 */
</I>&gt;<i> +	if ((int_status &amp; HECC_CANGIF_BOIF) || (err_status &amp; HECC_CANES_BO)) {
</I>&gt;<i> +		priv-&gt;can.state = CAN_STATE_BUS_OFF;
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_BUSOFF;
</I>&gt;<i> +		hecc_set_bit(priv, HECC_CANES, HECC_CANES_BO);
</I>&gt;<i> +		hecc_clear_bit(priv, HECC_CANMC, HECC_CANMC_CCR);
</I>&gt;<i> +		can_bus_off(ndev);
</I>&gt;<i> +		/* Disable all interrupts in bus-off to avoid int hog */
</I>&gt;<i> +		hecc_write(priv, HECC_CANGIM, 0);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	if (err_status &amp; HECC_BUS_ERROR) {
</I>&gt;<i> +		++priv-&gt;can.can_stats.bus_error;
</I>&gt;<i> +		cf-&gt;can_id |= (CAN_ERR_BUSERROR | CAN_ERR_PROT);
</I>&gt;<i> +		cf-&gt;data[2] |= CAN_ERR_PROT_UNSPEC;
</I>&gt;<i> +		if (err_status &amp; HECC_CANES_FE) {
</I>&gt;<i> +			hecc_set_bit(priv, HECC_CANES, HECC_CANES_FE);
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_FORM;
</I>&gt;<i> +		}
</I>&gt;<i> +		if (err_status &amp; HECC_CANES_BE) {
</I>&gt;<i> +			hecc_set_bit(priv, HECC_CANES, HECC_CANES_BE);
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_BIT;
</I>&gt;<i> +		}
</I>&gt;<i> +		if (err_status &amp; HECC_CANES_SE) {
</I>&gt;<i> +			hecc_set_bit(priv, HECC_CANES, HECC_CANES_SE);
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_STUFF;
</I>&gt;<i> +		}
</I>&gt;<i> +		if (err_status &amp; HECC_CANES_CRCE) {
</I>&gt;<i> +			hecc_set_bit(priv, HECC_CANES, HECC_CANES_CRCE);
</I>&gt;<i> +			cf-&gt;data[2] |= (CAN_ERR_PROT_LOC_CRC_SEQ |
</I>&gt;<i> +					CAN_ERR_PROT_LOC_CRC_DEL);
</I>&gt;<i> +		}
</I>&gt;<i> +		if (err_status &amp; HECC_CANES_ACKE) {
</I>&gt;<i> +			hecc_set_bit(priv, HECC_CANES, HECC_CANES_ACKE);
</I>&gt;<i> +			cf-&gt;data[2] |= (CAN_ERR_PROT_LOC_ACK |
</I>&gt;<i> +					CAN_ERR_PROT_LOC_ACK_DEL);
</I>&gt;<i> +		}
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	netif_receive_skb(skb);
</I>&gt;<i> +	ndev-&gt;last_rx = jiffies;
</I>&gt;<i> +	stats-&gt;rx_packets++;
</I>&gt;<i> +	stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +
</I>
Only one empty line please.

[snip]
&gt;<i> +static int ti_hecc_open(struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ti_hecc_priv *priv = netdev_priv(ndev);
</I>&gt;<i> +	int err;
</I>&gt;<i> +
</I>&gt;<i> +	err = request_irq(ndev-&gt;irq, ti_hecc_interrupt, IRQF_DISABLED,
</I>&gt;<i> +				ndev-&gt;name, ndev);
</I>&gt;<i> +	if (err) {
</I>&gt;<i> +		dev_err(ndev-&gt;dev.parent, &quot;error requesting interrupt\n&quot;);
</I>&gt;<i> +		return err;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* Open common can device */
</I>&gt;<i> +	err = open_candev(ndev);
</I>&gt;<i> +	if (err) {
</I>&gt;<i> +		dev_err(ndev-&gt;dev.parent, &quot;open_candev() failed %08X\n&quot;, err);
</I>&gt;<i> +		free_irq(ndev-&gt;irq, ndev);
</I>&gt;<i> +		return err;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* Initialize device and start net queue */
</I>&gt;<i> +	spin_lock_init(&amp;priv-&gt;tx_lock);
</I>&gt;<i> +
</I>&gt;<i> +	clk_enable(priv-&gt;clk);
</I>&gt;<i> +	ti_hecc_start(ndev);
</I>&gt;<i> +	napi_enable(&amp;priv-&gt;napi);
</I>&gt;<i> +	netif_start_queue(ndev);
</I>&gt;<i> +
</I>&gt;<i> +	dev_info(ndev-&gt;dev.parent, &quot;device open\n&quot;);
</I>
Debugging!? Please remove.

&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int ti_hecc_close(struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ti_hecc_priv *priv = netdev_priv(ndev);
</I>&gt;<i> +
</I>&gt;<i> +	netif_stop_queue(ndev);
</I>&gt;<i> +	napi_disable(&amp;priv-&gt;napi);
</I>&gt;<i> +	ti_hecc_stop(ndev);
</I>&gt;<i> +	free_irq(ndev-&gt;irq, ndev);
</I>&gt;<i> +	clk_disable(priv-&gt;clk);
</I>&gt;<i> +	close_candev(ndev);
</I>&gt;<i> +	dev_info(ndev-&gt;dev.parent, &quot;device stopped\n&quot;);
</I>
Debugging!? Please remove.

&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static const struct net_device_ops ti_hecc_netdev_ops = {
</I>&gt;<i> +	.ndo_open		= ti_hecc_open,
</I>&gt;<i> +	.ndo_stop		= ti_hecc_close,
</I>&gt;<i> +	.ndo_start_xmit		= ti_hecc_xmit,
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +static int ti_hecc_probe(struct platform_device *pdev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct net_device *ndev = (struct net_device *)0;
</I>&gt;<i> +	struct ti_hecc_priv *priv;
</I>&gt;<i> +	struct ti_hecc_platform_data *pdata;
</I>&gt;<i> +	struct resource *mem, *irq;
</I>&gt;<i> +	void __iomem *addr;
</I>&gt;<i> +	int err;
</I>&gt;<i> +
</I>&gt;<i> +	dev_dbg(&amp;pdev-&gt;dev, &quot; probing devices...\n&quot;);
</I>
Debugging!? Please remove.

&gt;<i> +	pdata = pdev-&gt;dev.platform_data;
</I>&gt;<i> +	if (!pdata) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;No platform data - exiting\n&quot;);
</I>&gt;<i> +		return -ENODEV;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;<i> +	if (!mem) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;no mem resources???\n&quot;);
</I>&gt;<i> +		err = -ENODEV;
</I>&gt;<i> +		goto probe_exit;
</I>&gt;<i> +	}
</I>&gt;<i> +	irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
</I>&gt;<i> +	if (!irq) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;no irq resourc???\n&quot;);
</I>&gt;<i> +		err = -ENODEV;
</I>&gt;<i> +		goto probe_exit;
</I>&gt;<i> +	}
</I>&gt;<i> +	if (!request_mem_region(mem-&gt;start, resource_size(mem), pdev-&gt;name)) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;HECC region already claimed\n&quot;);
</I>&gt;<i> +		err = -EBUSY;
</I>&gt;<i> +		goto probe_exit;
</I>&gt;<i> +	}
</I>&gt;<i> +	addr = ioremap(mem-&gt;start, resource_size(mem));
</I>&gt;<i> +	if (!addr) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;ioremap failed\n&quot;);
</I>&gt;<i> +		err = -ENOMEM;
</I>&gt;<i> +		goto probe_exit_free_region;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	ndev = alloc_candev(sizeof(struct ti_hecc_priv));
</I>&gt;<i> +	if (!ndev) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;alloc_candev failed\n&quot;);
</I>&gt;<i> +		err = -ENOMEM;
</I>&gt;<i> +		goto probe_exit_iounmap;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	priv = netdev_priv(ndev);
</I>&gt;<i> +	priv-&gt;ndev = ndev;
</I>&gt;<i> +	priv-&gt;base = addr;
</I>&gt;<i> +	priv-&gt;scc_ram_offset = pdata-&gt;scc_ram_offset;
</I>&gt;<i> +	priv-&gt;hecc_ram_offset = pdata-&gt;hecc_ram_offset;
</I>&gt;<i> +	priv-&gt;mbox_offset = pdata-&gt;mbox_offset;
</I>&gt;<i> +	priv-&gt;int_line = pdata-&gt;int_line;
</I>&gt;<i> +
</I>&gt;<i> +	priv-&gt;can.bittiming_const = &amp;ti_hecc_bittiming_const;
</I>&gt;<i> +	priv-&gt;can.do_set_bittiming = ti_hecc_set_bittiming;
</I>&gt;<i> +	priv-&gt;can.do_set_mode = ti_hecc_do_set_mode;
</I>&gt;<i> +	priv-&gt;can.do_get_state = ti_hecc_get_state;
</I>&gt;<i> +
</I>&gt;<i> +	ndev-&gt;irq = irq-&gt;start;
</I>&gt;<i> +	ndev-&gt;flags |= IFF_ECHO;
</I>&gt;<i> +	platform_set_drvdata(pdev, ndev);
</I>&gt;<i> +	SET_NETDEV_DEV(ndev, &amp;pdev-&gt;dev);
</I>&gt;<i> +	ndev-&gt;netdev_ops = &amp;ti_hecc_netdev_ops;
</I>&gt;<i> +
</I>&gt;<i> +	/* Note: clk name would change using hecc_vbusp_ck temporarily */
</I>&gt;<i> +	priv-&gt;clk = clk_get(&amp;pdev-&gt;dev, &quot;hecc_vbusp_ck&quot;);
</I>&gt;<i> +	if (IS_ERR(priv-&gt;clk)) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;no clock available\n&quot;);
</I>&gt;<i> +		err = PTR_ERR(priv-&gt;clk);
</I>&gt;<i> +		priv-&gt;clk = NULL;
</I>&gt;<i> +		goto probe_exit_candev;
</I>&gt;<i> +	}
</I>&gt;<i> +	priv-&gt;can.clock.freq = clk_get_rate(priv-&gt;clk);
</I>&gt;<i> +	netif_napi_add(ndev, &amp;priv-&gt;napi, ti_hecc_rx_poll,
</I>&gt;<i> +			TI_HECC_DEF_NAPI_WEIGHT);
</I>&gt;<i> +
</I>&gt;<i> +	err = register_candev(ndev);
</I>&gt;<i> +	if (err) {
</I>&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;register_candev() failed\n&quot;);
</I>&gt;<i> +		err = -ENODEV;
</I>&gt;<i> +		goto probe_exit_clk;
</I>&gt;<i> +	}
</I>&gt;<i> +	dev_info(&amp;pdev-&gt;dev, &quot;device registered (reg_base=%p, irq=%u)\n&quot;,
</I>&gt;<i> +		priv-&gt;base, (u32) ndev-&gt;irq);
</I>
&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +
</I>&gt;<i> +probe_exit_clk:
</I>&gt;<i> +	clk_put(priv-&gt;clk);
</I>&gt;<i> +probe_exit_candev:
</I>&gt;<i> +	free_candev(ndev);
</I>&gt;<i> +probe_exit_iounmap:
</I>&gt;<i> +	iounmap(addr);
</I>&gt;<i> +probe_exit_free_region:
</I>&gt;<i> +	release_mem_region(mem-&gt;start, resource_size(mem));
</I>&gt;<i> +probe_exit:
</I>&gt;<i> +	dev_err(ndev-&gt;dev.parent, &quot;probe error = %08X\n&quot;, err);
</I>&gt;<i> +	return err;
</I>
You already printed an error message above.

[snip]

&gt;<i> +static void __exit ti_hecc_exit_driver(void)
</I>&gt;<i> +{
</I>&gt;<i> +	printk(KERN_INFO DRV_DESC &quot; :Exit\n&quot;);
</I>&gt;<i> +	platform_driver_unregister(&amp;ti_hecc_driver);
</I>
This will only be called if the driver is unloaded, therefore:

	printk(KERN_INFO DRV_DESC &quot; unloaded\n&quot;);

Apart from that, the patch looks good.

Wolfgang.

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002964.html">[PATCH V2] net-next-2.6:can: add TI CAN (HECC) driver
</A></li>
	<LI>Next message: <A HREF="002986.html">[PATCH V2] net-next-2.6:can: add TI CAN (HECC) driver
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2965">[ date ]</a>
              <a href="thread.html#2965">[ thread ]</a>
              <a href="subject.html#2965">[ subject ]</a>
              <a href="author.html#2965">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
